// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\controllerPeripheralHdlAdi\controllerperipheralhdladi_pcore_axi_lite.v
// Created: 2014-09-08 14:12:15
// 
// Generated by MATLAB 8.2 and HDL Coder 3.3
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: controllerperipheralhdladi_pcore_axi_lite
// Source Path: controllerperipheralhdladi_pcore/controllerperipheralhdladi_pcore_axi_lite
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module controllerperipheralhdladi_pcore_axi_lite
          (
           reset,
           AXI_Lite_ACLK,
           AXI_Lite_ARESETN,
           AXI_Lite_AWADDR,
           AXI_Lite_AWVALID,
           AXI_Lite_WDATA,
           AXI_Lite_WSTRB,
           AXI_Lite_WVALID,
           AXI_Lite_BREADY,
           AXI_Lite_ARADDR,
           AXI_Lite_ARVALID,
           AXI_Lite_RREADY,
           read_axi_electrical_pos_err,
           AXI_Lite_AWREADY,
           AXI_Lite_WREADY,
           AXI_Lite_BRESP,
           AXI_Lite_BVALID,
           AXI_Lite_ARREADY,
           AXI_Lite_RDATA,
           AXI_Lite_RRESP,
           AXI_Lite_RVALID,
           write_axi_enable,
           write_axi_controller_mode,
           write_axi_command,
           write_axi_velocity_p_gain,
           write_axi_velocity_i_gain,
           write_axi_current_p_gain,
           write_axi_current_i_gain,
           write_axi_open_loop_bias,
           write_axi_open_loop_scalar,
           write_axi_encoder_zero_offset,
           reset_internal
          );


  input   reset;
  input   AXI_Lite_ACLK;  // ufix1
  input   AXI_Lite_ARESETN;  // ufix1
  input   [31:0] AXI_Lite_AWADDR;  // ufix32
  input   AXI_Lite_AWVALID;  // ufix1
  input   [31:0] AXI_Lite_WDATA;  // ufix32
  input   [3:0] AXI_Lite_WSTRB;  // ufix4
  input   AXI_Lite_WVALID;  // ufix1
  input   AXI_Lite_BREADY;  // ufix1
  input   [31:0] AXI_Lite_ARADDR;  // ufix32
  input   AXI_Lite_ARVALID;  // ufix1
  input   AXI_Lite_RREADY;  // ufix1
  input   signed [18:0] read_axi_electrical_pos_err;  // sfix19_En14
  output  AXI_Lite_AWREADY;  // ufix1
  output  AXI_Lite_WREADY;  // ufix1
  output  [1:0] AXI_Lite_BRESP;  // ufix2
  output  AXI_Lite_BVALID;  // ufix1
  output  AXI_Lite_ARREADY;  // ufix1
  output  [31:0] AXI_Lite_RDATA;  // ufix32
  output  [1:0] AXI_Lite_RRESP;  // ufix2
  output  AXI_Lite_RVALID;  // ufix1
  output  write_axi_enable;  // ufix1
  output  [1:0] write_axi_controller_mode;  // ufix2
  output  signed [17:0] write_axi_command;  // sfix18_En8
  output  signed [17:0] write_axi_velocity_p_gain;  // sfix18_En16
  output  signed [17:0] write_axi_velocity_i_gain;  // sfix18_En15
  output  signed [17:0] write_axi_current_p_gain;  // sfix18_En10
  output  signed [17:0] write_axi_current_i_gain;  // sfix18_En2
  output  signed [17:0] write_axi_open_loop_bias;  // sfix18_En14
  output  signed [17:0] write_axi_open_loop_scalar;  // sfix18_En16
  output  signed [17:0] write_axi_encoder_zero_offset;  // sfix18_En14
  output  reset_internal;  // ufix1


  wire [31:0] top_data_write;  // ufix32
  wire [13:0] top_addr_sel;  // ufix14
  wire top_wr_enb;  // ufix1
  wire top_rd_enb;  // ufix1
  wire [31:0] top_data_read;  // ufix32
  wire inst_axi_enable;  // ufix1
  wire [1:0] inst_axi_controller_mode;  // ufix2
  wire signed [17:0] inst_axi_command;  // sfix18_En8
  wire signed [17:0] inst_axi_velocity_p_gain;  // sfix18_En16
  wire signed [17:0] inst_axi_velocity_i_gain;  // sfix18_En15
  wire signed [17:0] inst_axi_current_p_gain;  // sfix18_En10
  wire signed [17:0] inst_axi_current_i_gain;  // sfix18_En2
  wire signed [17:0] inst_axi_open_loop_bias;  // sfix18_En14
  wire signed [17:0] inst_axi_open_loop_scalar;  // sfix18_En16
  wire signed [17:0] inst_axi_encoder_zero_offset;  // sfix18_En14
  wire top_reset_internal;  // ufix1


  controllerperipheralhdladi_pcore_addr_decoder   u_controllerperipheralhdladi_pcore_addr_decoder_inst   (.CLK_IN(AXI_Lite_ACLK),  // ufix1
                                                                                                          .reset(reset),
                                                                                                          .data_write(top_data_write),  // ufix32
                                                                                                          .addr_sel(top_addr_sel),  // ufix14
                                                                                                          .wr_enb(top_wr_enb),  // ufix1
                                                                                                          .rd_enb(top_rd_enb),  // ufix1
                                                                                                          .read_axi_electrical_pos_err(read_axi_electrical_pos_err),  // sfix19_En14
                                                                                                          .data_read(top_data_read),  // ufix32
                                                                                                          .write_axi_enable(inst_axi_enable),  // ufix1
                                                                                                          .write_axi_controller_mode(inst_axi_controller_mode),  // ufix2
                                                                                                          .write_axi_command(inst_axi_command),  // sfix18_En8
                                                                                                          .write_axi_velocity_p_gain(inst_axi_velocity_p_gain),  // sfix18_En16
                                                                                                          .write_axi_velocity_i_gain(inst_axi_velocity_i_gain),  // sfix18_En15
                                                                                                          .write_axi_current_p_gain(inst_axi_current_p_gain),  // sfix18_En10
                                                                                                          .write_axi_current_i_gain(inst_axi_current_i_gain),  // sfix18_En2
                                                                                                          .write_axi_open_loop_bias(inst_axi_open_loop_bias),  // sfix18_En14
                                                                                                          .write_axi_open_loop_scalar(inst_axi_open_loop_scalar),  // sfix18_En16
                                                                                                          .write_axi_encoder_zero_offset(inst_axi_encoder_zero_offset)  // sfix18_En14
                                                                                                          );

  controllerperipheralhdladi_pcore_axi_lite_module   u_controllerperipheralhdladi_pcore_axi_lite_module_inst   (.CLK_IN(AXI_Lite_ACLK),  // ufix1
                                                                                                                .AXI_Lite_ARESETN(AXI_Lite_ARESETN),  // ufix1
                                                                                                                .AXI_Lite_AWADDR(AXI_Lite_AWADDR),  // ufix32
                                                                                                                .AXI_Lite_AWVALID(AXI_Lite_AWVALID),  // ufix1
                                                                                                                .AXI_Lite_WDATA(AXI_Lite_WDATA),  // ufix32
                                                                                                                .AXI_Lite_WSTRB(AXI_Lite_WSTRB),  // ufix4
                                                                                                                .AXI_Lite_WVALID(AXI_Lite_WVALID),  // ufix1
                                                                                                                .AXI_Lite_BREADY(AXI_Lite_BREADY),  // ufix1
                                                                                                                .AXI_Lite_ARADDR(AXI_Lite_ARADDR),  // ufix32
                                                                                                                .AXI_Lite_ARVALID(AXI_Lite_ARVALID),  // ufix1
                                                                                                                .AXI_Lite_RREADY(AXI_Lite_RREADY),  // ufix1
                                                                                                                .data_read(top_data_read),  // ufix32
                                                                                                                .AXI_Lite_AWREADY(AXI_Lite_AWREADY),  // ufix1
                                                                                                                .AXI_Lite_WREADY(AXI_Lite_WREADY),  // ufix1
                                                                                                                .AXI_Lite_BRESP(AXI_Lite_BRESP),  // ufix2
                                                                                                                .AXI_Lite_BVALID(AXI_Lite_BVALID),  // ufix1
                                                                                                                .AXI_Lite_ARREADY(AXI_Lite_ARREADY),  // ufix1
                                                                                                                .AXI_Lite_RDATA(AXI_Lite_RDATA),  // ufix32
                                                                                                                .AXI_Lite_RRESP(AXI_Lite_RRESP),  // ufix2
                                                                                                                .AXI_Lite_RVALID(AXI_Lite_RVALID),  // ufix1
                                                                                                                .data_write(top_data_write),  // ufix32
                                                                                                                .addr_sel(top_addr_sel),  // ufix14
                                                                                                                .wr_enb(top_wr_enb),  // ufix1
                                                                                                                .rd_enb(top_rd_enb),  // ufix1
                                                                                                                .reset_internal(top_reset_internal)  // ufix1
                                                                                                                );

  assign write_axi_enable = inst_axi_enable;

  assign write_axi_controller_mode = inst_axi_controller_mode;

  assign write_axi_command = inst_axi_command;

  assign write_axi_velocity_p_gain = inst_axi_velocity_p_gain;

  assign write_axi_velocity_i_gain = inst_axi_velocity_i_gain;

  assign write_axi_current_p_gain = inst_axi_current_p_gain;

  assign write_axi_current_i_gain = inst_axi_current_i_gain;

  assign write_axi_open_loop_bias = inst_axi_open_loop_bias;

  assign write_axi_open_loop_scalar = inst_axi_open_loop_scalar;

  assign write_axi_encoder_zero_offset = inst_axi_encoder_zero_offset;

  assign reset_internal = top_reset_internal;

endmodule  // controllerperipheralhdladi_pcore_axi_lite

