
// Acceleration options, check doc before using
// -caxl
// +speedup


// overwrite timescale (comment out if you do not want)
-timescale=1n/10p

// SystemVerilog flag, if you are using Systemverilog
// Note that SystemVerilog is back compatable with Verilog
-sverilog


// -y with folder, which contains source files
// -y models2

// -v with Verilog or SystemVerilog files
-sv
//lib1
// List your files here -------------
../dut/top.sv
../tb/interfaces.sv  
../tb/sequences.sv 
../tb/coverage.sv 
../tb/scoreboard.sv 
../tb/modules.sv 
../tb/tests.sv  
../tb/tb.sv

