#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Oct 27 15:33:39 2024
# Process ID: 17900
# Current directory: C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7172 C:\Users\acer\Desktop\FPGA-mlp-parallelmult\mlp-parallel-multipllier\mlp-parallel-multipllier.xpr
# Log file: C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/vivado.log
# Journal file: C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier\vivado.jou
# Running On        :LAPTOP-GK8V08GA
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-1240P
# CPU Frequency     :2112 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :8280 MB
# Swap memory       :9663 MB
# Total Virtual     :17943 MB
# Available Virtual :7205 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/mlp-parallel-multipllier.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top neuron [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/mlp-parallel-multipllier.srcs/sources_1/new/nn_main.v]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top nn_main [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
add_files {C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_8.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_1.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_12.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_20.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_3_5.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_12.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_4_2.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_20.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_0.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_29.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_13.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_13.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_29.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_3_6.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_2.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_9.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_22.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_21.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_4_3.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_0.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_21.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_4_4.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_3.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_23.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_10.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_3_7.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_27.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_4_5.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_1.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_4.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_14.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_4_6.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_24.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_11.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_3_9.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_2.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_28.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_15.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_3_8.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_5.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_19.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_25.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_3_0.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_4_7.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_3.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_25.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_16.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_18.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_3_1.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_16.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_6.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_7.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_4.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_26.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_26.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_17.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_3_2.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_4_8.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_17.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_8.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_23.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_4_0.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_5.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_27.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_14.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_6.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_10.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_22.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_18.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_3_3.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_4_9.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_24.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_4_1.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_11.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_9.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_7.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_15.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_2_19.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_1_28.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/biases/b_3_4.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_11.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_0.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_3_7.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_3.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_11.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_29.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_29.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_1.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_20.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_20.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_4_4.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_12.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_4.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_12.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_3_8.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_2.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_21.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_4_5.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_21.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_22.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_14.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_13.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_27.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_3_5.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_1.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_18.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_26.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_7.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_4_2.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_10.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_2.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_9.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_23.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_3_6.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_28.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_15.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_19.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_8.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_4_3.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_24.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_4_9.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_16.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_8.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_16.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_3_2.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_24.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_4_0.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_5.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_9.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_17.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_3_4.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_3_3.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_26.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_17.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_25.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_0.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_25.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_4_1.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_6.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_3_0.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_14.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_6.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_27.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_5.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_18.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_3_9.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_4_6.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_13.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_22.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_3.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_10.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_4_8.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_23.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_3_1.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_28.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_15.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_1_7.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_19.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_2_4.mif C:/Users/acer/Desktop/FPGA-mlp-parallelmult/mlp-parallel-multipllier/weights/w_4_7.mif}
