
---------- Begin Simulation Statistics ----------
final_tick                               100718760440001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 767137                       # Simulator instruction rate (inst/s)
host_mem_usage                                1559540                       # Number of bytes of host memory used
host_op_rate                                   902063                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8171.03                       # Real time elapsed on the host
host_tick_rate                              119526140                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6268293341                       # Number of instructions simulated
sim_ops                                    7370782368                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.976651                       # Number of seconds simulated
sim_ticks                                976651124001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.ruby.Directory_Controller.I.allocTBE |     3973012     21.21%     21.21% |     5475368     29.24%     50.45% |     3854486     20.58%     71.03% |     5425478     28.97%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     18728344                      
system.ruby.Directory_Controller.I.deallocTBE |     3972363     21.21%     21.21% |     5474758     29.24%     50.45% |     3853862     20.58%     71.03% |     5424807     28.97%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     18725790                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |          19     65.52%     65.52% |           0      0.00%     65.52% |           8     27.59%     93.10% |           2      6.90%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total           29                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |        3442     34.39%     34.39% |        1809     18.07%     52.46% |        2471     24.69%     77.15% |        2287     22.85%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total        10009                      
system.ruby.Directory_Controller.M.allocTBE |      282289     13.26%     13.26% |     1100140     51.67%     64.93% |      203315      9.55%     74.48% |      543399     25.52%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      2129143                      
system.ruby.Directory_Controller.M.deallocTBE |      282414     13.26%     13.26% |     1100268     51.66%     64.92% |      203453      9.55%     74.48% |      543537     25.52%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      2129672                      
system.ruby.Directory_Controller.M_GetS.Progress |      101785      9.18%      9.18% |      897792     81.01%     90.19% |       47766      4.31%     94.50% |       60900      5.50%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total      1108243                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |       85863      6.59%      6.59% |     1132308     86.86%     93.45% |       40265      3.09%     96.54% |       45106      3.46%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total      1303542                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |      199680      7.53%      7.53% |     2264781     85.42%     92.95% |       98363      3.71%     96.66% |       88668      3.34%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total      2651492                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.Progress |      101785      9.18%      9.18% |      897792     81.01%     90.19% |       47766      4.31%     94.50% |       60900      5.50%    100.00%
system.ruby.Directory_Controller.Progress::total      1108243                      
system.ruby.Directory_Controller.S.allocTBE |     5039977     19.37%     19.37% |     8669749     33.33%     52.70% |     4573785     17.58%     70.28% |     7730986     29.72%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     26014497                      
system.ruby.Directory_Controller.S.deallocTBE |     5040501     19.37%     19.37% |     8670231     33.33%     52.70% |     4574271     17.58%     70.28% |     7731519     29.72%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     26016522                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |       13933      6.49%      6.49% |      190524     88.73%     95.22% |        4397      2.05%     97.27% |        5869      2.73%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total       214723                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           0      0.00%      0.00% |           2     22.22%     22.22% |           5     55.56%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in |        1180     66.18%     66.18% |          18      1.01%     67.19% |           8      0.45%     67.64% |         577     32.36%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in::total         1783                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |        8835      6.21%      6.21% |      126088     88.56%     94.76% |        3195      2.24%     97.01% |        4260      2.99%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total       142378                      
system.ruby.Directory_Controller.Stallreqto_in |      312953      7.24%      7.24% |     3715530     85.93%     93.17% |      148712      3.44%     96.61% |      146771      3.39%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total      4323966                      
system.ruby.Directory_Controller.allocTBE |     9295278     19.83%     19.83% |    15245257     32.53%     52.36% |     8631586     18.42%     70.77% |    13699863     29.23%    100.00%
system.ruby.Directory_Controller.allocTBE::total     46871984                      
system.ruby.Directory_Controller.deallocTBE |     9295278     19.83%     19.83% |    15245257     32.53%     52.36% |     8631586     18.42%     70.77% |    13699863     29.23%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     46871984                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1928535179                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1928535179    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1928535179                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1930489279                      
system.ruby.IFETCH.latency_hist_seqr     |  1930489279    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1930489279                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      1954100                      
system.ruby.IFETCH.miss_latency_hist_seqr |     1954100    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      1954100                      
system.ruby.L1Cache_Controller.I.allocI_load |     5489696     24.12%     24.12% |     5845651     25.68%     49.80% |     5936834     26.08%     75.88% |     5490248     24.12%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     22762429                      
system.ruby.L1Cache_Controller.I.allocI_store |      200081     25.09%     25.09% |      180450     22.63%     47.71% |      235208     29.49%     77.20% |      181824     22.80%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       797563                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     5688776     24.15%     24.15% |     6025086     25.58%     49.73% |     6171019     26.20%     75.93% |     5671076     24.07%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     23555957                      
system.ruby.L1Cache_Controller.I_store.Progress |        8910     10.18%     10.18% |       40265     46.00%     56.18% |       32105     36.68%     92.86% |        6247      7.14%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total        87527                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |       35429     22.12%     22.12% |       40403     25.23%     47.35% |       38763     24.21%     71.56% |       45544     28.44%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total       160139                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |          46     25.00%     25.00% |          56     30.43%     55.43% |          57     30.98%     86.41% |          25     13.59%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total          184                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallfwdfrom_in |           0      0.00%      0.00% |           3     27.27%     27.27% |           8     72.73%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallfwdfrom_in::total           11                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    21094372     27.26%     27.26% |    16876730     21.81%     49.06% |    16875400     21.80%     70.87% |    22549069     29.13%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     77395571                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    12116184     26.91%     26.91% |     9804338     21.78%     48.69% |    10464657     23.24%     71.94% |    12634550     28.06%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     45019729                      
system.ruby.L1Cache_Controller.M.allocTBE |      303451     14.25%     14.25% |      725289     34.07%     48.32% |      796262     37.40%     85.72% |      304130     14.28%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      2129132                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      303580     14.25%     14.25% |      725430     34.06%     48.32% |      796407     37.40%     85.71% |      304244     14.29%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      2129661                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        1420      7.47%      7.47% |        5885     30.95%     38.42% |       10320     54.27%     92.69% |        1391      7.31%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        19016                      
system.ruby.L1Cache_Controller.MloadMEvent |    21094372     27.26%     27.26% |    16876730     21.81%     49.06% |    16875400     21.80%     70.87% |    22549069     29.13%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     77395571                      
system.ruby.L1Cache_Controller.MstoreMEvent |    12116184     26.91%     26.91% |     9804338     21.78%     48.69% |    10464657     23.24%     71.94% |    12634550     28.06%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     45019729                      
system.ruby.L1Cache_Controller.Progress  |      185483      7.12%      7.12% |     1079810     41.42%     48.54% |     1107883     42.50%     91.04% |      233665      8.96%    100.00%
system.ruby.L1Cache_Controller.Progress::total      2606841                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   600042543     25.43%     25.43% |   577070340     24.45%     49.88% |   575690886     24.40%     74.28% |   606948641     25.72%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2359752410                      
system.ruby.L1Cache_Controller.S.allocTBE |     5552779     23.27%     23.27% |     6334075     26.54%     49.80% |     6420625     26.90%     76.71% |     5559684     23.29%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     23867163                      
system.ruby.L1Cache_Controller.S.deallocTBE |       63955      5.77%      5.77% |      489298     44.15%     49.92% |      484669     43.73%     93.65% |       70318      6.35%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total      1108240                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     5489696     24.12%     24.12% |     5845651     25.68%     49.80% |     5936834     26.08%     75.88% |     5490248     24.12%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     22762429                      
system.ruby.L1Cache_Controller.S_evict.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           1     33.33%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            3                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |       18196      8.50%      8.50% |       83904     39.18%     47.68% |       95603     44.64%     92.32% |       16454      7.68%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total       214157                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           1      9.09%      9.09% |           5     45.45%     54.55% |           2     18.18%     72.73% |           3     27.27%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total           11                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           1     10.00%     10.00% |           5     50.00%     60.00% |           1     10.00%     70.00% |           3     30.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total           10                      
system.ruby.L1Cache_Controller.S_store.Progress |      176136      7.00%      7.00% |     1039135     41.28%     48.27% |     1075394     42.72%     90.99% |      226911      9.01%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      2517576                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |        6111      4.38%      4.38% |       50480     36.15%     40.52% |       73748     52.81%     93.33% |        9311      6.67%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total       139650                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |         390     25.32%     25.32% |         349     22.66%     47.99% |         323     20.97%     68.96% |         478     31.04%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total         1540                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in |          21     40.38%     40.38% |          14     26.92%     67.31% |          10     19.23%     86.54% |           7     13.46%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in::total           52                      
system.ruby.L1Cache_Controller.SloadSEvent |   600042543     25.43%     25.43% |   577070340     24.45%     49.88% |   575690886     24.40%     74.28% |   606948641     25.72%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2359752410                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |       41561     13.86%     13.86% |       90900     30.31%     44.18% |      112529     37.53%     81.70% |       54862     18.30%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total       299852                      
system.ruby.L1Cache_Controller.Stallmandatory_in |       19617      8.41%      8.41% |       89794     38.51%     46.92% |      105924     45.43%     92.35% |       17848      7.65%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total       233183                      
system.ruby.L1Cache_Controller.allocI_load |     5489696     24.12%     24.12% |     5845651     25.68%     49.80% |     5936834     26.08%     75.88% |     5490248     24.12%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     22762429                      
system.ruby.L1Cache_Controller.allocI_store |      200081     25.09%     25.09% |      180450     22.63%     47.71% |      235208     29.49%     77.20% |      181824     22.80%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       797563                      
system.ruby.L1Cache_Controller.allocTBE  |     5856230     22.53%     22.53% |     7059364     27.16%     49.68% |     7216887     27.76%     77.44% |     5863814     22.56%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     25996295                      
system.ruby.L1Cache_Controller.deallocTBE |       63955      5.77%      5.77% |      489298     44.15%     49.92% |      484669     43.73%     93.65% |       70318      6.35%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total      1108240                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     5688776     24.15%     24.15% |     6025086     25.58%     49.73% |     6171019     26.20%     75.93% |     5671076     24.07%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     23555957                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     5489696     24.12%     24.12% |     5845651     25.68%     49.80% |     5936834     26.08%     75.88% |     5490248     24.12%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     22762429                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      303580     14.25%     14.25% |      725430     34.06%     48.32% |      796407     37.40%     85.71% |      304244     14.29%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      2129661                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    508612802                      
system.ruby.LD.hit_latency_hist_seqr     |   508612802    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    508612802                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    529421131                      
system.ruby.LD.latency_hist_seqr         |   529421131    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     529421131                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     20808329                      
system.ruby.LD.miss_latency_hist_seqr    |    20808329    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     20808329                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       187279                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      187279    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       187279                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       499785                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      499785    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       499785                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples       312506                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |      312506    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total       312506                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       499785                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      499785    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       499785                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       499785                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      499785    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       499785                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       317065                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      317065    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       317065                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       432053                      
system.ruby.RMW_Read.latency_hist_seqr   |      432053    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       432053                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       114988                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      114988    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       114988                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     44015600                      
system.ruby.ST.hit_latency_hist_seqr     |    44015600    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     44015600                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     45717767                      
system.ruby.ST.latency_hist_seqr         |    45717767    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      45717767                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      1702167                      
system.ruby.ST.miss_latency_hist_seqr    |     1702167    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      1702167                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.014557                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  3000.019590                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.006361                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4373.046027                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.002515                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   500.000009                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.014311                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  2999.999716                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 24768.394933                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002519                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999954                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.026095                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  3000.316853                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.026831                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5570.939458                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.004448                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   500.000066                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.023497                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  2999.999396                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000460                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 24675.537880                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.004460                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999901                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.013318                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.969459                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.005180                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4246.576911                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.002326                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999943                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.013342                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  2999.999393                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 24680.570067                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.002328                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999900                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.021660                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  3000.001835                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.007765                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4185.496673                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.003545                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.020611                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  2999.999719                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 24384.235379                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.003553                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999955                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   2482167710                      
system.ruby.hit_latency_hist_seqr        |  2482167710    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   2482167710                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles           223                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs  2838.784610                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6487.043563                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.391149                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  3245.602949                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.005784                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.921360                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.003007                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16501.494532                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   635.349723                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles          2110                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs  3966.224068                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6437.225250                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.372919                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  3057.597979                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.006136                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999642                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.003621                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16623.138295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.001081                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   545.076189                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles          1858                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs  3776.556688                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6684.043557                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.377704                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  3325.546659                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.006298                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000032                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.003715                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16522.700519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.001065                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   575.488465                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles           206                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs  4945.492582                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6592.639794                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.393193                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  3110.547856                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.005778                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.000004                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.003023                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16697.868141                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000201                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   709.150674                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     2507059800                      
system.ruby.latency_hist_seqr            |  2507059800    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       2507059800                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     24892090                      
system.ruby.miss_latency_hist_seqr       |    24892090    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     24892090                      
system.ruby.network.average_flit_latency    16.871146                      
system.ruby.network.average_flit_network_latency    12.395569                      
system.ruby.network.average_flit_queueing_latency     4.475577                      
system.ruby.network.average_flit_vnet_latency |   16.329357                       |    5.028794                       |    5.615424                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    5.493219                       |    6.000328                       |    1.000000                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.032027                      
system.ruby.network.average_packet_latency    14.237209                      
system.ruby.network.average_packet_network_latency    10.792671                      
system.ruby.network.average_packet_queueing_latency     3.444537                      
system.ruby.network.average_packet_vnet_latency |   25.553780                       |    5.028794                       |    5.262544                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    5.332834                       |    6.000328                       |    1.000000                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.318534                      
system.ruby.network.avg_vc_load          |    0.150274     47.18%     47.18% |    0.020925      6.57%     53.75% |    0.016858      5.29%     59.04% |    0.016803      5.28%     64.31% |    0.028424      8.92%     73.24% |    0.003225      1.01%     74.25% |    0.003165      0.99%     75.24% |    0.003164      0.99%     76.24% |    0.056250     17.66%     93.89% |    0.006833      2.15%     96.04% |    0.006310      1.98%     98.02% |    0.006303      1.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.318534                      
system.ruby.network.ext_in_link_utilization    205207217                      
system.ruby.network.ext_out_link_utilization    205207217                      
system.ruby.network.flit_network_latency |  2142672091                       |   124335197                       |   276652918                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   720797944                       |   148356037                       |    49266629                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |   131215949     63.94%     63.94% |    24724656     12.05%     75.99% |    49266612     24.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total    205207217                      
system.ruby.network.flits_received       |   131215949     63.94%     63.94% |    24724656     12.05%     75.99% |    49266612     24.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total    205207217                      
system.ruby.network.int_link_utilization    211779309                      
system.ruby.network.packet_network_latency |   695436335                       |   124335197                       |   246665859                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |   145131048                       |   148356037                       |    46871993                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |    27214617     27.54%     27.54% |    24724656     25.02%     52.56% |    46871984     47.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total     98811257                      
system.ruby.network.packets_received     |    27214617     27.54%     27.54% |    24724656     25.02%     52.56% |    46871984     47.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total     98811257                      
system.ruby.network.routers0.buffer_reads     95239850                      
system.ruby.network.routers0.buffer_writes     95239850                      
system.ruby.network.routers0.crossbar_activity     95239850                      
system.ruby.network.routers0.sw_input_arbiter_activity     95429761                      
system.ruby.network.routers0.sw_output_arbiter_activity     95239850                      
system.ruby.network.routers1.buffer_reads    116844750                      
system.ruby.network.routers1.buffer_writes    116844750                      
system.ruby.network.routers1.crossbar_activity    116844750                      
system.ruby.network.routers1.sw_input_arbiter_activity    117474716                      
system.ruby.network.routers1.sw_output_arbiter_activity    116844750                      
system.ruby.network.routers2.buffer_reads     99497956                      
system.ruby.network.routers2.buffer_writes     99497956                      
system.ruby.network.routers2.crossbar_activity     99497956                      
system.ruby.network.routers2.sw_input_arbiter_activity     99661812                      
system.ruby.network.routers2.sw_output_arbiter_activity     99497956                      
system.ruby.network.routers3.buffer_reads    105403970                      
system.ruby.network.routers3.buffer_writes    105403970                      
system.ruby.network.routers3.crossbar_activity    105403970                      
system.ruby.network.routers3.sw_input_arbiter_activity    105645654                      
system.ruby.network.routers3.sw_output_arbiter_activity    105403970                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   2507059800                      
system.ruby.outstanding_req_hist_seqr::mean     1.004241                      
system.ruby.outstanding_req_hist_seqr::gmean     1.002944                      
system.ruby.outstanding_req_hist_seqr::stdev     0.064982                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  2496428140     99.58%     99.58% |    10631660      0.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   2507059800                      
system.switch_cpus0.Branches                 40720528                       # Number of branches fetched
system.switch_cpus0.committedInsts          345647403                       # Number of instructions committed
system.switch_cpus0.committedOps            626063669                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          131833078                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               938899                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           12206871                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                30637                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.031668                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          491912586                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                74523                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.968332                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1952445517                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1890614911.199675                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    208612216                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    135501460                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     38142290                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     319457829                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            319457829                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    408362074                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    315268419                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             822387                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      61830605.800325                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    397647270                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           397647270                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    794419785                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    253407573                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          128232481                       # Number of load instructions
system.switch_cpus0.num_mem_refs            140408912                       # number of memory refs
system.switch_cpus0.num_store_insts          12176431                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      2977965      0.48%      0.48% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        257800967     41.18%     41.65% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           27284      0.00%     41.66% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            75884      0.01%     41.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       87851035     14.03%     55.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     55.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           3184      0.00%     55.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     55.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     55.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     55.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     55.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd              56      0.00%     55.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         2600345      0.42%     56.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     56.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             112      0.00%     56.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc          20518      0.00%     56.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     56.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     56.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            24      0.00%     56.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     56.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     56.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     56.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     87749352     14.02%     70.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     70.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     70.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      2629969      0.42%     70.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv           13      0.00%     70.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     43918050      7.01%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        36401251      5.81%     83.39% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        9328460      1.49%     84.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     91831230     14.67%     99.55% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      2847971      0.45%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         626063670                       # Class of executed instruction
system.switch_cpus1.Branches                 37040317                       # Number of branches fetched
system.switch_cpus1.committedInsts          329610314                       # Number of instructions committed
system.switch_cpus1.committedOps            598218694                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          126442266                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               949574                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           10327868                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                29595                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.032135                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          470431357                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                70216                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.967865                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1952693677                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1889944256.301477                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    188761890                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    124971969                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     34613620                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     318999214                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            318999214                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    407782643                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    314810569                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             785894                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      62749420.698523                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    370389918                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           370389918                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    744570865                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    231704741                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          122835449                       # Number of load instructions
system.switch_cpus1.num_mem_refs            133134102                       # number of memory refs
system.switch_cpus1.num_store_insts          10298653                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      2823443      0.47%      0.47% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        237708192     39.74%     40.21% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           25418      0.00%     40.21% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            79316      0.01%     40.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       87719161     14.66%     54.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           3760      0.00%     54.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     54.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     54.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              56      0.00%     54.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         2600385      0.43%     55.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     55.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             112      0.00%     55.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc          21171      0.00%     55.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     55.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     55.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            24      0.00%     55.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     55.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     55.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     55.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     87622185     14.65%     69.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     69.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     69.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      2630231      0.44%     70.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv           13      0.00%     70.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     43851126      7.33%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        31138103      5.21%     82.95% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        7452285      1.25%     84.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     91697346     15.33%     99.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      2846368      0.48%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         598218695                       # Class of executed instruction
system.switch_cpus2.Branches                 36528372                       # Number of branches fetched
system.switch_cpus2.committedInsts          329234611                       # Number of instructions committed
system.switch_cpus2.committedOps            599256386                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          125772183                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               972702                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           11064123                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                31716                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.017268                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          469732099                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                70745                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.982732                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1953302013                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1919571984.058098                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    182198597                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    124675253                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     33063302                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     320172194                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            320172194                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    409993510                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    315690429                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1594220                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      33730028.941902                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    370576021                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           370576021                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    750192480                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    231727579                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          122148847                       # Number of load instructions
system.switch_cpus2.num_mem_refs            133181669                       # number of memory refs
system.switch_cpus2.num_store_insts          11032822                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2900854      0.48%      0.48% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        237731898     39.67%     40.16% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          162841      0.03%     40.18% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            86225      0.01%     40.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       87567497     14.61%     54.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           4112      0.00%     54.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     54.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     54.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd            8010      0.00%     54.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         2878084      0.48%     55.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     55.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt            7686      0.00%     55.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc         185489      0.03%     55.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult           5096      0.00%     55.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     55.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift          7819      0.00%     55.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     55.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     55.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     55.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     87450348     14.59%     69.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     69.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     69.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      3026521      0.51%     70.42% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv         4096      0.00%     70.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     44048326      7.35%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        30420028      5.08%     82.85% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        7899191      1.32%     84.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     91728819     15.31%     99.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      3133631      0.52%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         599256571                       # Class of executed instruction
system.switch_cpus3.Branches                 41495162                       # Number of branches fetched
system.switch_cpus3.committedInsts          350632597                       # Number of instructions committed
system.switch_cpus3.committedOps            634075203                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          133408534                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               943094                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           12744518                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                27402                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.027043                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          498695679                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                66958                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.972957                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1951489145                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1898715611.195030                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    213119641                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    139066052                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     38820804                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     320163971                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            320163971                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    409023329                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    315797643                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             971274                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      52773533.804970                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    405563647                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           405563647                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    810171239                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    260154352                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          129803761                       # Number of load instructions
system.switch_cpus3.num_mem_refs            142521100                       # number of memory refs
system.switch_cpus3.num_store_insts          12717339                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      2853535      0.45%      0.45% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        263210818     41.51%     41.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           65959      0.01%     41.97% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv           302271      0.05%     42.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       87965211     13.87%     55.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     55.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           3552      0.00%     55.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     55.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     55.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     55.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     55.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     55.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             482      0.00%     55.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     55.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         2653620      0.42%     56.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     56.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             280      0.00%     56.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc          68936      0.01%     56.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     56.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     56.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           222      0.00%     56.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     56.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     56.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     56.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     87774534     13.84%     70.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     70.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     70.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      2695807      0.43%     70.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv        20488      0.00%     70.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     70.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     43938396      6.93%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        37767091      5.96%     83.48% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        9732118      1.53%     85.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     92036670     14.52%     99.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      2985221      0.47%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         634075211                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          471                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          235                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 71766027.659574                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 223875191.569700                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          235    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value       443500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    996546500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          235                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 940363336001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  16865016500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99761532087500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          436                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          218                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 121152672.022936                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 305027139.732213                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          218    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value       438500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    996422500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          218                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 949958654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  26411282501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99742390503500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          441                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          220                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 139887456.822727                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 306360294.210771                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          220    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value       645500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    994822500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          220                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 945722255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  30775240501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99742262944000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          495                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          247                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 127059787.453441                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 284513670.598467                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          247    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value       600000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    996779500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          247                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 945266635499                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  31383767501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99742110037001                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 976651124001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 976651124001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 976651124001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 976651124001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2       403392                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total            403392                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         6303                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               6303                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2       413036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total               413036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2       413036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total              413036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      6303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             263468                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                       6303                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                     6303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0              509                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1              418                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2              435                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3              503                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4              408                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5              276                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              318                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              290                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8              431                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9              397                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             309                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             402                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12             302                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13             424                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14             416                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15             465                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                    60549249                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                  31515000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              178730499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     9606.42                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               28356.42                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    4194                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                66.54                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 6303                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                   6206                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     94                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         2106                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   191.452991                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   121.469324                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   221.561354                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127         1192     56.60%     56.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191          289     13.72%     70.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255          132      6.27%     76.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           76      3.61%     80.20% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383           64      3.04%     83.24% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447           56      2.66%     85.90% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511           34      1.61%     87.51% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575           45      2.14%     89.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::576-639           26      1.23%     90.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-703           42      1.99%     92.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::704-767           31      1.47%     94.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-831           29      1.38%     95.73% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::832-895           35      1.66%     97.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-959           47      2.23%     99.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::960-1023            8      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         2106                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                403392                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                 403392                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        0.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 976650914000                       # Total gap between requests
system.mem_ctrls2.avgGap                 154950168.81                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2       403392                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 413035.924586297828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         6303                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    178730499                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28356.42                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   66.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      4536485                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      4536485                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      4536485                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      4536485                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2         6303                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total         6303                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2         6303                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total         6303                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2    501974697                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total    501974697                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2    501974697                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total    501974697                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      4542788                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      4542788                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      4542788                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      4542788                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.001387                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.001387                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.001387                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.001387                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 79640.599238                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 79640.599238                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 79640.599238                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 79640.599238                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2         6303                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total         6303                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2         6303                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total         6303                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2    373728197                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total    373728197                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2    373728197                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total    373728197                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.001387                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.001387                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.001387                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.001387                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 59293.700936                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 59293.700936                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 59293.700936                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 59293.700936                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      4337039                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      4337039                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2         6303                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total         6303                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2    501974697                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total    501974697                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      4343342                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      4343342                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.001451                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.001451                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 79640.599238                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 79640.599238                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2         6303                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total         6303                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2    373728197                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total    373728197                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.001451                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.001451                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 59293.700936                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 59293.700936                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       199446                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       199446                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       199446                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       199446                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse      5182.264638                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  99742109489500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2  5182.264638                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.019769                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.019769                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024         6303                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          846                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4         5403                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.024044                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      72690911                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      4542788                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy             6711600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy             3563505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy           22462440                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    77095524480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     15274812690                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    362170776960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      454573851675                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       465.441385                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 941422129500                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  32612320000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT   2616674501                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy             8346660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy             4428765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy           22540980                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    77095524480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     15419989410                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    362048731200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      454599561495                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       465.467709                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 941103059000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  32612320000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT   2935745001                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3       406016                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            406016                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         6344                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               6344                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3       415723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total               415723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3       415723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total              415723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      6344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             263546                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                       6344                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                     6344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0              536                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1              425                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2              428                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3              512                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4              416                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5              275                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6              329                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              287                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8              420                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9              395                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             307                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             398                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12             300                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13             435                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14             421                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15             460                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                    56985499                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                  31720000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              175935499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     8982.58                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27732.58                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    4197                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                66.16                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 6344                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                   6238                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    103                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         2144                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   189.253731                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   119.236584                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   223.770788                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127         1240     57.84%     57.84% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191          306     14.27%     72.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255          113      5.27%     77.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           68      3.17%     80.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383           55      2.57%     83.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447           63      2.94%     86.05% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511           38      1.77%     87.83% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575           41      1.91%     89.74% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::576-639           28      1.31%     91.04% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-703           37      1.73%     92.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::704-767           30      1.40%     94.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-831           28      1.31%     95.48% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::832-895           35      1.63%     97.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-959           43      2.01%     99.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::960-1023           19      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         2144                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                406016                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                 406016                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        0.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 976650910000                       # Total gap between requests
system.mem_ctrls3.avgGap                 153948756.31                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3       406016                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 415722.656762727769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         6344                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    175935499                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27732.58                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   66.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      6918501                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      6918501                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      6918501                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      6918501                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3         6344                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total         6344                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3         6344                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total         6344                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3    501272156                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total    501272156                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3    501272156                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total    501272156                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      6924845                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      6924845                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      6924845                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      6924845                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.000916                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.000916                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.000916                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.000916                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 79015.156999                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 79015.156999                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 79015.156999                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 79015.156999                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3         6344                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total         6344                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3         6344                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total         6344                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3    372178656                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total    372178656                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3    372178656                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total    372178656                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.000916                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.000916                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.000916                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.000916                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58666.244641                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58666.244641                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58666.244641                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58666.244641                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      6703425                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      6703425                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3         6344                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total         6344                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3    501272156                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total    501272156                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      6709769                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      6709769                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.000945                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.000945                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 79015.156999                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 79015.156999                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3         6344                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total         6344                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3    372178656                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total    372178656                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.000945                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.000945                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58666.244641                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58666.244641                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       215076                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       215076                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       215076                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       215076                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse      5195.844113                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  99742109383500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3  5195.844113                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.019821                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.019821                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024         6344                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          854                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4         5441                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.024200                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses     110803864                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      6924845                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy             6783000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy             3601455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy           22391040                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    77095524480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     15258070650                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    362184801120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      454571171745                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       465.438641                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 941458553500                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  32612320000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT   2580250501                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy             8546580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy             4535025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy           22905120                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    77095524480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     15407141040                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    362059591680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      454598243925                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       465.466360                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 941131171250                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  32612320000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT   2907632751                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0       406208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            406208                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         6347                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               6347                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0       415919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               415919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0       415919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              415919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      6347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             263552                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       6347                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     6347                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              510                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              434                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              445                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              519                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              407                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              275                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              315                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              294                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              421                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              413                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             297                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             411                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             298                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             430                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             420                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             458                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    59893498                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                  31735000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              178899748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     9436.51                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               28186.51                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    4187                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                65.97                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 6347                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   6227                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    114                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         2158                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   188.144578                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   119.063001                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   221.823106                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1244     57.65%     57.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          432     20.02%     77.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          124      5.75%     83.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          103      4.77%     88.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           66      3.06%     91.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           66      3.06%     94.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           66      3.06%     97.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           56      2.59%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         2158                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                406208                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 406208                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 976650194000                       # Total gap between requests
system.mem_ctrls0.avgGap                 153875877.42                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0       406208                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 415919.246921978774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         6347                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    178899748                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     28186.51                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   65.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      4906636                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      4906636                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      4906636                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      4906636                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0         6347                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total         6347                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0         6347                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total         6347                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0    504403653                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total    504403653                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0    504403653                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total    504403653                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      4912983                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      4912983                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      4912983                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      4912983                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.001292                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.001292                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.001292                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.001292                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79471.191587                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79471.191587                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79471.191587                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79471.191587                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0         6347                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total         6347                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0         6347                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total         6347                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0    375242403                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total    375242403                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0    375242403                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total    375242403                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.001292                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.001292                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.001292                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.001292                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 59121.223098                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 59121.223098                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 59121.223098                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 59121.223098                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      4652759                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      4652759                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0         6347                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total         6347                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0    504403653                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total    504403653                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      4659106                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      4659106                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.001362                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.001362                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79471.191587                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79471.191587                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0         6347                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total         6347                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0    375242403                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total    375242403                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.001362                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.001362                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 59121.223098                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 59121.223098                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       253877                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       253877                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       253877                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       253877                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse      5206.796631                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  99742109384500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0  5206.796631                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.019862                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.019862                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024         6347                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          853                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4         5439                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.024212                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      78614075                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      4912983                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy             6683040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             3552120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           22476720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    77095524480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     15272736750                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    362172773760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      454573746870                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.441278                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 941426502001                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  32612320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT   2612302000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             8739360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             4637490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           22840860                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    77095524480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     15395617920                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    362069214240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      454596574350                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.464651                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 941156314250                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  32612320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT   2882489751                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1       403328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            403328                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         6302                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6302                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1       412970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               412970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1       412970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              412970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      6302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             263465                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       6302                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     6302                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              539                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              402                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              440                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              398                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              269                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              305                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              298                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              430                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              397                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             299                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             412                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             301                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             441                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             400                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             462                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    61270999                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                  31510000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              179433499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9722.47                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               28472.47                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    4206                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                66.74                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 6302                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   6192                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    107                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         2095                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   192.488783                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   121.202956                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   225.281651                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1196     57.09%     57.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          411     19.62%     76.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          133      6.35%     83.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           96      4.58%     87.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           68      3.25%     90.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           63      3.01%     93.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           69      3.29%     97.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           58      2.77%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         2095                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                403328                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 403328                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 976645948000                       # Total gap between requests
system.mem_ctrls1.avgGap                 154973968.26                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1       403328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 412970.394533214159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         6302                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    179433499                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     28472.47                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   66.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      8681591                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      8681591                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      8681591                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      8681591                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1         6302                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total         6302                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1         6302                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total         6302                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1    502606198                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total    502606198                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1    502606198                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total    502606198                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      8687893                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      8687893                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      8687893                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      8687893                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.000725                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.000725                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.000725                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.000725                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 79753.443034                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 79753.443034                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 79753.443034                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 79753.443034                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1         6302                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total         6302                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1         6302                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total         6302                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1    374383698                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total    374383698                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1    374383698                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total    374383698                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.000725                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.000725                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.000725                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.000725                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 59407.124405                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 59407.124405                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 59407.124405                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 59407.124405                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      7643093                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      7643093                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1         6302                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total         6302                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1    502606198                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total    502606198                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      7649395                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      7649395                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.000824                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.000824                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 79753.443034                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 79753.443034                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1         6302                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total         6302                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1    374383698                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total    374383698                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.000824                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 59407.124405                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 59407.124405                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      1038498                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      1038498                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      1038498                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      1038498                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse      5207.459976                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  99742109488500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1  5207.459976                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.019865                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.019865                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024         6302                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          808                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4         5437                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.024040                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses     139012590                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      8687893                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy             6661620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             3540735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy           22433880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    77095524480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     15291510270                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    362156634720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      454576305705                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.443898                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 941385555251                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  32612320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT   2653248750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             8303820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             4409790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy           22562400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    77095524480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     15410085660                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    362057071680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      454597957830                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.466067                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 941124746000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  32612320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT   2914058001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 1246                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1246                       # Transaction distribution
system.iobus.trans_dist::WriteReq                7625                       # Transaction distribution
system.iobus.trans_dist::WriteResp               7625                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3660                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          138                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         4110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         4634                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         4154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         4014                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         4574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   17742                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          540                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          540                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         7320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          276                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         8220                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          546                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         6524                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         7630                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          244                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         7424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         8308                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          364                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         8028                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         9148                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    33846                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 100718760440001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             4798108                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             4655154                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              698500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             4658195                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             3566999                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             3667000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             3221000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              201500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             3188000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             4969140                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
