MODEL
MODEL_VERSION "v1998.8";
DESIGN "main";

/* port names and type */
INPUT S:PIN33 = RD_CPU;
INPUT S:PIN35 = IO_REQ_CPU;
INPUT S:PIN11 = A_CPU<7>;
INPUT S:PIN110 = RESET_EX;
INPUT S:PIN13 = A_CPU<5>;
INPUT S:PIN15 = A_CPU<3>;
INPUT S:PIN16 = A_CPU<2>;
INPUT S:PIN101 = WAIT_EX;
INPUT S:PIN66 = rsv_300;
INPUT S:PIN34 = WR_CPU;
INPUT S:PIN68 = SWITCH<2>;
INPUT S:PIN69 = SWITCH<1>;
INPUT S:PIN70 = SWITCH<0>;
INPUT S:PIN28 = M1_CPU;
INPUT S:PIN19 = A_CPU<0>;
INPUT S:PIN7 = A_CPU<10>;
INPUT S:PIN6 = A_CPU<11>;
INPUT S:PIN5 = A_CPU<12>;
INPUT S:PIN4 = A_CPU<13>;
INPUT S:PIN3 = A_CPU<14>;
INPUT S:PIN2 = A_CPU<15>;
INPUT S:PIN17 = A_CPU<1>;
INPUT S:PIN14 = A_CPU<4>;
INPUT S:PIN12 = A_CPU<6>;
INPUT S:PIN10 = A_CPU<8>;
INPUT S:PIN9 = A_CPU<9>;
INPUT S:PIN45 = BUS_ACK_CPU;
INPUT S:PIN46 = IEI_CPU;
INPUT S:PIN30 = CLK_OSC;
INPUT S:PIN38 = CLK_CPU;
INPUT S:PIN31 = MEM_REQ_CPU;
INPUT S:PIN39 = RFSH_CPU;
INPUT S:PIN100 = BUS_REQ_EX;
INPUT S:PIN112 = INT_EX;
INPUT S:PIN111 = NMI_EX;
INPUT S:PIN40 = HALT_CPU;
TRIOUT S:PIN49 = PIO<0>;
TRIOUT S:PIN124 = D_EX<0>;
TRIOUT S:PIN50 = PIO<1>;
TRIOUT S:PIN121 = D_EX<1>;
TRIOUT S:PIN51 = PIO<2>;
TRIOUT S:PIN120 = D_EX<2>;
TRIOUT S:PIN52 = PIO<3>;
TRIOUT S:PIN119 = D_EX<3>;
TRIOUT S:PIN53 = PIO<4>;
TRIOUT S:PIN118 = D_EX<4>;
TRIOUT S:PIN54 = PIO<5>;
TRIOUT S:PIN117 = D_EX<5>;
TRIOUT S:PIN56 = PIO<6>;
TRIOUT S:PIN116 = D_EX<6>;
TRIOUT S:PIN57 = PIO<7>;
TRIOUT S:PIN115 = D_EX<7>;
TRIOUT S:PIN27 = D_CPU<0>;
TRIOUT S:PIN26 = D_CPU<1>;
TRIOUT S:PIN25 = D_CPU<2>;
TRIOUT S:PIN24 = D_CPU<3>;
TRIOUT S:PIN23 = D_CPU<4>;
TRIOUT S:PIN22 = D_CPU<5>;
TRIOUT S:PIN21 = D_CPU<6>;
TRIOUT S:PIN20 = D_CPU<7>;
TRIOUT S:PIN44 = INT_CPU;
TRIOUT S:PIN48 = NMI_CPU;
TRIOUT S:PIN43 = BUS_REQ_CPU;
TRIOUT S:PIN41 = WAIT_CPU;
OUTPUT S:PIN86 = SEG_OUT<1>;
OUTPUT S:PIN81 = SEG_OUT<5>;
OUTPUT S:PIN143 = RESET_CPU;
TRIOUT S:PIN142 = A_EX<0>;
TRIOUT S:PIN131 = A_EX<10>;
TRIOUT S:PIN130 = A_EX<11>;
TRIOUT S:PIN129 = A_EX<12>;
TRIOUT S:PIN128 = A_EX<13>;
TRIOUT S:PIN126 = A_EX<14>;
TRIOUT S:PIN125 = A_EX<15>;
TRIOUT S:PIN140 = A_EX<1>;
TRIOUT S:PIN139 = A_EX<2>;
TRIOUT S:PIN138 = A_EX<3>;
TRIOUT S:PIN137 = A_EX<4>;
TRIOUT S:PIN136 = A_EX<5>;
TRIOUT S:PIN135 = A_EX<6>;
TRIOUT S:PIN134 = A_EX<7>;
TRIOUT S:PIN133 = A_EX<8>;
TRIOUT S:PIN132 = A_EX<9>;
TRIOUT S:PIN98 = BUS_ACK_EX;
TRIOUT S:PIN113 = IEI_EX;
OUTPUT S:PIN102 = HALT_EX;
OUTPUT S:PIN106 = IO_REQ_EX;
OUTPUT S:PIN96 = M1_EX;
OUTPUT S:PIN107 = MEM_REQ_EX;
OUTPUT S:PIN105 = RD_EX;
OUTPUT S:PIN103 = RFSH_EX;
OUTPUT S:PIN83 = SEG_OUT<3>;
OUTPUT S:PIN82 = SEG_OUT<4>;
OUTPUT S:PIN104 = WR_EX;
TRIOUT S:PIN78 = DEBUG_1;
TRIOUT S:PIN79 = DEBUG_0;
TRIOUT S:PIN77 = DEBUG_2;
OUTPUT S:PIN94 = AC_SEL<0>;
OUTPUT S:PIN92 = AC_SEL<1>;
OUTPUT S:PIN91 = AC_SEL<2>;
OUTPUT S:PIN88 = AC_SEL<3>;
OUTPUT S:PIN95 = AC_SEL<4>;
OUTPUT S:PIN93 = AC_SEL<5>;
OUTPUT S:PIN97 = CLK_EX;
OUTPUT S:PIN64 = DEBUG_10;
OUTPUT S:PIN71 = DEBUG_11;
OUTPUT S:PIN76 = DEBUG_3;
OUTPUT S:PIN75 = DEBUG_4;
OUTPUT S:PIN74 = DEBUG_5;
OUTPUT S:PIN58 = DEBUG_6;
OUTPUT S:PIN59 = DEBUG_7;
OUTPUT S:PIN60 = DEBUG_8;
OUTPUT S:PIN61 = DEBUG_9;
OUTPUT S:PIN87 = SEG_OUT<0>;
OUTPUT S:PIN85 = SEG_OUT<2>;
OUTPUT S:PIN80 = SEG_OUT<6>;

/* timing arc definitions */
RESET_EX_A_EX<0>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<0>;
A_CPU<0>_A_EX<0>_delay: DELAY (ENABLE_HIGH) A_CPU<0> A_EX<0>;
RESET_EX_A_EX<10>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<10>;
A_CPU<10>_A_EX<10>_delay: DELAY (ENABLE_HIGH) A_CPU<10> A_EX<10>;
RESET_EX_A_EX<11>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<11>;
A_CPU<11>_A_EX<11>_delay: DELAY (ENABLE_HIGH) A_CPU<11> A_EX<11>;
RESET_EX_A_EX<12>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<12>;
A_CPU<12>_A_EX<12>_delay: DELAY (ENABLE_HIGH) A_CPU<12> A_EX<12>;
RESET_EX_A_EX<13>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<13>;
A_CPU<13>_A_EX<13>_delay: DELAY (ENABLE_HIGH) A_CPU<13> A_EX<13>;
RESET_EX_A_EX<14>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<14>;
A_CPU<14>_A_EX<14>_delay: DELAY (ENABLE_HIGH) A_CPU<14> A_EX<14>;
RESET_EX_A_EX<15>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<15>;
A_CPU<15>_A_EX<15>_delay: DELAY (ENABLE_HIGH) A_CPU<15> A_EX<15>;
RESET_EX_A_EX<1>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<1>;
A_CPU<1>_A_EX<1>_delay: DELAY (ENABLE_HIGH) A_CPU<1> A_EX<1>;
RESET_EX_A_EX<2>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<2>;
A_CPU<2>_A_EX<2>_delay: DELAY (ENABLE_HIGH) A_CPU<2> A_EX<2>;
RESET_EX_A_EX<3>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<3>;
A_CPU<3>_A_EX<3>_delay: DELAY (ENABLE_HIGH) A_CPU<3> A_EX<3>;
RESET_EX_A_EX<4>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<4>;
A_CPU<4>_A_EX<4>_delay: DELAY (ENABLE_HIGH) A_CPU<4> A_EX<4>;
RESET_EX_A_EX<5>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<5>;
A_CPU<5>_A_EX<5>_delay: DELAY (ENABLE_HIGH) A_CPU<5> A_EX<5>;
RESET_EX_A_EX<6>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<6>;
A_CPU<6>_A_EX<6>_delay: DELAY (ENABLE_HIGH) A_CPU<6> A_EX<6>;
A_CPU<7>_A_EX<7>_delay: DELAY (ENABLE_HIGH) A_CPU<7> A_EX<7>;
RESET_EX_A_EX<7>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<7>;
RESET_EX_A_EX<8>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<8>;
A_CPU<8>_A_EX<8>_delay: DELAY (ENABLE_HIGH) A_CPU<8> A_EX<8>;
RESET_EX_A_EX<9>_delay: DELAY (ENABLE_HIGH) RESET_EX A_EX<9>;
A_CPU<9>_A_EX<9>_delay: DELAY (ENABLE_HIGH) A_CPU<9> A_EX<9>;
BUS_ACK_CPU_BUS_ACK_EX_delay: DELAY (ENABLE_HIGH) BUS_ACK_CPU BUS_ACK_EX;
RESET_EX_BUS_ACK_EX_delay: DELAY (ENABLE_HIGH) RESET_EX BUS_ACK_EX;
BUS_REQ_EX_BUS_REQ_CPU_delay: DELAY (ENABLE_HIGH) BUS_REQ_EX BUS_REQ_CPU;
RESET_EX_BUS_REQ_CPU_delay: DELAY (ENABLE_HIGH) RESET_EX BUS_REQ_CPU;
CLK_CPU_CLK_EX_delay: DELAY CLK_CPU CLK_EX;
RESET_EX_D_CPU<0>_delay: DELAY (ENABLE_HIGH) RESET_EX D_CPU<0>;
RD_CPU_D_CPU<0>_delay: DELAY (ENABLE_HIGH) RD_CPU D_CPU<0>;
A_CPU<7>_D_CPU<0>_delay: DELAY (ENABLE_HIGH) A_CPU<7> D_CPU<0>;
IO_REQ_CPU_D_CPU<0>_delay: DELAY (ENABLE_HIGH) IO_REQ_CPU D_CPU<0>;
D_EX<0>_D_CPU<0>_delay: DELAY (ENABLE_HIGH) D_EX<0> D_CPU<0>;
PIO<0>_D_CPU<0>_delay: DELAY (ENABLE_HIGH) PIO<0> D_CPU<0>;
PIO<1>_D_CPU<1>_delay: DELAY (ENABLE_HIGH) PIO<1> D_CPU<1>;
RESET_EX_D_CPU<1>_delay: DELAY (ENABLE_HIGH) RESET_EX D_CPU<1>;
A_CPU<7>_D_CPU<1>_delay: DELAY (ENABLE_HIGH) A_CPU<7> D_CPU<1>;
D_EX<1>_D_CPU<1>_delay: DELAY (ENABLE_HIGH) D_EX<1> D_CPU<1>;
RD_CPU_D_CPU<1>_delay: DELAY (ENABLE_HIGH) RD_CPU D_CPU<1>;
IO_REQ_CPU_D_CPU<1>_delay: DELAY (ENABLE_HIGH) IO_REQ_CPU D_CPU<1>;
D_EX<2>_D_CPU<2>_delay: DELAY (ENABLE_HIGH) D_EX<2> D_CPU<2>;
PIO<2>_D_CPU<2>_delay: DELAY (ENABLE_HIGH) PIO<2> D_CPU<2>;
RESET_EX_D_CPU<2>_delay: DELAY (ENABLE_HIGH) RESET_EX D_CPU<2>;
A_CPU<7>_D_CPU<2>_delay: DELAY (ENABLE_HIGH) A_CPU<7> D_CPU<2>;
RD_CPU_D_CPU<2>_delay: DELAY (ENABLE_HIGH) RD_CPU D_CPU<2>;
IO_REQ_CPU_D_CPU<2>_delay: DELAY (ENABLE_HIGH) IO_REQ_CPU D_CPU<2>;
D_EX<3>_D_CPU<3>_delay: DELAY (ENABLE_HIGH) D_EX<3> D_CPU<3>;
PIO<3>_D_CPU<3>_delay: DELAY (ENABLE_HIGH) PIO<3> D_CPU<3>;
RD_CPU_D_CPU<3>_delay: DELAY (ENABLE_HIGH) RD_CPU D_CPU<3>;
A_CPU<7>_D_CPU<3>_delay: DELAY (ENABLE_HIGH) A_CPU<7> D_CPU<3>;
RESET_EX_D_CPU<3>_delay: DELAY (ENABLE_HIGH) RESET_EX D_CPU<3>;
IO_REQ_CPU_D_CPU<3>_delay: DELAY (ENABLE_HIGH) IO_REQ_CPU D_CPU<3>;
D_EX<4>_D_CPU<4>_delay: DELAY (ENABLE_HIGH) D_EX<4> D_CPU<4>;
PIO<4>_D_CPU<4>_delay: DELAY (ENABLE_HIGH) PIO<4> D_CPU<4>;
RESET_EX_D_CPU<4>_delay: DELAY (ENABLE_HIGH) RESET_EX D_CPU<4>;
RD_CPU_D_CPU<4>_delay: DELAY (ENABLE_HIGH) RD_CPU D_CPU<4>;
A_CPU<7>_D_CPU<4>_delay: DELAY (ENABLE_HIGH) A_CPU<7> D_CPU<4>;
IO_REQ_CPU_D_CPU<4>_delay: DELAY (ENABLE_HIGH) IO_REQ_CPU D_CPU<4>;
D_EX<5>_D_CPU<5>_delay: DELAY (ENABLE_HIGH) D_EX<5> D_CPU<5>;
RD_CPU_D_CPU<5>_delay: DELAY (ENABLE_HIGH) RD_CPU D_CPU<5>;
A_CPU<7>_D_CPU<5>_delay: DELAY (ENABLE_HIGH) A_CPU<7> D_CPU<5>;
PIO<5>_D_CPU<5>_delay: DELAY (ENABLE_HIGH) PIO<5> D_CPU<5>;
RESET_EX_D_CPU<5>_delay: DELAY (ENABLE_HIGH) RESET_EX D_CPU<5>;
IO_REQ_CPU_D_CPU<5>_delay: DELAY (ENABLE_HIGH) IO_REQ_CPU D_CPU<5>;
RESET_EX_D_CPU<6>_delay: DELAY (ENABLE_HIGH) RESET_EX D_CPU<6>;
PIO<6>_D_CPU<6>_delay: DELAY (ENABLE_HIGH) PIO<6> D_CPU<6>;
IO_REQ_CPU_D_CPU<6>_delay: DELAY (ENABLE_HIGH) IO_REQ_CPU D_CPU<6>;
D_EX<6>_D_CPU<6>_delay: DELAY (ENABLE_HIGH) D_EX<6> D_CPU<6>;
RD_CPU_D_CPU<6>_delay: DELAY (ENABLE_HIGH) RD_CPU D_CPU<6>;
A_CPU<7>_D_CPU<6>_delay: DELAY (ENABLE_HIGH) A_CPU<7> D_CPU<6>;
D_EX<7>_D_CPU<7>_delay: DELAY (ENABLE_HIGH) D_EX<7> D_CPU<7>;
RD_CPU_D_CPU<7>_delay: DELAY (ENABLE_HIGH) RD_CPU D_CPU<7>;
IO_REQ_CPU_D_CPU<7>_delay: DELAY (ENABLE_HIGH) IO_REQ_CPU D_CPU<7>;
A_CPU<7>_D_CPU<7>_delay: DELAY (ENABLE_HIGH) A_CPU<7> D_CPU<7>;
RESET_EX_D_CPU<7>_delay: DELAY (ENABLE_HIGH) RESET_EX D_CPU<7>;
PIO<7>_D_CPU<7>_delay: DELAY (ENABLE_HIGH) PIO<7> D_CPU<7>;
RD_CPU_D_EX<0>_delay: DELAY (ENABLE_HIGH) RD_CPU D_EX<0>;
D_CPU<0>_D_EX<0>_delay: DELAY (ENABLE_HIGH) D_CPU<0> D_EX<0>;
RESET_EX_D_EX<0>_delay: DELAY (ENABLE_HIGH) RESET_EX D_EX<0>;
WR_CPU_D_EX<0>_delay: DELAY (ENABLE_HIGH) WR_CPU D_EX<0>;
RESET_EX_D_EX<1>_delay: DELAY (ENABLE_HIGH) RESET_EX D_EX<1>;
RD_CPU_D_EX<1>_delay: DELAY (ENABLE_HIGH) RD_CPU D_EX<1>;
D_CPU<1>_D_EX<1>_delay: DELAY (ENABLE_HIGH) D_CPU<1> D_EX<1>;
WR_CPU_D_EX<1>_delay: DELAY (ENABLE_HIGH) WR_CPU D_EX<1>;
WR_CPU_D_EX<2>_delay: DELAY (ENABLE_HIGH) WR_CPU D_EX<2>;
RD_CPU_D_EX<2>_delay: DELAY (ENABLE_HIGH) RD_CPU D_EX<2>;
RESET_EX_D_EX<2>_delay: DELAY (ENABLE_HIGH) RESET_EX D_EX<2>;
D_CPU<2>_D_EX<2>_delay: DELAY (ENABLE_HIGH) D_CPU<2> D_EX<2>;
WR_CPU_D_EX<3>_delay: DELAY (ENABLE_HIGH) WR_CPU D_EX<3>;
D_CPU<3>_D_EX<3>_delay: DELAY (ENABLE_HIGH) D_CPU<3> D_EX<3>;
RESET_EX_D_EX<3>_delay: DELAY (ENABLE_HIGH) RESET_EX D_EX<3>;
RD_CPU_D_EX<3>_delay: DELAY (ENABLE_HIGH) RD_CPU D_EX<3>;
D_CPU<4>_D_EX<4>_delay: DELAY (ENABLE_HIGH) D_CPU<4> D_EX<4>;
WR_CPU_D_EX<4>_delay: DELAY (ENABLE_HIGH) WR_CPU D_EX<4>;
RD_CPU_D_EX<4>_delay: DELAY (ENABLE_HIGH) RD_CPU D_EX<4>;
RESET_EX_D_EX<4>_delay: DELAY (ENABLE_HIGH) RESET_EX D_EX<4>;
RESET_EX_D_EX<5>_delay: DELAY (ENABLE_HIGH) RESET_EX D_EX<5>;
WR_CPU_D_EX<5>_delay: DELAY (ENABLE_HIGH) WR_CPU D_EX<5>;
RD_CPU_D_EX<5>_delay: DELAY (ENABLE_HIGH) RD_CPU D_EX<5>;
D_CPU<5>_D_EX<5>_delay: DELAY (ENABLE_HIGH) D_CPU<5> D_EX<5>;
D_CPU<6>_D_EX<6>_delay: DELAY (ENABLE_HIGH) D_CPU<6> D_EX<6>;
RD_CPU_D_EX<6>_delay: DELAY (ENABLE_HIGH) RD_CPU D_EX<6>;
RESET_EX_D_EX<6>_delay: DELAY (ENABLE_HIGH) RESET_EX D_EX<6>;
WR_CPU_D_EX<6>_delay: DELAY (ENABLE_HIGH) WR_CPU D_EX<6>;
RD_CPU_D_EX<7>_delay: DELAY (ENABLE_HIGH) RD_CPU D_EX<7>;
D_CPU<7>_D_EX<7>_delay: DELAY (ENABLE_HIGH) D_CPU<7> D_EX<7>;
RESET_EX_D_EX<7>_delay: DELAY (ENABLE_HIGH) RESET_EX D_EX<7>;
WR_CPU_D_EX<7>_delay: DELAY (ENABLE_HIGH) WR_CPU D_EX<7>;
HALT_CPU_HALT_EX_delay: DELAY HALT_CPU HALT_EX;
RESET_EX_HALT_EX_delay: DELAY RESET_EX HALT_EX;
RESET_EX_IEI_EX_delay: DELAY (ENABLE_HIGH) RESET_EX IEI_EX;
IEI_CPU_IEI_EX_delay: DELAY (ENABLE_HIGH) IEI_CPU IEI_EX;
INT_EX_INT_CPU_delay: DELAY (ENABLE_HIGH) INT_EX INT_CPU;
RESET_EX_INT_CPU_delay: DELAY (ENABLE_HIGH) RESET_EX INT_CPU;
IO_REQ_CPU_IO_REQ_EX_delay: DELAY IO_REQ_CPU IO_REQ_EX;
RESET_EX_IO_REQ_EX_delay: DELAY RESET_EX IO_REQ_EX;
M1_CPU_M1_EX_delay: DELAY M1_CPU M1_EX;
RESET_EX_M1_EX_delay: DELAY RESET_EX M1_EX;
RESET_EX_MEM_REQ_EX_delay: DELAY RESET_EX MEM_REQ_EX;
MEM_REQ_CPU_MEM_REQ_EX_delay: DELAY MEM_REQ_CPU MEM_REQ_EX;
NMI_EX_NMI_CPU_delay: DELAY (ENABLE_HIGH) NMI_EX NMI_CPU;
RESET_EX_NMI_CPU_delay: DELAY (ENABLE_HIGH) RESET_EX NMI_CPU;
RD_CPU_RD_EX_delay: DELAY RD_CPU RD_EX;
RESET_EX_RD_EX_delay: DELAY RESET_EX RD_EX;
RESET_EX_RESET_CPU_delay: DELAY RESET_EX RESET_CPU;
RESET_EX_RFSH_EX_delay: DELAY RESET_EX RFSH_EX;
RFSH_CPU_RFSH_EX_delay: DELAY RFSH_CPU RFSH_EX;
WAIT_EX_WAIT_CPU_delay: DELAY (ENABLE_HIGH) WAIT_EX WAIT_CPU;
RESET_EX_WAIT_CPU_delay: DELAY (ENABLE_HIGH) RESET_EX WAIT_CPU;
RESET_EX_WR_EX_delay: DELAY RESET_EX WR_EX;
WR_CPU_WR_EX_delay: DELAY WR_CPU WR_EX;
WAIT_CPU_DEBUG_9_delay: DELAY WAIT_CPU DEBUG_9;
HALT_CPU_DEBUG_8_delay: DELAY HALT_CPU DEBUG_8;
RD_CPU_DEBUG_7_delay: DELAY RD_CPU DEBUG_7;
WR_CPU_DEBUG_6_delay: DELAY WR_CPU DEBUG_6;
MEM_REQ_CPU_DEBUG_5_delay: DELAY MEM_REQ_CPU DEBUG_5;
IO_REQ_CPU_DEBUG_4_delay: DELAY IO_REQ_CPU DEBUG_4;
M1_CPU_DEBUG_3_delay: DELAY M1_CPU DEBUG_3;
BUS_REQ_CPU_DEBUG_11_delay: DELAY BUS_REQ_CPU DEBUG_11;
BUS_ACK_CPU_DEBUG_10_delay: DELAY BUS_ACK_CPU DEBUG_10;
NMI_CPU_DEBUG_1_delay: DELAY (ENABLE_HIGH) NMI_CPU DEBUG_1;
INT_CPU_DEBUG_2_delay: DELAY (ENABLE_HIGH) INT_CPU DEBUG_2;
IEI_CPU_DEBUG_0_delay: DELAY (ENABLE_HIGH) IEI_CPU DEBUG_0;
CLK_CPU_PIO<0>_delay: DELAY (ENABLE_HIGH) CLK_CPU PIO<0>;
CLK_CPU_PIO<1>_delay: DELAY (ENABLE_HIGH) CLK_CPU PIO<1>;
CLK_CPU_PIO<2>_delay: DELAY (ENABLE_HIGH) CLK_CPU PIO<2>;
CLK_CPU_PIO<3>_delay: DELAY (ENABLE_HIGH) CLK_CPU PIO<3>;
CLK_CPU_PIO<4>_delay: DELAY (ENABLE_HIGH) CLK_CPU PIO<4>;
CLK_CPU_PIO<5>_delay: DELAY (ENABLE_HIGH) CLK_CPU PIO<5>;
CLK_CPU_PIO<6>_delay: DELAY (ENABLE_HIGH) CLK_CPU PIO<6>;
CLK_CPU_PIO<7>_delay: DELAY (ENABLE_HIGH) CLK_CPU PIO<7>;
CLK_CPU_D_CPU<0>_delay: DELAY (ENABLE_HIGH) CLK_CPU D_CPU<0>;
CLK_CPU_D_CPU<1>_delay: DELAY (ENABLE_HIGH) CLK_CPU D_CPU<1>;
CLK_CPU_D_CPU<2>_delay: DELAY (ENABLE_HIGH) CLK_CPU D_CPU<2>;
CLK_CPU_D_CPU<3>_delay: DELAY (ENABLE_HIGH) CLK_CPU D_CPU<3>;
CLK_CPU_D_CPU<4>_delay: DELAY (ENABLE_HIGH) CLK_CPU D_CPU<4>;
CLK_CPU_D_CPU<5>_delay: DELAY (ENABLE_HIGH) CLK_CPU D_CPU<5>;
CLK_CPU_D_CPU<6>_delay: DELAY (ENABLE_HIGH) CLK_CPU D_CPU<6>;
CLK_CPU_D_CPU<7>_delay: DELAY (ENABLE_HIGH) CLK_CPU D_CPU<7>;
CLK_OSC_D_EX<0>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_EX<0>;
CLK_OSC_D_EX<1>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_EX<1>;
CLK_OSC_D_EX<2>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_EX<2>;
CLK_OSC_D_EX<3>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_EX<3>;
CLK_OSC_D_EX<4>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_EX<4>;
CLK_OSC_D_EX<5>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_EX<5>;
CLK_OSC_D_EX<6>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_EX<6>;
CLK_OSC_D_EX<7>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_EX<7>;
CLK_OSC_D_CPU<0>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_CPU<0>;
CLK_OSC_D_CPU<1>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_CPU<1>;
CLK_OSC_D_CPU<2>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_CPU<2>;
CLK_OSC_D_CPU<3>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_CPU<3>;
CLK_OSC_D_CPU<4>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_CPU<4>;
CLK_OSC_D_CPU<5>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_CPU<5>;
CLK_OSC_D_CPU<6>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_CPU<6>;
CLK_OSC_D_CPU<7>_delay: DELAY (ENABLE_HIGH) CLK_OSC D_CPU<7>;
CLK_OSC_INT_CPU_delay: DELAY (ENABLE_HIGH) CLK_OSC INT_CPU;
CLK_OSC_NMI_CPU_delay: DELAY (ENABLE_HIGH) CLK_OSC NMI_CPU;
CLK_OSC_BUS_REQ_CPU_delay: DELAY (ENABLE_HIGH) CLK_OSC BUS_REQ_CPU;
CLK_OSC_WAIT_CPU_delay: DELAY (ENABLE_HIGH) CLK_OSC WAIT_CPU;
CLK_OSC_SEG_OUT<1>_delay: DELAY CLK_OSC SEG_OUT<1>;
CLK_OSC_SEG_OUT<5>_delay: DELAY CLK_OSC SEG_OUT<5>;
CLK_OSC_RESET_CPU_delay: DELAY CLK_OSC RESET_CPU;
CLK_OSC_A_EX<0>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<0>;
CLK_OSC_A_EX<10>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<10>;
CLK_OSC_A_EX<11>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<11>;
CLK_OSC_A_EX<12>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<12>;
CLK_OSC_A_EX<13>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<13>;
CLK_OSC_A_EX<14>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<14>;
CLK_OSC_A_EX<15>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<15>;
CLK_OSC_A_EX<1>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<1>;
CLK_OSC_A_EX<2>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<2>;
CLK_OSC_A_EX<3>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<3>;
CLK_OSC_A_EX<4>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<4>;
CLK_OSC_A_EX<5>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<5>;
CLK_OSC_A_EX<6>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<6>;
CLK_OSC_A_EX<7>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<7>;
CLK_OSC_A_EX<8>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<8>;
CLK_OSC_A_EX<9>_delay: DELAY (ENABLE_HIGH) CLK_OSC A_EX<9>;
CLK_OSC_BUS_ACK_EX_delay: DELAY (ENABLE_HIGH) CLK_OSC BUS_ACK_EX;
CLK_OSC_IEI_EX_delay: DELAY (ENABLE_HIGH) CLK_OSC IEI_EX;
CLK_OSC_HALT_EX_delay: DELAY CLK_OSC HALT_EX;
CLK_OSC_IO_REQ_EX_delay: DELAY CLK_OSC IO_REQ_EX;
CLK_OSC_M1_EX_delay: DELAY CLK_OSC M1_EX;
CLK_OSC_MEM_REQ_EX_delay: DELAY CLK_OSC MEM_REQ_EX;
CLK_OSC_RD_EX_delay: DELAY CLK_OSC RD_EX;
CLK_OSC_RFSH_EX_delay: DELAY CLK_OSC RFSH_EX;
CLK_OSC_SEG_OUT<3>_delay: DELAY CLK_OSC SEG_OUT<3>;
CLK_OSC_SEG_OUT<4>_delay: DELAY CLK_OSC SEG_OUT<4>;
CLK_OSC_WR_EX_delay: DELAY CLK_OSC WR_EX;
CLK_OSC_AC_SEL<0>_delay: DELAY CLK_OSC AC_SEL<0>;
CLK_OSC_AC_SEL<1>_delay: DELAY CLK_OSC AC_SEL<1>;
CLK_OSC_AC_SEL<2>_delay: DELAY CLK_OSC AC_SEL<2>;
CLK_OSC_AC_SEL<3>_delay: DELAY CLK_OSC AC_SEL<3>;
CLK_OSC_AC_SEL<4>_delay: DELAY CLK_OSC AC_SEL<4>;
CLK_OSC_AC_SEL<5>_delay: DELAY CLK_OSC AC_SEL<5>;
CLK_OSC_SEG_OUT<0>_delay: DELAY CLK_OSC SEG_OUT<0>;
CLK_OSC_SEG_OUT<2>_delay: DELAY CLK_OSC SEG_OUT<2>;
CLK_OSC_SEG_OUT<6>_delay: DELAY CLK_OSC SEG_OUT<6>;

/* timing check arc definitions */
A_CPU<0>_CLK_CPU_setup: SETUP(POSEDGE) A_CPU<0> CLK_CPU;
A_CPU<1>_CLK_CPU_setup: SETUP(POSEDGE) A_CPU<1> CLK_CPU;
A_CPU<2>_CLK_CPU_setup: SETUP(POSEDGE) A_CPU<2> CLK_CPU;
A_CPU<3>_CLK_CPU_setup: SETUP(POSEDGE) A_CPU<3> CLK_CPU;
A_CPU<4>_CLK_CPU_setup: SETUP(POSEDGE) A_CPU<4> CLK_CPU;
A_CPU<5>_CLK_CPU_setup: SETUP(POSEDGE) A_CPU<5> CLK_CPU;
A_CPU<6>_CLK_CPU_setup: SETUP(POSEDGE) A_CPU<6> CLK_CPU;
A_CPU<7>_CLK_CPU_setup: SETUP(POSEDGE) A_CPU<7> CLK_CPU;
D_CPU<0>_CLK_CPU_setup: SETUP(POSEDGE) D_CPU<0> CLK_CPU;
D_CPU<1>_CLK_CPU_setup: SETUP(POSEDGE) D_CPU<1> CLK_CPU;
D_CPU<2>_CLK_CPU_setup: SETUP(POSEDGE) D_CPU<2> CLK_CPU;
D_CPU<3>_CLK_CPU_setup: SETUP(POSEDGE) D_CPU<3> CLK_CPU;
D_CPU<4>_CLK_CPU_setup: SETUP(POSEDGE) D_CPU<4> CLK_CPU;
D_CPU<5>_CLK_CPU_setup: SETUP(POSEDGE) D_CPU<5> CLK_CPU;
D_CPU<6>_CLK_CPU_setup: SETUP(POSEDGE) D_CPU<6> CLK_CPU;
D_CPU<7>_CLK_CPU_setup: SETUP(POSEDGE) D_CPU<7> CLK_CPU;
IO_REQ_CPU_CLK_CPU_setup: SETUP(POSEDGE) IO_REQ_CPU CLK_CPU;
RD_CPU_CLK_CPU_setup: SETUP(POSEDGE) RD_CPU CLK_CPU;
RESET_EX_CLK_CPU_setup: SETUP(POSEDGE) RESET_EX CLK_CPU;
WR_CPU_CLK_CPU_setup: SETUP(POSEDGE) WR_CPU CLK_CPU;
A_CPU<0>_CLK_CPU_hold: HOLD(POSEDGE) A_CPU<0> CLK_CPU;
A_CPU<1>_CLK_CPU_hold: HOLD(POSEDGE) A_CPU<1> CLK_CPU;
A_CPU<2>_CLK_CPU_hold: HOLD(POSEDGE) A_CPU<2> CLK_CPU;
A_CPU<3>_CLK_CPU_hold: HOLD(POSEDGE) A_CPU<3> CLK_CPU;
A_CPU<4>_CLK_CPU_hold: HOLD(POSEDGE) A_CPU<4> CLK_CPU;
A_CPU<5>_CLK_CPU_hold: HOLD(POSEDGE) A_CPU<5> CLK_CPU;
A_CPU<6>_CLK_CPU_hold: HOLD(POSEDGE) A_CPU<6> CLK_CPU;
A_CPU<7>_CLK_CPU_hold: HOLD(POSEDGE) A_CPU<7> CLK_CPU;
D_CPU<0>_CLK_CPU_hold: HOLD(POSEDGE) D_CPU<0> CLK_CPU;
D_CPU<1>_CLK_CPU_hold: HOLD(POSEDGE) D_CPU<1> CLK_CPU;
D_CPU<2>_CLK_CPU_hold: HOLD(POSEDGE) D_CPU<2> CLK_CPU;
D_CPU<3>_CLK_CPU_hold: HOLD(POSEDGE) D_CPU<3> CLK_CPU;
D_CPU<4>_CLK_CPU_hold: HOLD(POSEDGE) D_CPU<4> CLK_CPU;
D_CPU<5>_CLK_CPU_hold: HOLD(POSEDGE) D_CPU<5> CLK_CPU;
D_CPU<6>_CLK_CPU_hold: HOLD(POSEDGE) D_CPU<6> CLK_CPU;
D_CPU<7>_CLK_CPU_hold: HOLD(POSEDGE) D_CPU<7> CLK_CPU;
IO_REQ_CPU_CLK_CPU_hold: HOLD(POSEDGE) IO_REQ_CPU CLK_CPU;
RD_CPU_CLK_CPU_hold: HOLD(POSEDGE) RD_CPU CLK_CPU;
RESET_EX_CLK_CPU_hold: HOLD(POSEDGE) RESET_EX CLK_CPU;
WR_CPU_CLK_CPU_hold: HOLD(POSEDGE) WR_CPU CLK_CPU;

ENDMODEL
