**Execution of the Task 4**

**Use the following instructions to get the gtkwave window**

we have saved the files in presynthsimulation folder

iverilog chaithra.v chaithra_tb.v - to simulate the verilog code and to check the errors

./a.out - to get the output and make vcd file to be ready open

  ![t41](https://github.com/ChaithraDgitub/chaithrad/assets/160298555/c955317b-f6f9-49ae-8b76-f6f5d50e0e6d)

  ![t42](https://github.com/ChaithraDgitub/chaithrad/assets/160298555/da34bed5-3422-49fb-9cb7-5a7a779bdd87)

  **after running the command
   gtkwave chaithra.vcd**

   ![t43](https://github.com/ChaithraDgitub/chaithrad/assets/160298555/ba644597-9c50-4295-98be-41cfedc95ad6)

   **Lets move on to the execution Stage with Waveforms obtained for running the gtkwave chaithra.vcd**

   1. When instantiated module is selected we get all the registers and wires as shown in the below figure
      
  ![t44](https://github.com/ChaithraDgitub/chaithrad/assets/160298555/82daac58-59c3-41e7-8c73-a4f8a5e3528c)

  2. Upon adding few signals the waves can be see as shown in the below figure

![t45](https://github.com/ChaithraDgitub/chaithrad/assets/160298555/e1327d4f-844c-4f54-b1aa-465fdde8c3fa)

**Output showing the ADD Operation**
![t46](https://github.com/ChaithraDgitub/chaithrad/assets/160298555/1cd147f0-03f0-4b66-9acc-a25cf699a783)

**Output showing the AND Operation**
![and](https://github.com/ChaithraDgitub/chaithrad/assets/160298555/0a4c1990-b390-4aa5-9e61-f1782d51f8dc)

**Output showing the SUB Operation**
![t48](https://github.com/ChaithraDgitub/chaithrad/assets/160298555/c025dec8-08dc-4a87-a5b4-ca1bf05d26ee)

**Output showing the OR Operation**
![t49](https://github.com/ChaithraDgitub/chaithrad/assets/160298555/57045017-1c2c-4426-8b21-7a4fc0614a2e)

![t410](https://github.com/ChaithraDgitub/chaithrad/assets/160298555/62216fd6-b804-44e7-ad6b-f97818029588)


