Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,1.58871377732588,catapult,CLB,104,catapult_fpga_area
Throughput,1.58871377732588,catapult,LUT,638,catapult_fpga_area
Throughput,1.58871377732588,catapult,FF,252,catapult_fpga_area
Throughput,1.58871377732588,catapult,DSP,1,catapult_fpga_area
Throughput,1.58871377732588,catapult,BRAM,0,catapult_fpga_area
Throughput,2.51421790223715,catapult,CLB,87,catapult_fpga_area
Throughput,2.51421790223715,catapult,LUT,531,catapult_fpga_area
Throughput,2.51421790223715,catapult,FF,269,catapult_fpga_area
Throughput,2.51421790223715,catapult,DSP,1,catapult_fpga_area
Throughput,2.51421790223715,catapult,BRAM,0,catapult_fpga_area
Throughput,2.45044585862398,catapult,CLB,98,catapult_fpga_area
Throughput,2.45044585862398,catapult,LUT,608,catapult_fpga_area
Throughput,2.45044585862398,catapult,FF,239,catapult_fpga_area
Throughput,2.45044585862398,catapult,DSP,1,catapult_fpga_area
Throughput,2.45044585862398,catapult,BRAM,0,catapult_fpga_area
Throughput,2.35057401017328,catapult,CLB,107,catapult_fpga_area
Throughput,2.35057401017328,catapult,LUT,628,catapult_fpga_area
Throughput,2.35057401017328,catapult,FF,242,catapult_fpga_area
Throughput,2.35057401017328,catapult,DSP,1,catapult_fpga_area
Throughput,2.35057401017328,catapult,BRAM,0,catapult_fpga_area
Throughput,2.36106880862829,catapult,CLB,99,catapult_fpga_area
Throughput,2.36106880862829,catapult,LUT,596,catapult_fpga_area
Throughput,2.36106880862829,catapult,FF,243,catapult_fpga_area
Throughput,2.36106880862829,catapult,DSP,1,catapult_fpga_area
Throughput,2.36106880862829,catapult,BRAM,0,catapult_fpga_area
Throughput,2.63016004523875,catapult,CLB,108,catapult_fpga_area
Throughput,2.63016004523875,catapult,LUT,599,catapult_fpga_area
Throughput,2.63016004523875,catapult,FF,244,catapult_fpga_area
Throughput,2.63016004523875,catapult,DSP,1,catapult_fpga_area
Throughput,2.63016004523875,catapult,BRAM,0,catapult_fpga_area
Throughput,1.85964860080039,catapult,CLB,139,catapult_fpga_area
Throughput,1.85964860080039,catapult,LUT,840,catapult_fpga_area
Throughput,1.85964860080039,catapult,FF,282,catapult_fpga_area
Throughput,1.85964860080039,catapult,DSP,1,catapult_fpga_area
Throughput,1.85964860080039,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94399354594143,catapult,CLB,144,catapult_fpga_area
Throughput,1.94399354594143,catapult,LUT,892,catapult_fpga_area
Throughput,1.94399354594143,catapult,FF,287,catapult_fpga_area
Throughput,1.94399354594143,catapult,DSP,1,catapult_fpga_area
Throughput,1.94399354594143,catapult,BRAM,0,catapult_fpga_area
Throughput,2.23697632384259,catapult,CLB,124,catapult_fpga_area
Throughput,2.23697632384259,catapult,LUT,815,catapult_fpga_area
Throughput,2.23697632384259,catapult,FF,267,catapult_fpga_area
Throughput,2.23697632384259,catapult,DSP,1,catapult_fpga_area
Throughput,2.23697632384259,catapult,BRAM,0,catapult_fpga_area
Throughput,2.57275758448936,catapult,CLB,119,catapult_fpga_area
Throughput,2.57275758448936,catapult,LUT,787,catapult_fpga_area
Throughput,2.57275758448936,catapult,FF,269,catapult_fpga_area
Throughput,2.57275758448936,catapult,DSP,1,catapult_fpga_area
Throughput,2.57275758448936,catapult,BRAM,0,catapult_fpga_area
Throughput,2.43378285302629,catapult,CLB,127,catapult_fpga_area
Throughput,2.43378285302629,catapult,LUT,794,catapult_fpga_area
Throughput,2.43378285302629,catapult,FF,270,catapult_fpga_area
Throughput,2.43378285302629,catapult,DSP,1,catapult_fpga_area
Throughput,2.43378285302629,catapult,BRAM,0,catapult_fpga_area
Throughput,2.42197604181299,catapult,CLB,131,catapult_fpga_area
Throughput,2.42197604181299,catapult,LUT,832,catapult_fpga_area
Throughput,2.42197604181299,catapult,FF,272,catapult_fpga_area
Throughput,2.42197604181299,catapult,DSP,1,catapult_fpga_area
Throughput,2.42197604181299,catapult,BRAM,0,catapult_fpga_area
Throughput,1.5400299997844,catapult,CLB,109,catapult_fpga_area
Throughput,1.5400299997844,catapult,LUT,696,catapult_fpga_area
Throughput,1.5400299997844,catapult,FF,296,catapult_fpga_area
Throughput,1.5400299997844,catapult,DSP,1,catapult_fpga_area
Throughput,1.5400299997844,catapult,BRAM,0,catapult_fpga_area
Throughput,2.47154632295696,catapult,CLB,114,catapult_fpga_area
Throughput,2.47154632295696,catapult,LUT,697,catapult_fpga_area
Throughput,2.47154632295696,catapult,FF,303,catapult_fpga_area
Throughput,2.47154632295696,catapult,DSP,1,catapult_fpga_area
Throughput,2.47154632295696,catapult,BRAM,0,catapult_fpga_area
Throughput,2.52332816892168,catapult,CLB,124,catapult_fpga_area
Throughput,2.52332816892168,catapult,LUT,756,catapult_fpga_area
Throughput,2.52332816892168,catapult,FF,288,catapult_fpga_area
Throughput,2.52332816892168,catapult,DSP,1,catapult_fpga_area
Throughput,2.52332816892168,catapult,BRAM,0,catapult_fpga_area
Throughput,2.57704062962257,catapult,CLB,135,catapult_fpga_area
Throughput,2.57704062962257,catapult,LUT,771,catapult_fpga_area
Throughput,2.57704062962257,catapult,FF,292,catapult_fpga_area
Throughput,2.57704062962257,catapult,DSP,1,catapult_fpga_area
Throughput,2.57704062962257,catapult,BRAM,0,catapult_fpga_area
Throughput,2.42269190142551,catapult,CLB,131,catapult_fpga_area
Throughput,2.42269190142551,catapult,LUT,777,catapult_fpga_area
Throughput,2.42269190142551,catapult,FF,293,catapult_fpga_area
Throughput,2.42269190142551,catapult,DSP,1,catapult_fpga_area
Throughput,2.42269190142551,catapult,BRAM,0,catapult_fpga_area
Throughput,2.71519258861031,catapult,CLB,126,catapult_fpga_area
Throughput,2.71519258861031,catapult,LUT,773,catapult_fpga_area
Throughput,2.71519258861031,catapult,FF,294,catapult_fpga_area
Throughput,2.71519258861031,catapult,DSP,1,catapult_fpga_area
Throughput,2.71519258861031,catapult,BRAM,0,catapult_fpga_area
Throughput,1.61877258187752,catapult,CLB,186,catapult_fpga_area
Throughput,1.61877258187752,catapult,LUT,1146,catapult_fpga_area
Throughput,1.61877258187752,catapult,FF,402,catapult_fpga_area
Throughput,1.61877258187752,catapult,DSP,1,catapult_fpga_area
Throughput,1.61877258187752,catapult,BRAM,0,catapult_fpga_area
Throughput,2.01347416913988,catapult,CLB,175,catapult_fpga_area
Throughput,2.01347416913988,catapult,LUT,1099,catapult_fpga_area
Throughput,2.01347416913988,catapult,FF,274,catapult_fpga_area
Throughput,2.01347416913988,catapult,DSP,1,catapult_fpga_area
Throughput,2.01347416913988,catapult,BRAM,0,catapult_fpga_area
Throughput,2.03493163647167,catapult,CLB,184,catapult_fpga_area
Throughput,2.03493163647167,catapult,LUT,1170,catapult_fpga_area
Throughput,2.03493163647167,catapult,FF,248,catapult_fpga_area
Throughput,2.03493163647167,catapult,DSP,1,catapult_fpga_area
Throughput,2.03493163647167,catapult,BRAM,0,catapult_fpga_area
Throughput,2.28353774802074,catapult,CLB,176,catapult_fpga_area
Throughput,2.28353774802074,catapult,LUT,1101,catapult_fpga_area
Throughput,2.28353774802074,catapult,FF,253,catapult_fpga_area
Throughput,2.28353774802074,catapult,DSP,1,catapult_fpga_area
Throughput,2.28353774802074,catapult,BRAM,0,catapult_fpga_area
Throughput,2.26625299995241,catapult,CLB,181,catapult_fpga_area
Throughput,2.26625299995241,catapult,LUT,1091,catapult_fpga_area
Throughput,2.26625299995241,catapult,FF,254,catapult_fpga_area
Throughput,2.26625299995241,catapult,DSP,1,catapult_fpga_area
Throughput,2.26625299995241,catapult,BRAM,0,catapult_fpga_area
Throughput,2.22215308857058,catapult,CLB,177,catapult_fpga_area
Throughput,2.22215308857058,catapult,LUT,1077,catapult_fpga_area
Throughput,2.22215308857058,catapult,FF,254,catapult_fpga_area
Throughput,2.22215308857058,catapult,DSP,1,catapult_fpga_area
Throughput,2.22215308857058,catapult,BRAM,0,catapult_fpga_area
Throughput,1.54834234468578,catapult,CLB,122,catapult_fpga_area
Throughput,1.54834234468578,catapult,LUT,751,catapult_fpga_area
Throughput,1.54834234468578,catapult,FF,328,catapult_fpga_area
Throughput,1.54834234468578,catapult,DSP,1,catapult_fpga_area
Throughput,1.54834234468578,catapult,BRAM,0,catapult_fpga_area
Throughput,2.28593373535288,catapult,CLB,138,catapult_fpga_area
Throughput,2.28593373535288,catapult,LUT,816,catapult_fpga_area
Throughput,2.28593373535288,catapult,FF,341,catapult_fpga_area
Throughput,2.28593373535288,catapult,DSP,1,catapult_fpga_area
Throughput,2.28593373535288,catapult,BRAM,0,catapult_fpga_area
Throughput,2.59104947868084,catapult,CLB,146,catapult_fpga_area
Throughput,2.59104947868084,catapult,LUT,882,catapult_fpga_area
Throughput,2.59104947868084,catapult,FF,326,catapult_fpga_area
Throughput,2.59104947868084,catapult,DSP,1,catapult_fpga_area
Throughput,2.59104947868084,catapult,BRAM,0,catapult_fpga_area
Throughput,2.45820438002856,catapult,CLB,144,catapult_fpga_area
Throughput,2.45820438002856,catapult,LUT,885,catapult_fpga_area
Throughput,2.45820438002856,catapult,FF,330,catapult_fpga_area
Throughput,2.45820438002856,catapult,DSP,1,catapult_fpga_area
Throughput,2.45820438002856,catapult,BRAM,0,catapult_fpga_area
Throughput,2.49813264584723,catapult,CLB,151,catapult_fpga_area
Throughput,2.49813264584723,catapult,LUT,924,catapult_fpga_area
Throughput,2.49813264584723,catapult,FF,331,catapult_fpga_area
Throughput,2.49813264584723,catapult,DSP,1,catapult_fpga_area
Throughput,2.49813264584723,catapult,BRAM,0,catapult_fpga_area
Throughput,2.54829009734468,catapult,CLB,143,catapult_fpga_area
Throughput,2.54829009734468,catapult,LUT,885,catapult_fpga_area
Throughput,2.54829009734468,catapult,FF,332,catapult_fpga_area
Throughput,2.54829009734468,catapult,DSP,1,catapult_fpga_area
Throughput,2.54829009734468,catapult,BRAM,0,catapult_fpga_area
Throughput,1.67800156725346,catapult,CLB,148,catapult_fpga_area
Throughput,1.67800156725346,catapult,LUT,899,catapult_fpga_area
Throughput,1.67800156725346,catapult,FF,253,catapult_fpga_area
Throughput,1.67800156725346,catapult,DSP,1,catapult_fpga_area
Throughput,1.67800156725346,catapult,BRAM,0,catapult_fpga_area
Throughput,2.02765724481934,catapult,CLB,173,catapult_fpga_area
Throughput,2.02765724481934,catapult,LUT,1031,catapult_fpga_area
Throughput,2.02765724481934,catapult,FF,357,catapult_fpga_area
Throughput,2.02765724481934,catapult,DSP,1,catapult_fpga_area
Throughput,2.02765724481934,catapult,BRAM,0,catapult_fpga_area
Throughput,2.16686601834035,catapult,CLB,172,catapult_fpga_area
Throughput,2.16686601834035,catapult,LUT,1036,catapult_fpga_area
Throughput,2.16686601834035,catapult,FF,355,catapult_fpga_area
Throughput,2.16686601834035,catapult,DSP,1,catapult_fpga_area
Throughput,2.16686601834035,catapult,BRAM,0,catapult_fpga_area
Throughput,2.27189596533995,catapult,CLB,170,catapult_fpga_area
Throughput,2.27189596533995,catapult,LUT,1038,catapult_fpga_area
Throughput,2.27189596533995,catapult,FF,359,catapult_fpga_area
Throughput,2.27189596533995,catapult,DSP,1,catapult_fpga_area
Throughput,2.27189596533995,catapult,BRAM,0,catapult_fpga_area
Throughput,2.45856095510176,catapult,CLB,178,catapult_fpga_area
Throughput,2.45856095510176,catapult,LUT,1041,catapult_fpga_area
Throughput,2.45856095510176,catapult,FF,360,catapult_fpga_area
Throughput,2.45856095510176,catapult,DSP,1,catapult_fpga_area
Throughput,2.45856095510176,catapult,BRAM,0,catapult_fpga_area
Throughput,2.52597970122712,catapult,CLB,174,catapult_fpga_area
Throughput,2.52597970122712,catapult,LUT,1071,catapult_fpga_area
Throughput,2.52597970122712,catapult,FF,361,catapult_fpga_area
Throughput,2.52597970122712,catapult,DSP,1,catapult_fpga_area
Throughput,2.52597970122712,catapult,BRAM,0,catapult_fpga_area
Throughput,1.59095573483859,catapult,CLB,110,catapult_fpga_area
Throughput,1.59095573483859,catapult,LUT,674,catapult_fpga_area
Throughput,1.59095573483859,catapult,FF,254,catapult_fpga_area
Throughput,1.59095573483859,catapult,DSP,1,catapult_fpga_area
Throughput,1.59095573483859,catapult,BRAM,0,catapult_fpga_area
Throughput,2.51142699281732,catapult,CLB,154,catapult_fpga_area
Throughput,2.51142699281732,catapult,LUT,885,catapult_fpga_area
Throughput,2.51142699281732,catapult,FF,261,catapult_fpga_area
Throughput,2.51142699281732,catapult,DSP,1,catapult_fpga_area
Throughput,2.51142699281732,catapult,BRAM,0,catapult_fpga_area
Throughput,2.3136740449732,catapult,CLB,166,catapult_fpga_area
Throughput,2.3136740449732,catapult,LUT,993,catapult_fpga_area
Throughput,2.3136740449732,catapult,FF,246,catapult_fpga_area
Throughput,2.3136740449732,catapult,DSP,1,catapult_fpga_area
Throughput,2.3136740449732,catapult,BRAM,0,catapult_fpga_area
Throughput,2.58729534493822,catapult,CLB,168,catapult_fpga_area
Throughput,2.58729534493822,catapult,LUT,991,catapult_fpga_area
Throughput,2.58729534493822,catapult,FF,250,catapult_fpga_area
Throughput,2.58729534493822,catapult,DSP,1,catapult_fpga_area
Throughput,2.58729534493822,catapult,BRAM,0,catapult_fpga_area
Throughput,2.4103936172777,catapult,CLB,160,catapult_fpga_area
Throughput,2.4103936172777,catapult,LUT,976,catapult_fpga_area
Throughput,2.4103936172777,catapult,FF,251,catapult_fpga_area
Throughput,2.4103936172777,catapult,DSP,1,catapult_fpga_area
Throughput,2.4103936172777,catapult,BRAM,0,catapult_fpga_area
Throughput,2.80343701377889,catapult,CLB,168,catapult_fpga_area
Throughput,2.80343701377889,catapult,LUT,995,catapult_fpga_area
Throughput,2.80343701377889,catapult,FF,252,catapult_fpga_area
Throughput,2.80343701377889,catapult,DSP,1,catapult_fpga_area
Throughput,2.80343701377889,catapult,BRAM,0,catapult_fpga_area
Throughput,1.77212587764534,catapult,CLB,232,catapult_fpga_area
Throughput,1.77212587764534,catapult,LUT,1443,catapult_fpga_area
Throughput,1.77212587764534,catapult,FF,463,catapult_fpga_area
Throughput,1.77212587764534,catapult,DSP,1,catapult_fpga_area
Throughput,1.77212587764534,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94232461294326,catapult,CLB,248,catapult_fpga_area
Throughput,1.94232461294326,catapult,LUT,1512,catapult_fpga_area
Throughput,1.94232461294326,catapult,FF,305,catapult_fpga_area
Throughput,1.94232461294326,catapult,DSP,1,catapult_fpga_area
Throughput,1.94232461294326,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94978142950175,catapult,CLB,244,catapult_fpga_area
Throughput,1.94978142950175,catapult,LUT,1505,catapult_fpga_area
Throughput,1.94978142950175,catapult,FF,251,catapult_fpga_area
Throughput,1.94978142950175,catapult,DSP,1,catapult_fpga_area
Throughput,1.94978142950175,catapult,BRAM,0,catapult_fpga_area
Throughput,2.25538133987695,catapult,CLB,238,catapult_fpga_area
Throughput,2.25538133987695,catapult,LUT,1488,catapult_fpga_area
Throughput,2.25538133987695,catapult,FF,257,catapult_fpga_area
Throughput,2.25538133987695,catapult,DSP,1,catapult_fpga_area
Throughput,2.25538133987695,catapult,BRAM,0,catapult_fpga_area
Throughput,2.20815870478243,catapult,CLB,238,catapult_fpga_area
Throughput,2.20815870478243,catapult,LUT,1483,catapult_fpga_area
Throughput,2.20815870478243,catapult,FF,258,catapult_fpga_area
Throughput,2.20815870478243,catapult,DSP,1,catapult_fpga_area
Throughput,2.20815870478243,catapult,BRAM,0,catapult_fpga_area
Throughput,2.13874006822581,catapult,CLB,239,catapult_fpga_area
Throughput,2.13874006822581,catapult,LUT,1464,catapult_fpga_area
Throughput,2.13874006822581,catapult,FF,257,catapult_fpga_area
Throughput,2.13874006822581,catapult,DSP,1,catapult_fpga_area
Throughput,2.13874006822581,catapult,BRAM,0,catapult_fpga_area
Throughput,1.57708806459753,catapult,CLB,145,catapult_fpga_area
Throughput,1.57708806459753,catapult,LUT,912,catapult_fpga_area
Throughput,1.57708806459753,catapult,FF,253,catapult_fpga_area
Throughput,1.57708806459753,catapult,DSP,1,catapult_fpga_area
Throughput,1.57708806459753,catapult,BRAM,0,catapult_fpga_area
Throughput,1.835532607319,catapult,CLB,154,catapult_fpga_area
Throughput,1.835532607319,catapult,LUT,931,catapult_fpga_area
Throughput,1.835532607319,catapult,FF,273,catapult_fpga_area
Throughput,1.835532607319,catapult,DSP,1,catapult_fpga_area
Throughput,1.835532607319,catapult,BRAM,0,catapult_fpga_area
Throughput,2.02918372026485,catapult,CLB,128,catapult_fpga_area
Throughput,2.02918372026485,catapult,LUT,807,catapult_fpga_area
Throughput,2.02918372026485,catapult,FF,240,catapult_fpga_area
Throughput,2.02918372026485,catapult,DSP,1,catapult_fpga_area
Throughput,2.02918372026485,catapult,BRAM,0,catapult_fpga_area
Throughput,2.75542060117767,catapult,CLB,130,catapult_fpga_area
Throughput,2.75542060117767,catapult,LUT,769,catapult_fpga_area
Throughput,2.75542060117767,catapult,FF,242,catapult_fpga_area
Throughput,2.75542060117767,catapult,DSP,1,catapult_fpga_area
Throughput,2.75542060117767,catapult,BRAM,0,catapult_fpga_area
Throughput,2.12547079178038,catapult,CLB,141,catapult_fpga_area
Throughput,2.12547079178038,catapult,LUT,854,catapult_fpga_area
Throughput,2.12547079178038,catapult,FF,244,catapult_fpga_area
Throughput,2.12547079178038,catapult,DSP,1,catapult_fpga_area
Throughput,2.12547079178038,catapult,BRAM,0,catapult_fpga_area
Throughput,2.36930330636276,catapult,CLB,119,catapult_fpga_area
Throughput,2.36930330636276,catapult,LUT,679,catapult_fpga_area
Throughput,2.36930330636276,catapult,FF,243,catapult_fpga_area
Throughput,2.36930330636276,catapult,DSP,1,catapult_fpga_area
Throughput,2.36930330636276,catapult,BRAM,0,catapult_fpga_area
Throughput,2.00244298043613,catapult,CLB,182,catapult_fpga_area
Throughput,2.00244298043613,catapult,LUT,1140,catapult_fpga_area
Throughput,2.00244298043613,catapult,FF,351,catapult_fpga_area
Throughput,2.00244298043613,catapult,DSP,1,catapult_fpga_area
Throughput,2.00244298043613,catapult,BRAM,0,catapult_fpga_area
Throughput,1.68944888487926,catapult,CLB,164,catapult_fpga_area
Throughput,1.68944888487926,catapult,LUT,1044,catapult_fpga_area
Throughput,1.68944888487926,catapult,FF,288,catapult_fpga_area
Throughput,1.68944888487926,catapult,DSP,1,catapult_fpga_area
Throughput,1.68944888487926,catapult,BRAM,0,catapult_fpga_area
Throughput,2.08632808343643,catapult,CLB,140,catapult_fpga_area
Throughput,2.08632808343643,catapult,LUT,876,catapult_fpga_area
Throughput,2.08632808343643,catapult,FF,249,catapult_fpga_area
Throughput,2.08632808343643,catapult,DSP,1,catapult_fpga_area
Throughput,2.08632808343643,catapult,BRAM,0,catapult_fpga_area
Throughput,2.25120270504517,catapult,CLB,144,catapult_fpga_area
Throughput,2.25120270504517,catapult,LUT,876,catapult_fpga_area
Throughput,2.25120270504517,catapult,FF,252,catapult_fpga_area
Throughput,2.25120270504517,catapult,DSP,1,catapult_fpga_area
Throughput,2.25120270504517,catapult,BRAM,0,catapult_fpga_area
Throughput,2.26007087582267,catapult,CLB,151,catapult_fpga_area
Throughput,2.26007087582267,catapult,LUT,893,catapult_fpga_area
Throughput,2.26007087582267,catapult,FF,253,catapult_fpga_area
Throughput,2.26007087582267,catapult,DSP,1,catapult_fpga_area
Throughput,2.26007087582267,catapult,BRAM,0,catapult_fpga_area
Throughput,2.54212297774117,catapult,CLB,148,catapult_fpga_area
Throughput,2.54212297774117,catapult,LUT,889,catapult_fpga_area
Throughput,2.54212297774117,catapult,FF,254,catapult_fpga_area
Throughput,2.54212297774117,catapult,DSP,1,catapult_fpga_area
Throughput,2.54212297774117,catapult,BRAM,0,catapult_fpga_area
Throughput,1.63103401032118,catapult,CLB,155,catapult_fpga_area
Throughput,1.63103401032118,catapult,LUT,927,catapult_fpga_area
Throughput,1.63103401032118,catapult,FF,362,catapult_fpga_area
Throughput,1.63103401032118,catapult,DSP,1,catapult_fpga_area
Throughput,1.63103401032118,catapult,BRAM,0,catapult_fpga_area
Throughput,1.82033312096114,catapult,CLB,156,catapult_fpga_area
Throughput,1.82033312096114,catapult,LUT,1024,catapult_fpga_area
Throughput,1.82033312096114,catapult,FF,306,catapult_fpga_area
Throughput,1.82033312096114,catapult,DSP,1,catapult_fpga_area
Throughput,1.82033312096114,catapult,BRAM,0,catapult_fpga_area
Throughput,2.24379254791619,catapult,CLB,138,catapult_fpga_area
Throughput,2.24379254791619,catapult,LUT,865,catapult_fpga_area
Throughput,2.24379254791619,catapult,FF,275,catapult_fpga_area
Throughput,2.24379254791619,catapult,DSP,1,catapult_fpga_area
Throughput,2.24379254791619,catapult,BRAM,0,catapult_fpga_area
Throughput,2.77536475231257,catapult,CLB,137,catapult_fpga_area
Throughput,2.77536475231257,catapult,LUT,847,catapult_fpga_area
Throughput,2.77536475231257,catapult,FF,274,catapult_fpga_area
Throughput,2.77536475231257,catapult,DSP,1,catapult_fpga_area
Throughput,2.77536475231257,catapult,BRAM,0,catapult_fpga_area
Throughput,2.15762298990448,catapult,CLB,152,catapult_fpga_area
Throughput,2.15762298990448,catapult,LUT,941,catapult_fpga_area
Throughput,2.15762298990448,catapult,FF,279,catapult_fpga_area
Throughput,2.15762298990448,catapult,DSP,1,catapult_fpga_area
Throughput,2.15762298990448,catapult,BRAM,0,catapult_fpga_area
Throughput,2.39648387885295,catapult,CLB,137,catapult_fpga_area
Throughput,2.39648387885295,catapult,LUT,831,catapult_fpga_area
Throughput,2.39648387885295,catapult,FF,274,catapult_fpga_area
Throughput,2.39648387885295,catapult,DSP,1,catapult_fpga_area
Throughput,2.39648387885295,catapult,BRAM,0,catapult_fpga_area
Throughput,1.76208659245933,catapult,CLB,231,catapult_fpga_area
Throughput,1.76208659245933,catapult,LUT,1471,catapult_fpga_area
Throughput,1.76208659245933,catapult,FF,378,catapult_fpga_area
Throughput,1.76208659245933,catapult,DSP,1,catapult_fpga_area
Throughput,1.76208659245933,catapult,BRAM,0,catapult_fpga_area
Throughput,1.64514271613062,catapult,CLB,242,catapult_fpga_area
Throughput,1.64514271613062,catapult,LUT,1482,catapult_fpga_area
Throughput,1.64514271613062,catapult,FF,261,catapult_fpga_area
Throughput,1.64514271613062,catapult,DSP,1,catapult_fpga_area
Throughput,1.64514271613062,catapult,BRAM,0,catapult_fpga_area
Throughput,2.04884864950141,catapult,CLB,229,catapult_fpga_area
Throughput,2.04884864950141,catapult,LUT,1408,catapult_fpga_area
Throughput,2.04884864950141,catapult,FF,224,catapult_fpga_area
Throughput,2.04884864950141,catapult,DSP,1,catapult_fpga_area
Throughput,2.04884864950141,catapult,BRAM,0,catapult_fpga_area
Throughput,1.95344930310696,catapult,CLB,223,catapult_fpga_area
Throughput,1.95344930310696,catapult,LUT,1386,catapult_fpga_area
Throughput,1.95344930310696,catapult,FF,223,catapult_fpga_area
Throughput,1.95344930310696,catapult,DSP,1,catapult_fpga_area
Throughput,1.95344930310696,catapult,BRAM,0,catapult_fpga_area
Throughput,2.11916038865402,catapult,CLB,218,catapult_fpga_area
Throughput,2.11916038865402,catapult,LUT,1367,catapult_fpga_area
Throughput,2.11916038865402,catapult,FF,228,catapult_fpga_area
Throughput,2.11916038865402,catapult,DSP,1,catapult_fpga_area
Throughput,2.11916038865402,catapult,BRAM,0,catapult_fpga_area
Throughput,2.0566652407121,catapult,CLB,218,catapult_fpga_area
Throughput,2.0566652407121,catapult,LUT,1349,catapult_fpga_area
Throughput,2.0566652407121,catapult,FF,223,catapult_fpga_area
Throughput,2.0566652407121,catapult,DSP,1,catapult_fpga_area
Throughput,2.0566652407121,catapult,BRAM,0,catapult_fpga_area
Throughput,1.63413111614424,catapult,CLB,164,catapult_fpga_area
Throughput,1.63413111614424,catapult,LUT,962,catapult_fpga_area
Throughput,1.63413111614424,catapult,FF,394,catapult_fpga_area
Throughput,1.63413111614424,catapult,DSP,1,catapult_fpga_area
Throughput,1.63413111614424,catapult,BRAM,0,catapult_fpga_area
Throughput,1.64086677146336,catapult,CLB,197,catapult_fpga_area
Throughput,1.64086677146336,catapult,LUT,1235,catapult_fpga_area
Throughput,1.64086677146336,catapult,FF,344,catapult_fpga_area
Throughput,1.64086677146336,catapult,DSP,1,catapult_fpga_area
Throughput,1.64086677146336,catapult,BRAM,0,catapult_fpga_area
Throughput,2.09653275413122,catapult,CLB,190,catapult_fpga_area
Throughput,2.09653275413122,catapult,LUT,1061,catapult_fpga_area
Throughput,2.09653275413122,catapult,FF,313,catapult_fpga_area
Throughput,2.09653275413122,catapult,DSP,1,catapult_fpga_area
Throughput,2.09653275413122,catapult,BRAM,0,catapult_fpga_area
Throughput,2.34893417111985,catapult,CLB,176,catapult_fpga_area
Throughput,2.34893417111985,catapult,LUT,1035,catapult_fpga_area
Throughput,2.34893417111985,catapult,FF,312,catapult_fpga_area
Throughput,2.34893417111985,catapult,DSP,1,catapult_fpga_area
Throughput,2.34893417111985,catapult,BRAM,0,catapult_fpga_area
Throughput,2.09642287365069,catapult,CLB,181,catapult_fpga_area
Throughput,2.09642287365069,catapult,LUT,1091,catapult_fpga_area
Throughput,2.09642287365069,catapult,FF,317,catapult_fpga_area
Throughput,2.09642287365069,catapult,DSP,1,catapult_fpga_area
Throughput,2.09642287365069,catapult,BRAM,0,catapult_fpga_area
Throughput,2.23124637422464,catapult,CLB,177,catapult_fpga_area
Throughput,2.23124637422464,catapult,LUT,1037,catapult_fpga_area
Throughput,2.23124637422464,catapult,FF,312,catapult_fpga_area
Throughput,2.23124637422464,catapult,DSP,1,catapult_fpga_area
Throughput,2.23124637422464,catapult,BRAM,0,catapult_fpga_area
Throughput,1.84265223992806,catapult,CLB,197,catapult_fpga_area
Throughput,1.84265223992806,catapult,LUT,1173,catapult_fpga_area
Throughput,1.84265223992806,catapult,FF,325,catapult_fpga_area
Throughput,1.84265223992806,catapult,DSP,1,catapult_fpga_area
Throughput,1.84265223992806,catapult,BRAM,0,catapult_fpga_area
Throughput,1.60526269321343,catapult,CLB,231,catapult_fpga_area
Throughput,1.60526269321343,catapult,LUT,1408,catapult_fpga_area
Throughput,1.60526269321343,catapult,FF,362,catapult_fpga_area
Throughput,1.60526269321343,catapult,DSP,1,catapult_fpga_area
Throughput,1.60526269321343,catapult,BRAM,0,catapult_fpga_area
Throughput,1.97615180007668,catapult,CLB,200,catapult_fpga_area
Throughput,1.97615180007668,catapult,LUT,1188,catapult_fpga_area
Throughput,1.97615180007668,catapult,FF,323,catapult_fpga_area
Throughput,1.97615180007668,catapult,DSP,1,catapult_fpga_area
Throughput,1.97615180007668,catapult,BRAM,0,catapult_fpga_area
Throughput,2.11476401348373,catapult,CLB,201,catapult_fpga_area
Throughput,2.11476401348373,catapult,LUT,1190,catapult_fpga_area
Throughput,2.11476401348373,catapult,FF,326,catapult_fpga_area
Throughput,2.11476401348373,catapult,DSP,1,catapult_fpga_area
Throughput,2.11476401348373,catapult,BRAM,0,catapult_fpga_area
Throughput,2.17740636063946,catapult,CLB,204,catapult_fpga_area
Throughput,2.17740636063946,catapult,LUT,1205,catapult_fpga_area
Throughput,2.17740636063946,catapult,FF,327,catapult_fpga_area
Throughput,2.17740636063946,catapult,DSP,1,catapult_fpga_area
Throughput,2.17740636063946,catapult,BRAM,0,catapult_fpga_area
Throughput,2.22292367813843,catapult,CLB,189,catapult_fpga_area
Throughput,2.22292367813843,catapult,LUT,1195,catapult_fpga_area
Throughput,2.22292367813843,catapult,FF,328,catapult_fpga_area
Throughput,2.22292367813843,catapult,DSP,1,catapult_fpga_area
Throughput,2.22292367813843,catapult,BRAM,0,catapult_fpga_area
Throughput,1.66279512534981,catapult,CLB,151,catapult_fpga_area
Throughput,1.66279512534981,catapult,LUT,872,catapult_fpga_area
Throughput,1.66279512534981,catapult,FF,320,catapult_fpga_area
Throughput,1.66279512534981,catapult,DSP,1,catapult_fpga_area
Throughput,1.66279512534981,catapult,BRAM,0,catapult_fpga_area
Throughput,1.65696513579658,catapult,CLB,217,catapult_fpga_area
Throughput,1.65696513579658,catapult,LUT,1264,catapult_fpga_area
Throughput,1.65696513579658,catapult,FF,264,catapult_fpga_area
Throughput,1.65696513579658,catapult,DSP,1,catapult_fpga_area
Throughput,1.65696513579658,catapult,BRAM,0,catapult_fpga_area
Throughput,2.16144246024027,catapult,CLB,188,catapult_fpga_area
Throughput,2.16144246024027,catapult,LUT,1087,catapult_fpga_area
Throughput,2.16144246024027,catapult,FF,233,catapult_fpga_area
Throughput,2.16144246024027,catapult,DSP,1,catapult_fpga_area
Throughput,2.16144246024027,catapult,BRAM,0,catapult_fpga_area
Throughput,2.61089788778361,catapult,CLB,173,catapult_fpga_area
Throughput,2.61089788778361,catapult,LUT,1066,catapult_fpga_area
Throughput,2.61089788778361,catapult,FF,232,catapult_fpga_area
Throughput,2.61089788778361,catapult,DSP,1,catapult_fpga_area
Throughput,2.61089788778361,catapult,BRAM,0,catapult_fpga_area
Throughput,2.17361535267996,catapult,CLB,199,catapult_fpga_area
Throughput,2.17361535267996,catapult,LUT,1158,catapult_fpga_area
Throughput,2.17361535267996,catapult,FF,237,catapult_fpga_area
Throughput,2.17361535267996,catapult,DSP,1,catapult_fpga_area
Throughput,2.17361535267996,catapult,BRAM,0,catapult_fpga_area
Throughput,2.31267879897965,catapult,CLB,195,catapult_fpga_area
Throughput,2.31267879897965,catapult,LUT,1107,catapult_fpga_area
Throughput,2.31267879897965,catapult,FF,232,catapult_fpga_area
Throughput,2.31267879897965,catapult,DSP,1,catapult_fpga_area
Throughput,2.31267879897965,catapult,BRAM,0,catapult_fpga_area
Throughput,1.74444568493915,catapult,CLB,280,catapult_fpga_area
Throughput,1.74444568493915,catapult,LUT,1670,catapult_fpga_area
Throughput,1.74444568493915,catapult,FF,437,catapult_fpga_area
Throughput,1.74444568493915,catapult,DSP,1,catapult_fpga_area
Throughput,1.74444568493915,catapult,BRAM,0,catapult_fpga_area
Throughput,1.79761384737899,catapult,CLB,308,catapult_fpga_area
Throughput,1.79761384737899,catapult,LUT,1949,catapult_fpga_area
Throughput,1.79761384737899,catapult,FF,269,catapult_fpga_area
Throughput,1.79761384737899,catapult,DSP,1,catapult_fpga_area
Throughput,1.79761384737899,catapult,BRAM,0,catapult_fpga_area
Throughput,2.013020214749,catapult,CLB,297,catapult_fpga_area
Throughput,2.013020214749,catapult,LUT,1829,catapult_fpga_area
Throughput,2.013020214749,catapult,FF,224,catapult_fpga_area
Throughput,2.013020214749,catapult,DSP,1,catapult_fpga_area
Throughput,2.013020214749,catapult,BRAM,0,catapult_fpga_area
Throughput,2.15389121987783,catapult,CLB,279,catapult_fpga_area
Throughput,2.15389121987783,catapult,LUT,1748,catapult_fpga_area
Throughput,2.15389121987783,catapult,FF,223,catapult_fpga_area
Throughput,2.15389121987783,catapult,DSP,1,catapult_fpga_area
Throughput,2.15389121987783,catapult,BRAM,0,catapult_fpga_area
Throughput,2.12300702715326,catapult,CLB,276,catapult_fpga_area
Throughput,2.12300702715326,catapult,LUT,1695,catapult_fpga_area
Throughput,2.12300702715326,catapult,FF,220,catapult_fpga_area
Throughput,2.12300702715326,catapult,DSP,1,catapult_fpga_area
Throughput,2.12300702715326,catapult,BRAM,0,catapult_fpga_area
Throughput,2.17815571199554,catapult,CLB,287,catapult_fpga_area
Throughput,2.17815571199554,catapult,LUT,1776,catapult_fpga_area
Throughput,2.17815571199554,catapult,FF,223,catapult_fpga_area
Throughput,2.17815571199554,catapult,DSP,1,catapult_fpga_area
Throughput,2.17815571199554,catapult,BRAM,0,catapult_fpga_area
Throughput,1.58476345028359,catapult,CLB,148,catapult_fpga_area
Throughput,1.58476345028359,catapult,LUT,1010,catapult_fpga_area
Throughput,1.58476345028359,catapult,FF,255,catapult_fpga_area
Throughput,1.58476345028359,catapult,DSP,1,catapult_fpga_area
Throughput,1.58476345028359,catapult,BRAM,0,catapult_fpga_area
Throughput,1.83829949943105,catapult,CLB,153,catapult_fpga_area
Throughput,1.83829949943105,catapult,LUT,975,catapult_fpga_area
Throughput,1.83829949943105,catapult,FF,311,catapult_fpga_area
Throughput,1.83829949943105,catapult,DSP,1,catapult_fpga_area
Throughput,1.83829949943105,catapult,BRAM,0,catapult_fpga_area
Throughput,2.03013120737993,catapult,CLB,151,catapult_fpga_area
Throughput,2.03013120737993,catapult,LUT,964,catapult_fpga_area
Throughput,2.03013120737993,catapult,FF,239,catapult_fpga_area
Throughput,2.03013120737993,catapult,DSP,1,catapult_fpga_area
Throughput,2.03013120737993,catapult,BRAM,0,catapult_fpga_area
Throughput,2.18409758548012,catapult,CLB,159,catapult_fpga_area
Throughput,2.18409758548012,catapult,LUT,935,catapult_fpga_area
Throughput,2.18409758548012,catapult,FF,246,catapult_fpga_area
Throughput,2.18409758548012,catapult,DSP,1,catapult_fpga_area
Throughput,2.18409758548012,catapult,BRAM,0,catapult_fpga_area
Throughput,2.052633631581,catapult,CLB,155,catapult_fpga_area
Throughput,2.052633631581,catapult,LUT,936,catapult_fpga_area
Throughput,2.052633631581,catapult,FF,247,catapult_fpga_area
Throughput,2.052633631581,catapult,DSP,1,catapult_fpga_area
Throughput,2.052633631581,catapult,BRAM,0,catapult_fpga_area
Throughput,2.1947247595679,catapult,CLB,145,catapult_fpga_area
Throughput,2.1947247595679,catapult,LUT,907,catapult_fpga_area
Throughput,2.1947247595679,catapult,FF,248,catapult_fpga_area
Throughput,2.1947247595679,catapult,DSP,1,catapult_fpga_area
Throughput,2.1947247595679,catapult,BRAM,0,catapult_fpga_area
Throughput,1.61279137092105,catapult,CLB,218,catapult_fpga_area
Throughput,1.61279137092105,catapult,LUT,1321,catapult_fpga_area
Throughput,1.61279137092105,catapult,FF,307,catapult_fpga_area
Throughput,1.61279137092105,catapult,DSP,1,catapult_fpga_area
Throughput,1.61279137092105,catapult,BRAM,0,catapult_fpga_area
Throughput,1.77840693863251,catapult,CLB,209,catapult_fpga_area
Throughput,1.77840693863251,catapult,LUT,1316,catapult_fpga_area
Throughput,1.77840693863251,catapult,FF,338,catapult_fpga_area
Throughput,1.77840693863251,catapult,DSP,1,catapult_fpga_area
Throughput,1.77840693863251,catapult,BRAM,0,catapult_fpga_area
Throughput,1.99866888652158,catapult,CLB,172,catapult_fpga_area
Throughput,1.99866888652158,catapult,LUT,1025,catapult_fpga_area
Throughput,1.99866888652158,catapult,FF,257,catapult_fpga_area
Throughput,1.99866888652158,catapult,DSP,1,catapult_fpga_area
Throughput,1.99866888652158,catapult,BRAM,0,catapult_fpga_area
Throughput,2.1305017544682,catapult,CLB,180,catapult_fpga_area
Throughput,2.1305017544682,catapult,LUT,1040,catapult_fpga_area
Throughput,2.1305017544682,catapult,FF,259,catapult_fpga_area
Throughput,2.1305017544682,catapult,DSP,1,catapult_fpga_area
Throughput,2.1305017544682,catapult,BRAM,0,catapult_fpga_area
Throughput,2.28727747649251,catapult,CLB,164,catapult_fpga_area
Throughput,2.28727747649251,catapult,LUT,992,catapult_fpga_area
Throughput,2.28727747649251,catapult,FF,260,catapult_fpga_area
Throughput,2.28727747649251,catapult,DSP,1,catapult_fpga_area
Throughput,2.28727747649251,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14339758524828,catapult,CLB,169,catapult_fpga_area
Throughput,2.14339758524828,catapult,LUT,998,catapult_fpga_area
Throughput,2.14339758524828,catapult,FF,261,catapult_fpga_area
Throughput,2.14339758524828,catapult,DSP,1,catapult_fpga_area
Throughput,2.14339758524828,catapult,BRAM,0,catapult_fpga_area
Throughput,1.49441983633114,catapult,CLB,173,catapult_fpga_area
Throughput,1.49441983633114,catapult,LUT,1083,catapult_fpga_area
Throughput,1.49441983633114,catapult,FF,311,catapult_fpga_area
Throughput,1.49441983633114,catapult,DSP,1,catapult_fpga_area
Throughput,1.49441983633114,catapult,BRAM,0,catapult_fpga_area
Throughput,1.7898661359117,catapult,CLB,185,catapult_fpga_area
Throughput,1.7898661359117,catapult,LUT,1173,catapult_fpga_area
Throughput,1.7898661359117,catapult,FF,343,catapult_fpga_area
Throughput,1.7898661359117,catapult,DSP,1,catapult_fpga_area
Throughput,1.7898661359117,catapult,BRAM,0,catapult_fpga_area
Throughput,2.05464112610771,catapult,CLB,160,catapult_fpga_area
Throughput,2.05464112610771,catapult,LUT,1044,catapult_fpga_area
Throughput,2.05464112610771,catapult,FF,283,catapult_fpga_area
Throughput,2.05464112610771,catapult,DSP,1,catapult_fpga_area
Throughput,2.05464112610771,catapult,BRAM,0,catapult_fpga_area
Throughput,2.05301289908004,catapult,CLB,166,catapult_fpga_area
Throughput,2.05301289908004,catapult,LUT,1066,catapult_fpga_area
Throughput,2.05301289908004,catapult,FF,283,catapult_fpga_area
Throughput,2.05301289908004,catapult,DSP,1,catapult_fpga_area
Throughput,2.05301289908004,catapult,BRAM,0,catapult_fpga_area
Throughput,2.08709880743174,catapult,CLB,170,catapult_fpga_area
Throughput,2.08709880743174,catapult,LUT,1053,catapult_fpga_area
Throughput,2.08709880743174,catapult,FF,284,catapult_fpga_area
Throughput,2.08709880743174,catapult,DSP,1,catapult_fpga_area
Throughput,2.08709880743174,catapult,BRAM,0,catapult_fpga_area
Throughput,2.1851284527761,catapult,CLB,162,catapult_fpga_area
Throughput,2.1851284527761,catapult,LUT,957,catapult_fpga_area
Throughput,2.1851284527761,catapult,FF,284,catapult_fpga_area
Throughput,2.1851284527761,catapult,DSP,1,catapult_fpga_area
Throughput,2.1851284527761,catapult,BRAM,0,catapult_fpga_area
Throughput,1.42732557724615,catapult,CLB,319,catapult_fpga_area
Throughput,1.42732557724615,catapult,LUT,2080,catapult_fpga_area
Throughput,1.42732557724615,catapult,FF,323,catapult_fpga_area
Throughput,1.42732557724615,catapult,DSP,1,catapult_fpga_area
Throughput,1.42732557724615,catapult,BRAM,0,catapult_fpga_area
Throughput,1.63664246072467,catapult,CLB,296,catapult_fpga_area
Throughput,1.63664246072467,catapult,LUT,1837,catapult_fpga_area
Throughput,1.63664246072467,catapult,FF,298,catapult_fpga_area
Throughput,1.63664246072467,catapult,DSP,1,catapult_fpga_area
Throughput,1.63664246072467,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14812618952488,catapult,CLB,239,catapult_fpga_area
Throughput,2.14812618952488,catapult,LUT,1462,catapult_fpga_area
Throughput,2.14812618952488,catapult,FF,237,catapult_fpga_area
Throughput,2.14812618952488,catapult,DSP,1,catapult_fpga_area
Throughput,2.14812618952488,catapult,BRAM,0,catapult_fpga_area
Throughput,2.15033416192876,catapult,CLB,236,catapult_fpga_area
Throughput,2.15033416192876,catapult,LUT,1481,catapult_fpga_area
Throughput,2.15033416192876,catapult,FF,241,catapult_fpga_area
Throughput,2.15033416192876,catapult,DSP,1,catapult_fpga_area
Throughput,2.15033416192876,catapult,BRAM,0,catapult_fpga_area
Throughput,2.01196718079135,catapult,CLB,232,catapult_fpga_area
Throughput,2.01196718079135,catapult,LUT,1446,catapult_fpga_area
Throughput,2.01196718079135,catapult,FF,243,catapult_fpga_area
Throughput,2.01196718079135,catapult,DSP,1,catapult_fpga_area
Throughput,2.01196718079135,catapult,BRAM,0,catapult_fpga_area
Throughput,2.2714934387912,catapult,CLB,227,catapult_fpga_area
Throughput,2.2714934387912,catapult,LUT,1476,catapult_fpga_area
Throughput,2.2714934387912,catapult,FF,244,catapult_fpga_area
Throughput,2.2714934387912,catapult,DSP,1,catapult_fpga_area
Throughput,2.2714934387912,catapult,BRAM,0,catapult_fpga_area
Throughput,1.4867522936871,catapult,CLB,207,catapult_fpga_area
Throughput,1.4867522936871,catapult,LUT,1374,catapult_fpga_area
Throughput,1.4867522936871,catapult,FF,345,catapult_fpga_area
Throughput,1.4867522936871,catapult,DSP,1,catapult_fpga_area
Throughput,1.4867522936871,catapult,BRAM,0,catapult_fpga_area
Throughput,1.78421681802773,catapult,CLB,236,catapult_fpga_area
Throughput,1.78421681802773,catapult,LUT,1460,catapult_fpga_area
Throughput,1.78421681802773,catapult,FF,375,catapult_fpga_area
Throughput,1.78421681802773,catapult,DSP,1,catapult_fpga_area
Throughput,1.78421681802773,catapult,BRAM,0,catapult_fpga_area
Throughput,1.78310649246905,catapult,CLB,248,catapult_fpga_area
Throughput,1.78310649246905,catapult,LUT,1405,catapult_fpga_area
Throughput,1.78310649246905,catapult,FF,313,catapult_fpga_area
Throughput,1.78310649246905,catapult,DSP,1,catapult_fpga_area
Throughput,1.78310649246905,catapult,BRAM,0,catapult_fpga_area
Throughput,2.000012000072,catapult,CLB,235,catapult_fpga_area
Throughput,2.000012000072,catapult,LUT,1381,catapult_fpga_area
Throughput,2.000012000072,catapult,FF,317,catapult_fpga_area
Throughput,2.000012000072,catapult,DSP,1,catapult_fpga_area
Throughput,2.000012000072,catapult,BRAM,0,catapult_fpga_area
Throughput,2.07235417361769,catapult,CLB,223,catapult_fpga_area
Throughput,2.07235417361769,catapult,LUT,1343,catapult_fpga_area
Throughput,2.07235417361769,catapult,FF,319,catapult_fpga_area
Throughput,2.07235417361769,catapult,DSP,1,catapult_fpga_area
Throughput,2.07235417361769,catapult,BRAM,0,catapult_fpga_area
Throughput,2.01697079224596,catapult,CLB,204,catapult_fpga_area
Throughput,2.01697079224596,catapult,LUT,1257,catapult_fpga_area
Throughput,2.01697079224596,catapult,FF,320,catapult_fpga_area
Throughput,2.01697079224596,catapult,DSP,1,catapult_fpga_area
Throughput,2.01697079224596,catapult,BRAM,0,catapult_fpga_area
Throughput,1.59606219535163,catapult,CLB,251,catapult_fpga_area
Throughput,1.59606219535163,catapult,LUT,1524,catapult_fpga_area
Throughput,1.59606219535163,catapult,FF,369,catapult_fpga_area
Throughput,1.59606219535163,catapult,DSP,1,catapult_fpga_area
Throughput,1.59606219535163,catapult,BRAM,0,catapult_fpga_area
Throughput,1.60753612937451,catapult,CLB,282,catapult_fpga_area
Throughput,1.60753612937451,catapult,LUT,1768,catapult_fpga_area
Throughput,1.60753612937451,catapult,FF,409,catapult_fpga_area
Throughput,1.60753612937451,catapult,DSP,1,catapult_fpga_area
Throughput,1.60753612937451,catapult,BRAM,0,catapult_fpga_area
Throughput,1.80104244336622,catapult,CLB,206,catapult_fpga_area
Throughput,1.80104244336622,catapult,LUT,1345,catapult_fpga_area
Throughput,1.80104244336622,catapult,FF,328,catapult_fpga_area
Throughput,1.80104244336622,catapult,DSP,1,catapult_fpga_area
Throughput,1.80104244336622,catapult,BRAM,0,catapult_fpga_area
Throughput,1.92891932294932,catapult,CLB,227,catapult_fpga_area
Throughput,1.92891932294932,catapult,LUT,1376,catapult_fpga_area
Throughput,1.92891932294932,catapult,FF,332,catapult_fpga_area
Throughput,1.92891932294932,catapult,DSP,1,catapult_fpga_area
Throughput,1.92891932294932,catapult,BRAM,0,catapult_fpga_area
Throughput,2.07580421844933,catapult,CLB,216,catapult_fpga_area
Throughput,2.07580421844933,catapult,LUT,1371,catapult_fpga_area
Throughput,2.07580421844933,catapult,FF,334,catapult_fpga_area
Throughput,2.07580421844933,catapult,DSP,1,catapult_fpga_area
Throughput,2.07580421844933,catapult,BRAM,0,catapult_fpga_area
Throughput,1.98811109564802,catapult,CLB,219,catapult_fpga_area
Throughput,1.98811109564802,catapult,LUT,1367,catapult_fpga_area
Throughput,1.98811109564802,catapult,FF,335,catapult_fpga_area
Throughput,1.98811109564802,catapult,DSP,1,catapult_fpga_area
Throughput,1.98811109564802,catapult,BRAM,0,catapult_fpga_area
Throughput,1.41273467288835,catapult,CLB,196,catapult_fpga_area
Throughput,1.41273467288835,catapult,LUT,1267,catapult_fpga_area
Throughput,1.41273467288835,catapult,FF,379,catapult_fpga_area
Throughput,1.41273467288835,catapult,DSP,1,catapult_fpga_area
Throughput,1.41273467288835,catapult,BRAM,0,catapult_fpga_area
Throughput,1.86423173146115,catapult,CLB,267,catapult_fpga_area
Throughput,1.86423173146115,catapult,LUT,1612,catapult_fpga_area
Throughput,1.86423173146115,catapult,FF,295,catapult_fpga_area
Throughput,1.86423173146115,catapult,DSP,1,catapult_fpga_area
Throughput,1.86423173146115,catapult,BRAM,0,catapult_fpga_area
Throughput,1.9323410118124,catapult,CLB,242,catapult_fpga_area
Throughput,1.9323410118124,catapult,LUT,1448,catapult_fpga_area
Throughput,1.9323410118124,catapult,FF,233,catapult_fpga_area
Throughput,1.9323410118124,catapult,DSP,1,catapult_fpga_area
Throughput,1.9323410118124,catapult,BRAM,0,catapult_fpga_area
Throughput,2.01918223119637,catapult,CLB,240,catapult_fpga_area
Throughput,2.01918223119637,catapult,LUT,1478,catapult_fpga_area
Throughput,2.01918223119637,catapult,FF,237,catapult_fpga_area
Throughput,2.01918223119637,catapult,DSP,1,catapult_fpga_area
Throughput,2.01918223119637,catapult,BRAM,0,catapult_fpga_area
Throughput,2.12283126251144,catapult,CLB,235,catapult_fpga_area
Throughput,2.12283126251144,catapult,LUT,1422,catapult_fpga_area
Throughput,2.12283126251144,catapult,FF,239,catapult_fpga_area
Throughput,2.12283126251144,catapult,DSP,1,catapult_fpga_area
Throughput,2.12283126251144,catapult,BRAM,0,catapult_fpga_area
Throughput,2.113222220109,catapult,CLB,232,catapult_fpga_area
Throughput,2.113222220109,catapult,LUT,1407,catapult_fpga_area
Throughput,2.113222220109,catapult,FF,240,catapult_fpga_area
Throughput,2.113222220109,catapult,DSP,1,catapult_fpga_area
Throughput,2.113222220109,catapult,BRAM,0,catapult_fpga_area
Throughput,1.46279883151629,catapult,CLB,456,catapult_fpga_area
Throughput,1.46279883151629,catapult,LUT,2907,catapult_fpga_area
Throughput,1.46279883151629,catapult,FF,316,catapult_fpga_area
Throughput,1.46279883151629,catapult,DSP,1,catapult_fpga_area
Throughput,1.46279883151629,catapult,BRAM,0,catapult_fpga_area
Throughput,1.66963862341635,catapult,CLB,423,catapult_fpga_area
Throughput,1.66963862341635,catapult,LUT,2635,catapult_fpga_area
Throughput,1.66963862341635,catapult,FF,307,catapult_fpga_area
Throughput,1.66963862341635,catapult,DSP,1,catapult_fpga_area
Throughput,1.66963862341635,catapult,BRAM,0,catapult_fpga_area
Throughput,1.8174449268751,catapult,CLB,347,catapult_fpga_area
Throughput,1.8174449268751,catapult,LUT,2149,catapult_fpga_area
Throughput,1.8174449268751,catapult,FF,240,catapult_fpga_area
Throughput,1.8174449268751,catapult,DSP,1,catapult_fpga_area
Throughput,1.8174449268751,catapult,BRAM,0,catapult_fpga_area
Throughput,1.99741933422019,catapult,CLB,369,catapult_fpga_area
Throughput,1.99741933422019,catapult,LUT,2288,catapult_fpga_area
Throughput,1.99741933422019,catapult,FF,244,catapult_fpga_area
Throughput,1.99741933422019,catapult,DSP,1,catapult_fpga_area
Throughput,1.99741933422019,catapult,BRAM,0,catapult_fpga_area
Throughput,1.99997200039199,catapult,CLB,363,catapult_fpga_area
Throughput,1.99997200039199,catapult,LUT,2252,catapult_fpga_area
Throughput,1.99997200039199,catapult,FF,244,catapult_fpga_area
Throughput,1.99997200039199,catapult,DSP,1,catapult_fpga_area
Throughput,1.99997200039199,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14573395902936,catapult,CLB,345,catapult_fpga_area
Throughput,2.14573395902936,catapult,LUT,2155,catapult_fpga_area
Throughput,2.14573395902936,catapult,FF,247,catapult_fpga_area
Throughput,2.14573395902936,catapult,DSP,1,catapult_fpga_area
Throughput,2.14573395902936,catapult,BRAM,0,catapult_fpga_area
Throughput,1.53931645113671,catapult,CLB,216,catapult_fpga_area
Throughput,1.53931645113671,catapult,LUT,1269,catapult_fpga_area
Throughput,1.53931645113671,catapult,FF,273,catapult_fpga_area
Throughput,1.53931645113671,catapult,DSP,1,catapult_fpga_area
Throughput,1.53931645113671,catapult,BRAM,0,catapult_fpga_area
Throughput,1.79664171730202,catapult,CLB,243,catapult_fpga_area
Throughput,1.79664171730202,catapult,LUT,1440,catapult_fpga_area
Throughput,1.79664171730202,catapult,FF,309,catapult_fpga_area
Throughput,1.79664171730202,catapult,DSP,1,catapult_fpga_area
Throughput,1.79664171730202,catapult,BRAM,0,catapult_fpga_area
Throughput,1.8702775491883,catapult,CLB,237,catapult_fpga_area
Throughput,1.8702775491883,catapult,LUT,1238,catapult_fpga_area
Throughput,1.8702775491883,catapult,FF,261,catapult_fpga_area
Throughput,1.8702775491883,catapult,DSP,1,catapult_fpga_area
Throughput,1.8702775491883,catapult,BRAM,0,catapult_fpga_area
Throughput,1.95434264707894,catapult,CLB,222,catapult_fpga_area
Throughput,1.95434264707894,catapult,LUT,1247,catapult_fpga_area
Throughput,1.95434264707894,catapult,FF,264,catapult_fpga_area
Throughput,1.95434264707894,catapult,DSP,1,catapult_fpga_area
Throughput,1.95434264707894,catapult,BRAM,0,catapult_fpga_area
Throughput,2.27951920380953,catapult,CLB,237,catapult_fpga_area
Throughput,2.27951920380953,catapult,LUT,1215,catapult_fpga_area
Throughput,2.27951920380953,catapult,FF,267,catapult_fpga_area
Throughput,2.27951920380953,catapult,DSP,1,catapult_fpga_area
Throughput,2.27951920380953,catapult,BRAM,0,catapult_fpga_area
Throughput,2.11603936679638,catapult,CLB,197,catapult_fpga_area
Throughput,2.11603936679638,catapult,LUT,1187,catapult_fpga_area
Throughput,2.11603936679638,catapult,FF,268,catapult_fpga_area
Throughput,2.11603936679638,catapult,DSP,1,catapult_fpga_area
Throughput,2.11603936679638,catapult,BRAM,0,catapult_fpga_area
Throughput,1.56799287504038,catapult,CLB,263,catapult_fpga_area
Throughput,1.56799287504038,catapult,LUT,1632,catapult_fpga_area
Throughput,1.56799287504038,catapult,FF,328,catapult_fpga_area
Throughput,1.56799287504038,catapult,DSP,1,catapult_fpga_area
Throughput,1.56799287504038,catapult,BRAM,0,catapult_fpga_area
Throughput,1.69084576104968,catapult,CLB,299,catapult_fpga_area
Throughput,1.69084576104968,catapult,LUT,1823,catapult_fpga_area
Throughput,1.69084576104968,catapult,FF,325,catapult_fpga_area
Throughput,1.69084576104968,catapult,DSP,1,catapult_fpga_area
Throughput,1.69084576104968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.06700827423412,catapult,CLB,239,catapult_fpga_area
Throughput,2.06700827423412,catapult,LUT,1350,catapult_fpga_area
Throughput,2.06700827423412,catapult,FF,277,catapult_fpga_area
Throughput,2.06700827423412,catapult,DSP,1,catapult_fpga_area
Throughput,2.06700827423412,catapult,BRAM,0,catapult_fpga_area
Throughput,2.20142123755096,catapult,CLB,284,catapult_fpga_area
Throughput,2.20142123755096,catapult,LUT,1318,catapult_fpga_area
Throughput,2.20142123755096,catapult,FF,279,catapult_fpga_area
Throughput,2.20142123755096,catapult,DSP,1,catapult_fpga_area
Throughput,2.20142123755096,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14583986026291,catapult,CLB,223,catapult_fpga_area
Throughput,2.14583986026291,catapult,LUT,1322,catapult_fpga_area
Throughput,2.14583986026291,catapult,FF,281,catapult_fpga_area
Throughput,2.14583986026291,catapult,DSP,1,catapult_fpga_area
Throughput,2.14583986026291,catapult,BRAM,0,catapult_fpga_area
Throughput,2.18817423118498,catapult,CLB,215,catapult_fpga_area
Throughput,2.18817423118498,catapult,LUT,1370,catapult_fpga_area
Throughput,2.18817423118498,catapult,FF,282,catapult_fpga_area
Throughput,2.18817423118498,catapult,DSP,1,catapult_fpga_area
Throughput,2.18817423118498,catapult,BRAM,0,catapult_fpga_area
Throughput,1.5397999799826,catapult,CLB,213,catapult_fpga_area
Throughput,1.5397999799826,catapult,LUT,1351,catapult_fpga_area
Throughput,1.5397999799826,catapult,FF,329,catapult_fpga_area
Throughput,1.5397999799826,catapult,DSP,1,catapult_fpga_area
Throughput,1.5397999799826,catapult,BRAM,0,catapult_fpga_area
Throughput,1.72924516719207,catapult,CLB,276,catapult_fpga_area
Throughput,1.72924516719207,catapult,LUT,1665,catapult_fpga_area
Throughput,1.72924516719207,catapult,FF,337,catapult_fpga_area
Throughput,1.72924516719207,catapult,DSP,1,catapult_fpga_area
Throughput,1.72924516719207,catapult,BRAM,0,catapult_fpga_area
Throughput,1.96630152447357,catapult,CLB,236,catapult_fpga_area
Throughput,1.96630152447357,catapult,LUT,1426,catapult_fpga_area
Throughput,1.96630152447357,catapult,FF,297,catapult_fpga_area
Throughput,1.96630152447357,catapult,DSP,1,catapult_fpga_area
Throughput,1.96630152447357,catapult,BRAM,0,catapult_fpga_area
Throughput,2.10379714346424,catapult,CLB,220,catapult_fpga_area
Throughput,2.10379714346424,catapult,LUT,1331,catapult_fpga_area
Throughput,2.10379714346424,catapult,FF,300,catapult_fpga_area
Throughput,2.10379714346424,catapult,DSP,1,catapult_fpga_area
Throughput,2.10379714346424,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14602866665093,catapult,CLB,210,catapult_fpga_area
Throughput,2.14602866665093,catapult,LUT,1324,catapult_fpga_area
Throughput,2.14602866665093,catapult,FF,302,catapult_fpga_area
Throughput,2.14602866665093,catapult,DSP,1,catapult_fpga_area
Throughput,2.14602866665093,catapult,BRAM,0,catapult_fpga_area
Throughput,2.10814354771045,catapult,CLB,221,catapult_fpga_area
Throughput,2.10814354771045,catapult,LUT,1330,catapult_fpga_area
Throughput,2.10814354771045,catapult,FF,303,catapult_fpga_area
Throughput,2.10814354771045,catapult,DSP,1,catapult_fpga_area
Throughput,2.10814354771045,catapult,BRAM,0,catapult_fpga_area
Throughput,1.4370706751358,catapult,CLB,399,catapult_fpga_area
Throughput,1.4370706751358,catapult,LUT,2591,catapult_fpga_area
Throughput,1.4370706751358,catapult,FF,365,catapult_fpga_area
Throughput,1.4370706751358,catapult,DSP,1,catapult_fpga_area
Throughput,1.4370706751358,catapult,BRAM,0,catapult_fpga_area
Throughput,1.82392219877469,catapult,CLB,360,catapult_fpga_area
Throughput,1.82392219877469,catapult,LUT,2345,catapult_fpga_area
Throughput,1.82392219877469,catapult,FF,298,catapult_fpga_area
Throughput,1.82392219877469,catapult,DSP,1,catapult_fpga_area
Throughput,1.82392219877469,catapult,BRAM,0,catapult_fpga_area
Throughput,1.81876713051291,catapult,CLB,346,catapult_fpga_area
Throughput,1.81876713051291,catapult,LUT,2081,catapult_fpga_area
Throughput,1.81876713051291,catapult,FF,258,catapult_fpga_area
Throughput,1.81876713051291,catapult,DSP,1,catapult_fpga_area
Throughput,1.81876713051291,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94307188005806,catapult,CLB,337,catapult_fpga_area
Throughput,1.94307188005806,catapult,LUT,1866,catapult_fpga_area
Throughput,1.94307188005806,catapult,FF,261,catapult_fpga_area
Throughput,1.94307188005806,catapult,DSP,1,catapult_fpga_area
Throughput,1.94307188005806,catapult,BRAM,0,catapult_fpga_area
Throughput,2.03221879680454,catapult,CLB,330,catapult_fpga_area
Throughput,2.03221879680454,catapult,LUT,1883,catapult_fpga_area
Throughput,2.03221879680454,catapult,FF,263,catapult_fpga_area
Throughput,2.03221879680454,catapult,DSP,1,catapult_fpga_area
Throughput,2.03221879680454,catapult,BRAM,0,catapult_fpga_area
Throughput,1.97082003850982,catapult,CLB,355,catapult_fpga_area
Throughput,1.97082003850982,catapult,LUT,1992,catapult_fpga_area
Throughput,1.97082003850982,catapult,FF,264,catapult_fpga_area
Throughput,1.97082003850982,catapult,DSP,1,catapult_fpga_area
Throughput,1.97082003850982,catapult,BRAM,0,catapult_fpga_area
Throughput,1.48163293729285,catapult,CLB,269,catapult_fpga_area
Throughput,1.48163293729285,catapult,LUT,1601,catapult_fpga_area
Throughput,1.48163293729285,catapult,FF,363,catapult_fpga_area
Throughput,1.48163293729285,catapult,DSP,1,catapult_fpga_area
Throughput,1.48163293729285,catapult,BRAM,0,catapult_fpga_area
Throughput,1.60119385013466,catapult,CLB,359,catapult_fpga_area
Throughput,1.60119385013466,catapult,LUT,2025,catapult_fpga_area
Throughput,1.60119385013466,catapult,FF,375,catapult_fpga_area
Throughput,1.60119385013466,catapult,DSP,1,catapult_fpga_area
Throughput,1.60119385013466,catapult,BRAM,0,catapult_fpga_area
Throughput,1.82065459815422,catapult,CLB,303,catapult_fpga_area
Throughput,1.82065459815422,catapult,LUT,1797,catapult_fpga_area
Throughput,1.82065459815422,catapult,FF,338,catapult_fpga_area
Throughput,1.82065459815422,catapult,DSP,1,catapult_fpga_area
Throughput,1.82065459815422,catapult,BRAM,0,catapult_fpga_area
Throughput,1.90638142116922,catapult,CLB,276,catapult_fpga_area
Throughput,1.90638142116922,catapult,LUT,1765,catapult_fpga_area
Throughput,1.90638142116922,catapult,FF,341,catapult_fpga_area
Throughput,1.90638142116922,catapult,DSP,1,catapult_fpga_area
Throughput,1.90638142116922,catapult,BRAM,0,catapult_fpga_area
Throughput,1.92036256445217,catapult,CLB,328,catapult_fpga_area
Throughput,1.92036256445217,catapult,LUT,1931,catapult_fpga_area
Throughput,1.92036256445217,catapult,FF,343,catapult_fpga_area
Throughput,1.92036256445217,catapult,DSP,1,catapult_fpga_area
Throughput,1.92036256445217,catapult,BRAM,0,catapult_fpga_area
Throughput,1.9640886039651,catapult,CLB,329,catapult_fpga_area
Throughput,1.9640886039651,catapult,LUT,1880,catapult_fpga_area
Throughput,1.9640886039651,catapult,FF,344,catapult_fpga_area
Throughput,1.9640886039651,catapult,DSP,1,catapult_fpga_area
Throughput,1.9640886039651,catapult,BRAM,0,catapult_fpga_area
Throughput,1.540307537803,catapult,CLB,311,catapult_fpga_area
Throughput,1.540307537803,catapult,LUT,1958,catapult_fpga_area
Throughput,1.540307537803,catapult,FF,393,catapult_fpga_area
Throughput,1.540307537803,catapult,DSP,1,catapult_fpga_area
Throughput,1.540307537803,catapult,BRAM,0,catapult_fpga_area
Throughput,1.59658203717482,catapult,CLB,364,catapult_fpga_area
Throughput,1.59658203717482,catapult,LUT,2411,catapult_fpga_area
Throughput,1.59658203717482,catapult,FF,398,catapult_fpga_area
Throughput,1.59658203717482,catapult,DSP,1,catapult_fpga_area
Throughput,1.59658203717482,catapult,BRAM,0,catapult_fpga_area
Throughput,1.82066785738345,catapult,CLB,303,catapult_fpga_area
Throughput,1.82066785738345,catapult,LUT,1835,catapult_fpga_area
Throughput,1.82066785738345,catapult,FF,353,catapult_fpga_area
Throughput,1.82066785738345,catapult,DSP,1,catapult_fpga_area
Throughput,1.82066785738345,catapult,BRAM,0,catapult_fpga_area
Throughput,1.98245920098964,catapult,CLB,339,catapult_fpga_area
Throughput,1.98245920098964,catapult,LUT,1868,catapult_fpga_area
Throughput,1.98245920098964,catapult,FF,356,catapult_fpga_area
Throughput,1.98245920098964,catapult,DSP,1,catapult_fpga_area
Throughput,1.98245920098964,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94042130427358,catapult,CLB,287,catapult_fpga_area
Throughput,1.94042130427358,catapult,LUT,1817,catapult_fpga_area
Throughput,1.94042130427358,catapult,FF,358,catapult_fpga_area
Throughput,1.94042130427358,catapult,DSP,1,catapult_fpga_area
Throughput,1.94042130427358,catapult,BRAM,0,catapult_fpga_area
Throughput,1.97122407101138,catapult,CLB,282,catapult_fpga_area
Throughput,1.97122407101138,catapult,LUT,1809,catapult_fpga_area
Throughput,1.97122407101138,catapult,FF,359,catapult_fpga_area
Throughput,1.97122407101138,catapult,DSP,1,catapult_fpga_area
Throughput,1.97122407101138,catapult,BRAM,0,catapult_fpga_area
Throughput,1.46783819725984,catapult,CLB,260,catapult_fpga_area
Throughput,1.46783819725984,catapult,LUT,1667,catapult_fpga_area
Throughput,1.46783819725984,catapult,FF,397,catapult_fpga_area
Throughput,1.46783819725984,catapult,DSP,1,catapult_fpga_area
Throughput,1.46783819725984,catapult,BRAM,0,catapult_fpga_area
Throughput,1.77890362611715,catapult,CLB,429,catapult_fpga_area
Throughput,1.77890362611715,catapult,LUT,2566,catapult_fpga_area
Throughput,1.77890362611715,catapult,FF,295,catapult_fpga_area
Throughput,1.77890362611715,catapult,DSP,1,catapult_fpga_area
Throughput,1.77890362611715,catapult,BRAM,0,catapult_fpga_area
Throughput,1.9117607699043,catapult,CLB,386,catapult_fpga_area
Throughput,1.9117607699043,catapult,LUT,2112,catapult_fpga_area
Throughput,1.9117607699043,catapult,FF,262,catapult_fpga_area
Throughput,1.9117607699043,catapult,DSP,1,catapult_fpga_area
Throughput,1.9117607699043,catapult,BRAM,0,catapult_fpga_area
Throughput,2.01762598056623,catapult,CLB,348,catapult_fpga_area
Throughput,2.01762598056623,catapult,LUT,1965,catapult_fpga_area
Throughput,2.01762598056623,catapult,FF,265,catapult_fpga_area
Throughput,2.01762598056623,catapult,DSP,1,catapult_fpga_area
Throughput,2.01762598056623,catapult,BRAM,0,catapult_fpga_area
Throughput,1.97940233925769,catapult,CLB,325,catapult_fpga_area
Throughput,1.97940233925769,catapult,LUT,2030,catapult_fpga_area
Throughput,1.97940233925769,catapult,FF,264,catapult_fpga_area
Throughput,1.97940233925769,catapult,DSP,1,catapult_fpga_area
Throughput,1.97940233925769,catapult,BRAM,0,catapult_fpga_area
Throughput,2.05468756420899,catapult,CLB,350,catapult_fpga_area
Throughput,2.05468756420899,catapult,LUT,1959,catapult_fpga_area
Throughput,2.05468756420899,catapult,FF,268,catapult_fpga_area
Throughput,2.05468756420899,catapult,DSP,1,catapult_fpga_area
Throughput,2.05468756420899,catapult,BRAM,0,catapult_fpga_area
Throughput,1.40780430393932,catapult,CLB,613,catapult_fpga_area
Throughput,1.40780430393932,catapult,LUT,3986,catapult_fpga_area
Throughput,1.40780430393932,catapult,FF,370,catapult_fpga_area
Throughput,1.40780430393932,catapult,DSP,1,catapult_fpga_area
Throughput,1.40780430393932,catapult,BRAM,0,catapult_fpga_area
Throughput,1.63630502689267,catapult,CLB,647,catapult_fpga_area
Throughput,1.63630502689267,catapult,LUT,4081,catapult_fpga_area
Throughput,1.63630502689267,catapult,FF,353,catapult_fpga_area
Throughput,1.63630502689267,catapult,DSP,1,catapult_fpga_area
Throughput,1.63630502689267,catapult,BRAM,0,catapult_fpga_area
Throughput,1.75009056718685,catapult,CLB,434,catapult_fpga_area
Throughput,1.75009056718685,catapult,LUT,2697,catapult_fpga_area
Throughput,1.75009056718685,catapult,FF,272,catapult_fpga_area
Throughput,1.75009056718685,catapult,DSP,1,catapult_fpga_area
Throughput,1.75009056718685,catapult,BRAM,0,catapult_fpga_area
Throughput,1.96627446045429,catapult,CLB,445,catapult_fpga_area
Throughput,1.96627446045429,catapult,LUT,2893,catapult_fpga_area
Throughput,1.96627446045429,catapult,FF,284,catapult_fpga_area
Throughput,1.96627446045429,catapult,DSP,1,catapult_fpga_area
Throughput,1.96627446045429,catapult,BRAM,0,catapult_fpga_area
Throughput,1.89308607105131,catapult,CLB,404,catapult_fpga_area
Throughput,1.89308607105131,catapult,LUT,2597,catapult_fpga_area
Throughput,1.89308607105131,catapult,FF,267,catapult_fpga_area
Throughput,1.89308607105131,catapult,DSP,1,catapult_fpga_area
Throughput,1.89308607105131,catapult,BRAM,0,catapult_fpga_area
Throughput,2.01914146105076,catapult,CLB,449,catapult_fpga_area
Throughput,2.01914146105076,catapult,LUT,2738,catapult_fpga_area
Throughput,2.01914146105076,catapult,FF,269,catapult_fpga_area
Throughput,2.01914146105076,catapult,DSP,1,catapult_fpga_area
Throughput,2.01914146105076,catapult,BRAM,0,catapult_fpga_area
Throughput,1.54065163401512,catapult,CLB,346,catapult_fpga_area
Throughput,1.54065163401512,catapult,LUT,1966,catapult_fpga_area
Throughput,1.54065163401512,catapult,FF,316,catapult_fpga_area
Throughput,1.54065163401512,catapult,DSP,1,catapult_fpga_area
Throughput,1.54065163401512,catapult,BRAM,0,catapult_fpga_area
Throughput,1.67836205290533,catapult,CLB,395,catapult_fpga_area
Throughput,1.67836205290533,catapult,LUT,2316,catapult_fpga_area
Throughput,1.67836205290533,catapult,FF,364,catapult_fpga_area
Throughput,1.67836205290533,catapult,DSP,1,catapult_fpga_area
Throughput,1.67836205290533,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94507875623884,catapult,CLB,345,catapult_fpga_area
Throughput,1.94507875623884,catapult,LUT,1904,catapult_fpga_area
Throughput,1.94507875623884,catapult,FF,308,catapult_fpga_area
Throughput,1.94507875623884,catapult,DSP,1,catapult_fpga_area
Throughput,1.94507875623884,catapult,BRAM,0,catapult_fpga_area
Throughput,1.96040760794984,catapult,CLB,401,catapult_fpga_area
Throughput,1.96040760794984,catapult,LUT,1908,catapult_fpga_area
Throughput,1.96040760794984,catapult,FF,309,catapult_fpga_area
Throughput,1.96040760794984,catapult,DSP,1,catapult_fpga_area
Throughput,1.96040760794984,catapult,BRAM,0,catapult_fpga_area
Throughput,2.13925250239061,catapult,CLB,397,catapult_fpga_area
Throughput,2.13925250239061,catapult,LUT,1914,catapult_fpga_area
Throughput,2.13925250239061,catapult,FF,310,catapult_fpga_area
Throughput,2.13925250239061,catapult,DSP,1,catapult_fpga_area
Throughput,2.13925250239061,catapult,BRAM,0,catapult_fpga_area
Throughput,2.20589857278362,catapult,CLB,352,catapult_fpga_area
Throughput,2.20589857278362,catapult,LUT,1776,catapult_fpga_area
Throughput,2.20589857278362,catapult,FF,313,catapult_fpga_area
Throughput,2.20589857278362,catapult,DSP,1,catapult_fpga_area
Throughput,2.20589857278362,catapult,BRAM,0,catapult_fpga_area
Throughput,1.54584114627213,catapult,CLB,403,catapult_fpga_area
Throughput,1.54584114627213,catapult,LUT,2413,catapult_fpga_area
Throughput,1.54584114627213,catapult,FF,391,catapult_fpga_area
Throughput,1.54584114627213,catapult,DSP,1,catapult_fpga_area
Throughput,1.54584114627213,catapult,BRAM,0,catapult_fpga_area
Throughput,1.67946982496565,catapult,CLB,491,catapult_fpga_area
Throughput,1.67946982496565,catapult,LUT,2689,catapult_fpga_area
Throughput,1.67946982496565,catapult,FF,418,catapult_fpga_area
Throughput,1.67946982496565,catapult,DSP,1,catapult_fpga_area
Throughput,1.67946982496565,catapult,BRAM,0,catapult_fpga_area
Throughput,1.92316568457006,catapult,CLB,385,catapult_fpga_area
Throughput,1.92316568457006,catapult,LUT,2106,catapult_fpga_area
Throughput,1.92316568457006,catapult,FF,320,catapult_fpga_area
Throughput,1.92316568457006,catapult,DSP,1,catapult_fpga_area
Throughput,1.92316568457006,catapult,BRAM,0,catapult_fpga_area
Throughput,2.12088177780794,catapult,CLB,427,catapult_fpga_area
Throughput,2.12088177780794,catapult,LUT,2090,catapult_fpga_area
Throughput,2.12088177780794,catapult,FF,324,catapult_fpga_area
Throughput,2.12088177780794,catapult,DSP,1,catapult_fpga_area
Throughput,2.12088177780794,catapult,BRAM,0,catapult_fpga_area
Throughput,2.17940894429431,catapult,CLB,360,catapult_fpga_area
Throughput,2.17940894429431,catapult,LUT,2004,catapult_fpga_area
Throughput,2.17940894429431,catapult,FF,325,catapult_fpga_area
Throughput,2.17940894429431,catapult,DSP,1,catapult_fpga_area
Throughput,2.17940894429431,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14895711111398,catapult,CLB,416,catapult_fpga_area
Throughput,2.14895711111398,catapult,LUT,2074,catapult_fpga_area
Throughput,2.14895711111398,catapult,FF,326,catapult_fpga_area
Throughput,2.14895711111398,catapult,DSP,1,catapult_fpga_area
Throughput,2.14895711111398,catapult,BRAM,0,catapult_fpga_area
Throughput,1.488000023808,catapult,CLB,354,catapult_fpga_area
Throughput,1.488000023808,catapult,LUT,2104,catapult_fpga_area
Throughput,1.488000023808,catapult,FF,372,catapult_fpga_area
Throughput,1.488000023808,catapult,DSP,1,catapult_fpga_area
Throughput,1.488000023808,catapult,BRAM,0,catapult_fpga_area
Throughput,1.64649978842478,catapult,CLB,453,catapult_fpga_area
Throughput,1.64649978842478,catapult,LUT,2719,catapult_fpga_area
Throughput,1.64649978842478,catapult,FF,411,catapult_fpga_area
Throughput,1.64649978842478,catapult,DSP,1,catapult_fpga_area
Throughput,1.64649978842478,catapult,BRAM,0,catapult_fpga_area
Throughput,1.86641333216371,catapult,CLB,406,catapult_fpga_area
Throughput,1.86641333216371,catapult,LUT,2373,catapult_fpga_area
Throughput,1.86641333216371,catapult,FF,347,catapult_fpga_area
Throughput,1.86641333216371,catapult,DSP,1,catapult_fpga_area
Throughput,1.86641333216371,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94346461436803,catapult,CLB,463,catapult_fpga_area
Throughput,1.94346461436803,catapult,LUT,2381,catapult_fpga_area
Throughput,1.94346461436803,catapult,FF,347,catapult_fpga_area
Throughput,1.94346461436803,catapult,DSP,1,catapult_fpga_area
Throughput,1.94346461436803,catapult,BRAM,0,catapult_fpga_area
Throughput,2.0614306328592,catapult,CLB,468,catapult_fpga_area
Throughput,2.0614306328592,catapult,LUT,2364,catapult_fpga_area
Throughput,2.0614306328592,catapult,FF,348,catapult_fpga_area
Throughput,2.0614306328592,catapult,DSP,1,catapult_fpga_area
Throughput,2.0614306328592,catapult,BRAM,0,catapult_fpga_area
Throughput,2.03792164598855,catapult,CLB,402,catapult_fpga_area
Throughput,2.03792164598855,catapult,LUT,2232,catapult_fpga_area
Throughput,2.03792164598855,catapult,FF,349,catapult_fpga_area
Throughput,2.03792164598855,catapult,DSP,1,catapult_fpga_area
Throughput,2.03792164598855,catapult,BRAM,0,catapult_fpga_area
Throughput,1.37070984950977,catapult,CLB,686,catapult_fpga_area
Throughput,1.37070984950977,catapult,LUT,4586,catapult_fpga_area
Throughput,1.37070984950977,catapult,FF,459,catapult_fpga_area
Throughput,1.37070984950977,catapult,DSP,1,catapult_fpga_area
Throughput,1.37070984950977,catapult,BRAM,0,catapult_fpga_area
Throughput,1.70397520375283,catapult,CLB,643,catapult_fpga_area
Throughput,1.70397520375283,catapult,LUT,4221,catapult_fpga_area
Throughput,1.70397520375283,catapult,FF,374,catapult_fpga_area
Throughput,1.70397520375283,catapult,DSP,1,catapult_fpga_area
Throughput,1.70397520375283,catapult,BRAM,0,catapult_fpga_area
Throughput,1.75397055083445,catapult,CLB,488,catapult_fpga_area
Throughput,1.75397055083445,catapult,LUT,2946,catapult_fpga_area
Throughput,1.75397055083445,catapult,FF,302,catapult_fpga_area
Throughput,1.75397055083445,catapult,DSP,1,catapult_fpga_area
Throughput,1.75397055083445,catapult,BRAM,0,catapult_fpga_area
Throughput,1.88090840352257,catapult,CLB,484,catapult_fpga_area
Throughput,1.88090840352257,catapult,LUT,2901,catapult_fpga_area
Throughput,1.88090840352257,catapult,FF,306,catapult_fpga_area
Throughput,1.88090840352257,catapult,DSP,1,catapult_fpga_area
Throughput,1.88090840352257,catapult,BRAM,0,catapult_fpga_area
Throughput,1.96130732901323,catapult,CLB,538,catapult_fpga_area
Throughput,1.96130732901323,catapult,LUT,2959,catapult_fpga_area
Throughput,1.96130732901323,catapult,FF,307,catapult_fpga_area
Throughput,1.96130732901323,catapult,DSP,1,catapult_fpga_area
Throughput,1.96130732901323,catapult,BRAM,0,catapult_fpga_area
Throughput,1.9716399312292,catapult,CLB,566,catapult_fpga_area
Throughput,1.9716399312292,catapult,LUT,3133,catapult_fpga_area
Throughput,1.9716399312292,catapult,FF,308,catapult_fpga_area
Throughput,1.9716399312292,catapult,DSP,1,catapult_fpga_area
Throughput,1.9716399312292,catapult,BRAM,0,catapult_fpga_area
Throughput,1.47012773939928,catapult,CLB,425,catapult_fpga_area
Throughput,1.47012773939928,catapult,LUT,2388,catapult_fpga_area
Throughput,1.47012773939928,catapult,FF,406,catapult_fpga_area
Throughput,1.47012773939928,catapult,DSP,1,catapult_fpga_area
Throughput,1.47012773939928,catapult,BRAM,0,catapult_fpga_area
Throughput,1.61639934115563,catapult,CLB,622,catapult_fpga_area
Throughput,1.61639934115563,catapult,LUT,3787,catapult_fpga_area
Throughput,1.61639934115563,catapult,FF,451,catapult_fpga_area
Throughput,1.61639934115563,catapult,DSP,1,catapult_fpga_area
Throughput,1.61639934115563,catapult,BRAM,0,catapult_fpga_area
Throughput,1.77328231009033,catapult,CLB,497,catapult_fpga_area
Throughput,1.77328231009033,catapult,LUT,2905,catapult_fpga_area
Throughput,1.77328231009033,catapult,FF,385,catapult_fpga_area
Throughput,1.77328231009033,catapult,DSP,1,catapult_fpga_area
Throughput,1.77328231009033,catapult,BRAM,0,catapult_fpga_area
Throughput,1.86534451047764,catapult,CLB,510,catapult_fpga_area
Throughput,1.86534451047764,catapult,LUT,2881,catapult_fpga_area
Throughput,1.86534451047764,catapult,FF,385,catapult_fpga_area
Throughput,1.86534451047764,catapult,DSP,1,catapult_fpga_area
Throughput,1.86534451047764,catapult,BRAM,0,catapult_fpga_area
Throughput,2.02365654501118,catapult,CLB,566,catapult_fpga_area
Throughput,2.02365654501118,catapult,LUT,3009,catapult_fpga_area
Throughput,2.02365654501118,catapult,FF,386,catapult_fpga_area
Throughput,2.02365654501118,catapult,DSP,1,catapult_fpga_area
Throughput,2.02365654501118,catapult,BRAM,0,catapult_fpga_area
Throughput,1.92982760849973,catapult,CLB,405,catapult_fpga_area
Throughput,1.92982760849973,catapult,LUT,2501,catapult_fpga_area
Throughput,1.92982760849973,catapult,FF,387,catapult_fpga_area
Throughput,1.92982760849973,catapult,DSP,1,catapult_fpga_area
Throughput,1.92982760849973,catapult,BRAM,0,catapult_fpga_area
Throughput,1.48941177171488,catapult,CLB,532,catapult_fpga_area
Throughput,1.48941177171488,catapult,LUT,2988,catapult_fpga_area
Throughput,1.48941177171488,catapult,FF,454,catapult_fpga_area
Throughput,1.48941177171488,catapult,DSP,1,catapult_fpga_area
Throughput,1.48941177171488,catapult,BRAM,0,catapult_fpga_area
Throughput,1.60081705702591,catapult,CLB,614,catapult_fpga_area
Throughput,1.60081705702591,catapult,LUT,3479,catapult_fpga_area
Throughput,1.60081705702591,catapult,FF,486,catapult_fpga_area
Throughput,1.60081705702591,catapult,DSP,1,catapult_fpga_area
Throughput,1.60081705702591,catapult,BRAM,0,catapult_fpga_area
Throughput,1.80666188503488,catapult,CLB,579,catapult_fpga_area
Throughput,1.80666188503488,catapult,LUT,3137,catapult_fpga_area
Throughput,1.80666188503488,catapult,FF,400,catapult_fpga_area
Throughput,1.80666188503488,catapult,DSP,1,catapult_fpga_area
Throughput,1.80666188503488,catapult,BRAM,0,catapult_fpga_area
Throughput,1.88867399975825,catapult,CLB,583,catapult_fpga_area
Throughput,1.88867399975825,catapult,LUT,2990,catapult_fpga_area
Throughput,1.88867399975825,catapult,FF,400,catapult_fpga_area
Throughput,1.88867399975825,catapult,DSP,1,catapult_fpga_area
Throughput,1.88867399975825,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94767000237616,catapult,CLB,548,catapult_fpga_area
Throughput,1.94767000237616,catapult,LUT,2829,catapult_fpga_area
Throughput,1.94767000237616,catapult,FF,401,catapult_fpga_area
Throughput,1.94767000237616,catapult,DSP,1,catapult_fpga_area
Throughput,1.94767000237616,catapult,BRAM,0,catapult_fpga_area
Throughput,1.95522151682175,catapult,CLB,508,catapult_fpga_area
Throughput,1.95522151682175,catapult,LUT,2929,catapult_fpga_area
Throughput,1.95522151682175,catapult,FF,404,catapult_fpga_area
Throughput,1.95522151682175,catapult,DSP,1,catapult_fpga_area
Throughput,1.95522151682175,catapult,BRAM,0,catapult_fpga_area
Throughput,1.44165756019641,catapult,CLB,481,catapult_fpga_area
Throughput,1.44165756019641,catapult,LUT,2365,catapult_fpga_area
Throughput,1.44165756019641,catapult,FF,440,catapult_fpga_area
Throughput,1.44165756019641,catapult,DSP,1,catapult_fpga_area
Throughput,1.44165756019641,catapult,BRAM,0,catapult_fpga_area
Throughput,1.69160944797709,catapult,CLB,660,catapult_fpga_area
Throughput,1.69160944797709,catapult,LUT,4140,catapult_fpga_area
Throughput,1.69160944797709,catapult,FF,393,catapult_fpga_area
Throughput,1.69160944797709,catapult,DSP,1,catapult_fpga_area
Throughput,1.69160944797709,catapult,BRAM,0,catapult_fpga_area
Throughput,1.8211718512394,catapult,CLB,650,catapult_fpga_area
Throughput,1.8211718512394,catapult,LUT,3519,catapult_fpga_area
Throughput,1.8211718512394,catapult,FF,328,catapult_fpga_area
Throughput,1.8211718512394,catapult,DSP,1,catapult_fpga_area
Throughput,1.8211718512394,catapult,BRAM,0,catapult_fpga_area
Throughput,1.92780746601275,catapult,CLB,655,catapult_fpga_area
Throughput,1.92780746601275,catapult,LUT,3562,catapult_fpga_area
Throughput,1.92780746601275,catapult,FF,320,catapult_fpga_area
Throughput,1.92780746601275,catapult,DSP,1,catapult_fpga_area
Throughput,1.92780746601275,catapult,BRAM,0,catapult_fpga_area
Throughput,2.03223118661979,catapult,CLB,591,catapult_fpga_area
Throughput,2.03223118661979,catapult,LUT,3449,catapult_fpga_area
Throughput,2.03223118661979,catapult,FF,326,catapult_fpga_area
Throughput,2.03223118661979,catapult,DSP,1,catapult_fpga_area
Throughput,2.03223118661979,catapult,BRAM,0,catapult_fpga_area
Throughput,1.96671917806872,catapult,CLB,521,catapult_fpga_area
Throughput,1.96671917806872,catapult,LUT,2949,catapult_fpga_area
Throughput,1.96671917806872,catapult,FF,322,catapult_fpga_area
Throughput,1.96671917806872,catapult,DSP,1,catapult_fpga_area
Throughput,1.96671917806872,catapult,BRAM,0,catapult_fpga_area
Throughput,1.35283032396228,catapult,CLB,1048,catapult_fpga_area
Throughput,1.35283032396228,catapult,LUT,6627,catapult_fpga_area
Throughput,1.35283032396228,catapult,FF,468,catapult_fpga_area
Throughput,1.35283032396228,catapult,DSP,1,catapult_fpga_area
Throughput,1.35283032396228,catapult,BRAM,0,catapult_fpga_area
Throughput,1.67089123667673,catapult,CLB,904,catapult_fpga_area
Throughput,1.67089123667673,catapult,LUT,5750,catapult_fpga_area
Throughput,1.67089123667673,catapult,FF,367,catapult_fpga_area
Throughput,1.67089123667673,catapult,DSP,1,catapult_fpga_area
Throughput,1.67089123667673,catapult,BRAM,0,catapult_fpga_area
Throughput,1.8268076718615,catapult,CLB,701,catapult_fpga_area
Throughput,1.8268076718615,catapult,LUT,3972,catapult_fpga_area
Throughput,1.8268076718615,catapult,FF,305,catapult_fpga_area
Throughput,1.8268076718615,catapult,DSP,1,catapult_fpga_area
Throughput,1.8268076718615,catapult,BRAM,0,catapult_fpga_area
Throughput,1.89790054241998,catapult,CLB,703,catapult_fpga_area
Throughput,1.89790054241998,catapult,LUT,4152,catapult_fpga_area
Throughput,1.89790054241998,catapult,FF,316,catapult_fpga_area
Throughput,1.89790054241998,catapult,DSP,1,catapult_fpga_area
Throughput,1.89790054241998,catapult,BRAM,0,catapult_fpga_area
Throughput,2.00082433962793,catapult,CLB,688,catapult_fpga_area
Throughput,2.00082433962793,catapult,LUT,4195,catapult_fpga_area
Throughput,2.00082433962793,catapult,FF,307,catapult_fpga_area
Throughput,2.00082433962793,catapult,DSP,1,catapult_fpga_area
Throughput,2.00082433962793,catapult,BRAM,0,catapult_fpga_area
Throughput,1.93436693006296,catapult,CLB,664,catapult_fpga_area
Throughput,1.93436693006296,catapult,LUT,4063,catapult_fpga_area
Throughput,1.93436693006296,catapult,FF,325,catapult_fpga_area
Throughput,1.93436693006296,catapult,DSP,1,catapult_fpga_area
Throughput,1.93436693006296,catapult,BRAM,0,catapult_fpga_area
Throughput,1.62302092885488,catapult,CLB,224,catapult_fpga_area
Throughput,1.62302092885488,catapult,LUT,1443,catapult_fpga_area
Throughput,1.62302092885488,catapult,FF,281,catapult_fpga_area
Throughput,1.62302092885488,catapult,DSP,1,catapult_fpga_area
Throughput,1.62302092885488,catapult,BRAM,0,catapult_fpga_area
Throughput,1.79542239107172,catapult,CLB,198,catapult_fpga_area
Throughput,1.79542239107172,catapult,LUT,1232,catapult_fpga_area
Throughput,1.79542239107172,catapult,FF,282,catapult_fpga_area
Throughput,1.79542239107172,catapult,DSP,1,catapult_fpga_area
Throughput,1.79542239107172,catapult,BRAM,0,catapult_fpga_area
Throughput,2.08059388471845,catapult,CLB,177,catapult_fpga_area
Throughput,2.08059388471845,catapult,LUT,1090,catapult_fpga_area
Throughput,2.08059388471845,catapult,FF,253,catapult_fpga_area
Throughput,2.08059388471845,catapult,DSP,1,catapult_fpga_area
Throughput,2.08059388471845,catapult,BRAM,0,catapult_fpga_area
Throughput,2.12088177780794,catapult,CLB,199,catapult_fpga_area
Throughput,2.12088177780794,catapult,LUT,1098,catapult_fpga_area
Throughput,2.12088177780794,catapult,FF,253,catapult_fpga_area
Throughput,2.12088177780794,catapult,DSP,1,catapult_fpga_area
Throughput,2.12088177780794,catapult,BRAM,0,catapult_fpga_area
Throughput,2.24148404175436,catapult,CLB,193,catapult_fpga_area
Throughput,2.24148404175436,catapult,LUT,1083,catapult_fpga_area
Throughput,2.24148404175436,catapult,FF,252,catapult_fpga_area
Throughput,2.24148404175436,catapult,DSP,1,catapult_fpga_area
Throughput,2.24148404175436,catapult,BRAM,0,catapult_fpga_area
Throughput,2.35612332891953,catapult,CLB,183,catapult_fpga_area
Throughput,2.35612332891953,catapult,LUT,1048,catapult_fpga_area
Throughput,2.35612332891953,catapult,FF,255,catapult_fpga_area
Throughput,2.35612332891953,catapult,DSP,1,catapult_fpga_area
Throughput,2.35612332891953,catapult,BRAM,0,catapult_fpga_area
Throughput,1.69805233397293,catapult,CLB,280,catapult_fpga_area
Throughput,1.69805233397293,catapult,LUT,1717,catapult_fpga_area
Throughput,1.69805233397293,catapult,FF,343,catapult_fpga_area
Throughput,1.69805233397293,catapult,DSP,1,catapult_fpga_area
Throughput,1.69805233397293,catapult,BRAM,0,catapult_fpga_area
Throughput,2.01539763795397,catapult,CLB,262,catapult_fpga_area
Throughput,2.01539763795397,catapult,LUT,1571,catapult_fpga_area
Throughput,2.01539763795397,catapult,FF,295,catapult_fpga_area
Throughput,2.01539763795397,catapult,DSP,1,catapult_fpga_area
Throughput,2.01539763795397,catapult,BRAM,0,catapult_fpga_area
Throughput,1.89490838117977,catapult,CLB,189,catapult_fpga_area
Throughput,1.89490838117977,catapult,LUT,1178,catapult_fpga_area
Throughput,1.89490838117977,catapult,FF,269,catapult_fpga_area
Throughput,1.89490838117977,catapult,DSP,1,catapult_fpga_area
Throughput,1.89490838117977,catapult,BRAM,0,catapult_fpga_area
Throughput,2.28946639406753,catapult,CLB,190,catapult_fpga_area
Throughput,2.28946639406753,catapult,LUT,1124,catapult_fpga_area
Throughput,2.28946639406753,catapult,FF,270,catapult_fpga_area
Throughput,2.28946639406753,catapult,DSP,1,catapult_fpga_area
Throughput,2.28946639406753,catapult,BRAM,0,catapult_fpga_area
Throughput,2.23005715636492,catapult,CLB,182,catapult_fpga_area
Throughput,2.23005715636492,catapult,LUT,1139,catapult_fpga_area
Throughput,2.23005715636492,catapult,FF,269,catapult_fpga_area
Throughput,2.23005715636492,catapult,DSP,1,catapult_fpga_area
Throughput,2.23005715636492,catapult,BRAM,0,catapult_fpga_area
Throughput,2.47512499381219,catapult,CLB,182,catapult_fpga_area
Throughput,2.47512499381219,catapult,LUT,1106,catapult_fpga_area
Throughput,2.47512499381219,catapult,FF,272,catapult_fpga_area
Throughput,2.47512499381219,catapult,DSP,1,catapult_fpga_area
Throughput,2.47512499381219,catapult,BRAM,0,catapult_fpga_area
Throughput,1.60191974061716,catapult,CLB,237,catapult_fpga_area
Throughput,1.60191974061716,catapult,LUT,1487,catapult_fpga_area
Throughput,1.60191974061716,catapult,FF,351,catapult_fpga_area
Throughput,1.60191974061716,catapult,DSP,1,catapult_fpga_area
Throughput,1.60191974061716,catapult,BRAM,0,catapult_fpga_area
Throughput,1.87222442728655,catapult,CLB,235,catapult_fpga_area
Throughput,1.87222442728655,catapult,LUT,1424,catapult_fpga_area
Throughput,1.87222442728655,catapult,FF,317,catapult_fpga_area
Throughput,1.87222442728655,catapult,DSP,1,catapult_fpga_area
Throughput,1.87222442728655,catapult,BRAM,0,catapult_fpga_area
Throughput,2.3189427476225,catapult,CLB,200,catapult_fpga_area
Throughput,2.3189427476225,catapult,LUT,1204,catapult_fpga_area
Throughput,2.3189427476225,catapult,FF,287,catapult_fpga_area
Throughput,2.3189427476225,catapult,DSP,1,catapult_fpga_area
Throughput,2.3189427476225,catapult,BRAM,0,catapult_fpga_area
Throughput,2.15639933065365,catapult,CLB,202,catapult_fpga_area
Throughput,2.15639933065365,catapult,LUT,1128,catapult_fpga_area
Throughput,2.15639933065365,catapult,FF,288,catapult_fpga_area
Throughput,2.15639933065365,catapult,DSP,1,catapult_fpga_area
Throughput,2.15639933065365,catapult,BRAM,0,catapult_fpga_area
Throughput,2.16234450040111,catapult,CLB,217,catapult_fpga_area
Throughput,2.16234450040111,catapult,LUT,1228,catapult_fpga_area
Throughput,2.16234450040111,catapult,FF,289,catapult_fpga_area
Throughput,2.16234450040111,catapult,DSP,1,catapult_fpga_area
Throughput,2.16234450040111,catapult,BRAM,0,catapult_fpga_area
Throughput,2.03248314563351,catapult,CLB,196,catapult_fpga_area
Throughput,2.03248314563351,catapult,LUT,1224,catapult_fpga_area
Throughput,2.03248314563351,catapult,FF,290,catapult_fpga_area
Throughput,2.03248314563351,catapult,DSP,1,catapult_fpga_area
Throughput,2.03248314563351,catapult,BRAM,0,catapult_fpga_area
Throughput,1.68147768258746,catapult,CLB,324,catapult_fpga_area
Throughput,1.68147768258746,catapult,LUT,2059,catapult_fpga_area
Throughput,1.68147768258746,catapult,FF,390,catapult_fpga_area
Throughput,1.68147768258746,catapult,DSP,1,catapult_fpga_area
Throughput,1.68147768258746,catapult,BRAM,0,catapult_fpga_area
Throughput,1.77323828776111,catapult,CLB,338,catapult_fpga_area
Throughput,1.77323828776111,catapult,LUT,2114,catapult_fpga_area
Throughput,1.77323828776111,catapult,FF,259,catapult_fpga_area
Throughput,1.77323828776111,catapult,DSP,1,catapult_fpga_area
Throughput,1.77323828776111,catapult,BRAM,0,catapult_fpga_area
Throughput,1.90593450827843,catapult,CLB,361,catapult_fpga_area
Throughput,1.90593450827843,catapult,LUT,2032,catapult_fpga_area
Throughput,1.90593450827843,catapult,FF,240,catapult_fpga_area
Throughput,1.90593450827843,catapult,DSP,1,catapult_fpga_area
Throughput,1.90593450827843,catapult,BRAM,0,catapult_fpga_area
Throughput,2.17075600919532,catapult,CLB,350,catapult_fpga_area
Throughput,2.17075600919532,catapult,LUT,2025,catapult_fpga_area
Throughput,2.17075600919532,catapult,FF,241,catapult_fpga_area
Throughput,2.17075600919532,catapult,DSP,1,catapult_fpga_area
Throughput,2.17075600919532,catapult,BRAM,0,catapult_fpga_area
Throughput,2.17514247183191,catapult,CLB,334,catapult_fpga_area
Throughput,2.17514247183191,catapult,LUT,1985,catapult_fpga_area
Throughput,2.17514247183191,catapult,FF,238,catapult_fpga_area
Throughput,2.17514247183191,catapult,DSP,1,catapult_fpga_area
Throughput,2.17514247183191,catapult,BRAM,0,catapult_fpga_area
Throughput,2.313748990627,catapult,CLB,319,catapult_fpga_area
Throughput,2.313748990627,catapult,LUT,1978,catapult_fpga_area
Throughput,2.313748990627,catapult,FF,243,catapult_fpga_area
Throughput,2.313748990627,catapult,DSP,1,catapult_fpga_area
Throughput,2.313748990627,catapult,BRAM,0,catapult_fpga_area
Throughput,1.67051999946543,catapult,CLB,230,catapult_fpga_area
Throughput,1.67051999946543,catapult,LUT,1465,catapult_fpga_area
Throughput,1.67051999946543,catapult,FF,383,catapult_fpga_area
Throughput,1.67051999946543,catapult,DSP,1,catapult_fpga_area
Throughput,1.67051999946543,catapult,BRAM,0,catapult_fpga_area
Throughput,1.81386481991043,catapult,CLB,286,catapult_fpga_area
Throughput,1.81386481991043,catapult,LUT,1709,catapult_fpga_area
Throughput,1.81386481991043,catapult,FF,353,catapult_fpga_area
Throughput,1.81386481991043,catapult,DSP,1,catapult_fpga_area
Throughput,1.81386481991043,catapult,BRAM,0,catapult_fpga_area
Throughput,1.97996669696016,catapult,CLB,232,catapult_fpga_area
Throughput,1.97996669696016,catapult,LUT,1432,catapult_fpga_area
Throughput,1.97996669696016,catapult,FF,324,catapult_fpga_area
Throughput,1.97996669696016,catapult,DSP,1,catapult_fpga_area
Throughput,1.97996669696016,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14325517596125,catapult,CLB,231,catapult_fpga_area
Throughput,2.14325517596125,catapult,LUT,1378,catapult_fpga_area
Throughput,2.14325517596125,catapult,FF,325,catapult_fpga_area
Throughput,2.14325517596125,catapult,DSP,1,catapult_fpga_area
Throughput,2.14325517596125,catapult,BRAM,0,catapult_fpga_area
Throughput,2.17663383577298,catapult,CLB,249,catapult_fpga_area
Throughput,2.17663383577298,catapult,LUT,1386,catapult_fpga_area
Throughput,2.17663383577298,catapult,FF,324,catapult_fpga_area
Throughput,2.17663383577298,catapult,DSP,1,catapult_fpga_area
Throughput,2.17663383577298,catapult,BRAM,0,catapult_fpga_area
Throughput,2.29863392186024,catapult,CLB,233,catapult_fpga_area
Throughput,2.29863392186024,catapult,LUT,1373,catapult_fpga_area
Throughput,2.29863392186024,catapult,FF,327,catapult_fpga_area
Throughput,2.29863392186024,catapult,DSP,1,catapult_fpga_area
Throughput,2.29863392186024,catapult,BRAM,0,catapult_fpga_area
Throughput,1.56441151532028,catapult,CLB,276,catapult_fpga_area
Throughput,1.56441151532028,catapult,LUT,1711,catapult_fpga_area
Throughput,1.56441151532028,catapult,FF,313,catapult_fpga_area
Throughput,1.56441151532028,catapult,DSP,1,catapult_fpga_area
Throughput,1.56441151532028,catapult,BRAM,0,catapult_fpga_area
Throughput,1.76433744718015,catapult,CLB,325,catapult_fpga_area
Throughput,1.76433744718015,catapult,LUT,1989,catapult_fpga_area
Throughput,1.76433744718015,catapult,FF,365,catapult_fpga_area
Throughput,1.76433744718015,catapult,DSP,1,catapult_fpga_area
Throughput,1.76433744718015,catapult,BRAM,0,catapult_fpga_area
Throughput,1.81534328141452,catapult,CLB,253,catapult_fpga_area
Throughput,1.81534328141452,catapult,LUT,1641,catapult_fpga_area
Throughput,1.81534328141452,catapult,FF,343,catapult_fpga_area
Throughput,1.81534328141452,catapult,DSP,1,catapult_fpga_area
Throughput,1.81534328141452,catapult,BRAM,0,catapult_fpga_area
Throughput,1.9387359441644,catapult,CLB,268,catapult_fpga_area
Throughput,1.9387359441644,catapult,LUT,1617,catapult_fpga_area
Throughput,1.9387359441644,catapult,FF,344,catapult_fpga_area
Throughput,1.9387359441644,catapult,DSP,1,catapult_fpga_area
Throughput,1.9387359441644,catapult,BRAM,0,catapult_fpga_area
Throughput,2.05873149200389,catapult,CLB,256,catapult_fpga_area
Throughput,2.05873149200389,catapult,LUT,1577,catapult_fpga_area
Throughput,2.05873149200389,catapult,FF,343,catapult_fpga_area
Throughput,2.05873149200389,catapult,DSP,1,catapult_fpga_area
Throughput,2.05873149200389,catapult,BRAM,0,catapult_fpga_area
Throughput,2.08688538616771,catapult,CLB,282,catapult_fpga_area
Throughput,2.08688538616771,catapult,LUT,1584,catapult_fpga_area
Throughput,2.08688538616771,catapult,FF,346,catapult_fpga_area
Throughput,2.08688538616771,catapult,DSP,1,catapult_fpga_area
Throughput,2.08688538616771,catapult,BRAM,0,catapult_fpga_area
Throughput,1.67706446635809,catapult,CLB,223,catapult_fpga_area
Throughput,1.67706446635809,catapult,LUT,1410,catapult_fpga_area
Throughput,1.67706446635809,catapult,FF,309,catapult_fpga_area
Throughput,1.67706446635809,catapult,DSP,1,catapult_fpga_area
Throughput,1.67706446635809,catapult,BRAM,0,catapult_fpga_area
Throughput,1.76092920712402,catapult,CLB,305,catapult_fpga_area
Throughput,1.76092920712402,catapult,LUT,1837,catapult_fpga_area
Throughput,1.76092920712402,catapult,FF,273,catapult_fpga_area
Throughput,1.76092920712402,catapult,DSP,1,catapult_fpga_area
Throughput,1.76092920712402,catapult,BRAM,0,catapult_fpga_area
Throughput,1.95578746848737,catapult,CLB,258,catapult_fpga_area
Throughput,1.95578746848737,catapult,LUT,1591,catapult_fpga_area
Throughput,1.95578746848737,catapult,FF,244,catapult_fpga_area
Throughput,1.95578746848737,catapult,DSP,1,catapult_fpga_area
Throughput,1.95578746848737,catapult,BRAM,0,catapult_fpga_area
Throughput,2.23827312751666,catapult,CLB,258,catapult_fpga_area
Throughput,2.23827312751666,catapult,LUT,1558,catapult_fpga_area
Throughput,2.23827312751666,catapult,FF,245,catapult_fpga_area
Throughput,2.23827312751666,catapult,DSP,1,catapult_fpga_area
Throughput,2.23827312751666,catapult,BRAM,0,catapult_fpga_area
Throughput,2.15790234628722,catapult,CLB,258,catapult_fpga_area
Throughput,2.15790234628722,catapult,LUT,1573,catapult_fpga_area
Throughput,2.15790234628722,catapult,FF,244,catapult_fpga_area
Throughput,2.15790234628722,catapult,DSP,1,catapult_fpga_area
Throughput,2.15790234628722,catapult,BRAM,0,catapult_fpga_area
Throughput,2.24486543154171,catapult,CLB,253,catapult_fpga_area
Throughput,2.24486543154171,catapult,LUT,1540,catapult_fpga_area
Throughput,2.24486543154171,catapult,FF,247,catapult_fpga_area
Throughput,2.24486543154171,catapult,DSP,1,catapult_fpga_area
Throughput,2.24486543154171,catapult,BRAM,0,catapult_fpga_area
Throughput,1.50969146435543,catapult,CLB,530,catapult_fpga_area
Throughput,1.50969146435543,catapult,LUT,3244,catapult_fpga_area
Throughput,1.50969146435543,catapult,FF,440,catapult_fpga_area
Throughput,1.50969146435543,catapult,DSP,1,catapult_fpga_area
Throughput,1.50969146435543,catapult,BRAM,0,catapult_fpga_area
Throughput,1.75827576445435,catapult,CLB,467,catapult_fpga_area
Throughput,1.75827576445435,catapult,LUT,3015,catapult_fpga_area
Throughput,1.75827576445435,catapult,FF,277,catapult_fpga_area
Throughput,1.75827576445435,catapult,DSP,1,catapult_fpga_area
Throughput,1.75827576445435,catapult,BRAM,0,catapult_fpga_area
Throughput,1.90824763711236,catapult,CLB,419,catapult_fpga_area
Throughput,1.90824763711236,catapult,LUT,2635,catapult_fpga_area
Throughput,1.90824763711236,catapult,FF,247,catapult_fpga_area
Throughput,1.90824763711236,catapult,DSP,1,catapult_fpga_area
Throughput,1.90824763711236,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14630502857805,catapult,CLB,429,catapult_fpga_area
Throughput,2.14630502857805,catapult,LUT,2607,catapult_fpga_area
Throughput,2.14630502857805,catapult,FF,245,catapult_fpga_area
Throughput,2.14630502857805,catapult,DSP,1,catapult_fpga_area
Throughput,2.14630502857805,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14287857164286,catapult,CLB,429,catapult_fpga_area
Throughput,2.14287857164286,catapult,LUT,2588,catapult_fpga_area
Throughput,2.14287857164286,catapult,FF,246,catapult_fpga_area
Throughput,2.14287857164286,catapult,DSP,1,catapult_fpga_area
Throughput,2.14287857164286,catapult,BRAM,0,catapult_fpga_area
Throughput,2.17715985143061,catapult,CLB,419,catapult_fpga_area
Throughput,2.17715985143061,catapult,LUT,2580,catapult_fpga_area
Throughput,2.17715985143061,catapult,FF,248,catapult_fpga_area
Throughput,2.17715985143061,catapult,DSP,1,catapult_fpga_area
Throughput,2.17715985143061,catapult,BRAM,0,catapult_fpga_area
Throughput,1.70993661264977,catapult,CLB,348,catapult_fpga_area
Throughput,1.70993661264977,catapult,LUT,2072,catapult_fpga_area
Throughput,1.70993661264977,catapult,FF,366,catapult_fpga_area
Throughput,1.70993661264977,catapult,DSP,1,catapult_fpga_area
Throughput,1.70993661264977,catapult,BRAM,0,catapult_fpga_area
Throughput,2.25019970522384,catapult,CLB,327,catapult_fpga_area
Throughput,2.25019970522384,catapult,LUT,1924,catapult_fpga_area
Throughput,2.25019970522384,catapult,FF,339,catapult_fpga_area
Throughput,2.25019970522384,catapult,DSP,1,catapult_fpga_area
Throughput,2.25019970522384,catapult,BRAM,0,catapult_fpga_area
Throughput,2.07069347524486,catapult,CLB,257,catapult_fpga_area
Throughput,2.07069347524486,catapult,LUT,1445,catapult_fpga_area
Throughput,2.07069347524486,catapult,FF,290,catapult_fpga_area
Throughput,2.07069347524486,catapult,DSP,1,catapult_fpga_area
Throughput,2.07069347524486,catapult,BRAM,0,catapult_fpga_area
Throughput,2.32020714809418,catapult,CLB,263,catapult_fpga_area
Throughput,2.32020714809418,catapult,LUT,1488,catapult_fpga_area
Throughput,2.32020714809418,catapult,FF,292,catapult_fpga_area
Throughput,2.32020714809418,catapult,DSP,1,catapult_fpga_area
Throughput,2.32020714809418,catapult,BRAM,0,catapult_fpga_area
Throughput,2.64421551414126,catapult,CLB,247,catapult_fpga_area
Throughput,2.64421551414126,catapult,LUT,1443,catapult_fpga_area
Throughput,2.64421551414126,catapult,FF,291,catapult_fpga_area
Throughput,2.64421551414126,catapult,DSP,1,catapult_fpga_area
Throughput,2.64421551414126,catapult,BRAM,0,catapult_fpga_area
Throughput,2.18391632979757,catapult,CLB,247,catapult_fpga_area
Throughput,2.18391632979757,catapult,LUT,1435,catapult_fpga_area
Throughput,2.18391632979757,catapult,FF,295,catapult_fpga_area
Throughput,2.18391632979757,catapult,DSP,1,catapult_fpga_area
Throughput,2.18391632979757,catapult,BRAM,0,catapult_fpga_area
Throughput,2.18223399658699,catapult,CLB,418,catapult_fpga_area
Throughput,2.18223399658699,catapult,LUT,2501,catapult_fpga_area
Throughput,2.18223399658699,catapult,FF,422,catapult_fpga_area
Throughput,2.18223399658699,catapult,DSP,1,catapult_fpga_area
Throughput,2.18223399658699,catapult,BRAM,0,catapult_fpga_area
Throughput,2.11119227472523,catapult,CLB,375,catapult_fpga_area
Throughput,2.11119227472523,catapult,LUT,2287,catapult_fpga_area
Throughput,2.11119227472523,catapult,FF,351,catapult_fpga_area
Throughput,2.11119227472523,catapult,DSP,1,catapult_fpga_area
Throughput,2.11119227472523,catapult,BRAM,0,catapult_fpga_area
Throughput,1.82767242261635,catapult,CLB,307,catapult_fpga_area
Throughput,1.82767242261635,catapult,LUT,1824,catapult_fpga_area
Throughput,1.82767242261635,catapult,FF,305,catapult_fpga_area
Throughput,1.82767242261635,catapult,DSP,1,catapult_fpga_area
Throughput,1.82767242261635,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14597340280565,catapult,CLB,287,catapult_fpga_area
Throughput,2.14597340280565,catapult,LUT,1740,catapult_fpga_area
Throughput,2.14597340280565,catapult,FF,309,catapult_fpga_area
Throughput,2.14597340280565,catapult,DSP,1,catapult_fpga_area
Throughput,2.14597340280565,catapult,BRAM,0,catapult_fpga_area
Throughput,2.2232004304116,catapult,CLB,270,catapult_fpga_area
Throughput,2.2232004304116,catapult,LUT,1733,catapult_fpga_area
Throughput,2.2232004304116,catapult,FF,307,catapult_fpga_area
Throughput,2.2232004304116,catapult,DSP,1,catapult_fpga_area
Throughput,2.2232004304116,catapult,BRAM,0,catapult_fpga_area
Throughput,2.02350093991619,catapult,CLB,292,catapult_fpga_area
Throughput,2.02350093991619,catapult,LUT,1780,catapult_fpga_area
Throughput,2.02350093991619,catapult,FF,311,catapult_fpga_area
Throughput,2.02350093991619,catapult,DSP,1,catapult_fpga_area
Throughput,2.02350093991619,catapult,BRAM,0,catapult_fpga_area
Throughput,1.693141759987,catapult,CLB,366,catapult_fpga_area
Throughput,1.693141759987,catapult,LUT,2203,catapult_fpga_area
Throughput,1.693141759987,catapult,FF,438,catapult_fpga_area
Throughput,1.693141759987,catapult,DSP,1,catapult_fpga_area
Throughput,1.693141759987,catapult,BRAM,0,catapult_fpga_area
Throughput,2.16167607716319,catapult,CLB,320,catapult_fpga_area
Throughput,2.16167607716319,catapult,LUT,2007,catapult_fpga_area
Throughput,2.16167607716319,catapult,FF,370,catapult_fpga_area
Throughput,2.16167607716319,catapult,DSP,1,catapult_fpga_area
Throughput,2.16167607716319,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94343062147024,catapult,CLB,299,catapult_fpga_area
Throughput,1.94343062147024,catapult,LUT,1762,catapult_fpga_area
Throughput,1.94343062147024,catapult,FF,324,catapult_fpga_area
Throughput,1.94343062147024,catapult,DSP,1,catapult_fpga_area
Throughput,1.94343062147024,catapult,BRAM,0,catapult_fpga_area
Throughput,2.40517015376253,catapult,CLB,316,catapult_fpga_area
Throughput,2.40517015376253,catapult,LUT,1766,catapult_fpga_area
Throughput,2.40517015376253,catapult,FF,328,catapult_fpga_area
Throughput,2.40517015376253,catapult,DSP,1,catapult_fpga_area
Throughput,2.40517015376253,catapult,BRAM,0,catapult_fpga_area
Throughput,2.36709921459648,catapult,CLB,294,catapult_fpga_area
Throughput,2.36709921459648,catapult,LUT,1684,catapult_fpga_area
Throughput,2.36709921459648,catapult,FF,328,catapult_fpga_area
Throughput,2.36709921459648,catapult,DSP,1,catapult_fpga_area
Throughput,2.36709921459648,catapult,BRAM,0,catapult_fpga_area
Throughput,1.9895548371052,catapult,CLB,291,catapult_fpga_area
Throughput,1.9895548371052,catapult,LUT,1709,catapult_fpga_area
Throughput,1.9895548371052,catapult,FF,330,catapult_fpga_area
Throughput,1.9895548371052,catapult,DSP,1,catapult_fpga_area
Throughput,1.9895548371052,catapult,BRAM,0,catapult_fpga_area
Throughput,1.52225305630357,catapult,CLB,507,catapult_fpga_area
Throughput,1.52225305630357,catapult,LUT,3214,catapult_fpga_area
Throughput,1.52225305630357,catapult,FF,442,catapult_fpga_area
Throughput,1.52225305630357,catapult,DSP,1,catapult_fpga_area
Throughput,1.52225305630357,catapult,BRAM,0,catapult_fpga_area
Throughput,1.68705187684521,catapult,CLB,503,catapult_fpga_area
Throughput,1.68705187684521,catapult,LUT,3235,catapult_fpga_area
Throughput,1.68705187684521,catapult,FF,313,catapult_fpga_area
Throughput,1.68705187684521,catapult,DSP,1,catapult_fpga_area
Throughput,1.68705187684521,catapult,BRAM,0,catapult_fpga_area
Throughput,1.86143132900613,catapult,CLB,500,catapult_fpga_area
Throughput,1.86143132900613,catapult,LUT,2867,catapult_fpga_area
Throughput,1.86143132900613,catapult,FF,272,catapult_fpga_area
Throughput,1.86143132900613,catapult,DSP,1,catapult_fpga_area
Throughput,1.86143132900613,catapult,BRAM,0,catapult_fpga_area
Throughput,1.99110374845192,catapult,CLB,478,catapult_fpga_area
Throughput,1.99110374845192,catapult,LUT,2863,catapult_fpga_area
Throughput,1.99110374845192,catapult,FF,276,catapult_fpga_area
Throughput,1.99110374845192,catapult,DSP,1,catapult_fpga_area
Throughput,1.99110374845192,catapult,BRAM,0,catapult_fpga_area
Throughput,1.97658927660786,catapult,CLB,462,catapult_fpga_area
Throughput,1.97658927660786,catapult,LUT,2835,catapult_fpga_area
Throughput,1.97658927660786,catapult,FF,274,catapult_fpga_area
Throughput,1.97658927660786,catapult,DSP,1,catapult_fpga_area
Throughput,1.97658927660786,catapult,BRAM,0,catapult_fpga_area
Throughput,2.13058799967615,catapult,CLB,449,catapult_fpga_area
Throughput,2.13058799967615,catapult,LUT,2819,catapult_fpga_area
Throughput,2.13058799967615,catapult,FF,278,catapult_fpga_area
Throughput,2.13058799967615,catapult,DSP,1,catapult_fpga_area
Throughput,2.13058799967615,catapult,BRAM,0,catapult_fpga_area
Throughput,1.72224346322494,catapult,CLB,365,catapult_fpga_area
Throughput,1.72224346322494,catapult,LUT,2033,catapult_fpga_area
Throughput,1.72224346322494,catapult,FF,470,catapult_fpga_area
Throughput,1.72224346322494,catapult,DSP,1,catapult_fpga_area
Throughput,1.72224346322494,catapult,BRAM,0,catapult_fpga_area
Throughput,1.8623118366678,catapult,CLB,436,catapult_fpga_area
Throughput,1.8623118366678,catapult,LUT,2536,catapult_fpga_area
Throughput,1.8623118366678,catapult,FF,405,catapult_fpga_area
Throughput,1.8623118366678,catapult,DSP,1,catapult_fpga_area
Throughput,1.8623118366678,catapult,BRAM,0,catapult_fpga_area
Throughput,1.84677663605942,catapult,CLB,348,catapult_fpga_area
Throughput,1.84677663605942,catapult,LUT,1935,catapult_fpga_area
Throughput,1.84677663605942,catapult,FF,361,catapult_fpga_area
Throughput,1.84677663605942,catapult,DSP,1,catapult_fpga_area
Throughput,1.84677663605942,catapult,BRAM,0,catapult_fpga_area
Throughput,2.01811459661925,catapult,CLB,363,catapult_fpga_area
Throughput,2.01811459661925,catapult,LUT,1961,catapult_fpga_area
Throughput,2.01811459661925,catapult,FF,365,catapult_fpga_area
Throughput,2.01811459661925,catapult,DSP,1,catapult_fpga_area
Throughput,2.01811459661925,catapult,BRAM,0,catapult_fpga_area
Throughput,2.12321437670919,catapult,CLB,335,catapult_fpga_area
Throughput,2.12321437670919,catapult,LUT,1925,catapult_fpga_area
Throughput,2.12321437670919,catapult,FF,363,catapult_fpga_area
Throughput,2.12321437670919,catapult,DSP,1,catapult_fpga_area
Throughput,2.12321437670919,catapult,BRAM,0,catapult_fpga_area
Throughput,2.08939257179153,catapult,CLB,308,catapult_fpga_area
Throughput,2.08939257179153,catapult,LUT,1982,catapult_fpga_area
Throughput,2.08939257179153,catapult,FF,367,catapult_fpga_area
Throughput,2.08939257179153,catapult,DSP,1,catapult_fpga_area
Throughput,2.08939257179153,catapult,BRAM,0,catapult_fpga_area
Throughput,1.74505756072364,catapult,CLB,417,catapult_fpga_area
Throughput,1.74505756072364,catapult,LUT,2453,catapult_fpga_area
Throughput,1.74505756072364,catapult,FF,396,catapult_fpga_area
Throughput,1.74505756072364,catapult,DSP,1,catapult_fpga_area
Throughput,1.74505756072364,catapult,BRAM,0,catapult_fpga_area
Throughput,1.81908805477638,catapult,CLB,485,catapult_fpga_area
Throughput,1.81908805477638,catapult,LUT,2941,catapult_fpga_area
Throughput,1.81908805477638,catapult,FF,421,catapult_fpga_area
Throughput,1.81908805477638,catapult,DSP,1,catapult_fpga_area
Throughput,1.81908805477638,catapult,BRAM,0,catapult_fpga_area
Throughput,1.98336748031012,catapult,CLB,404,catapult_fpga_area
Throughput,1.98336748031012,catapult,LUT,2390,catapult_fpga_area
Throughput,1.98336748031012,catapult,FF,379,catapult_fpga_area
Throughput,1.98336748031012,catapult,DSP,1,catapult_fpga_area
Throughput,1.98336748031012,catapult,BRAM,0,catapult_fpga_area
Throughput,1.9496939955274,catapult,CLB,388,catapult_fpga_area
Throughput,1.9496939955274,catapult,LUT,2368,catapult_fpga_area
Throughput,1.9496939955274,catapult,FF,383,catapult_fpga_area
Throughput,1.9496939955274,catapult,DSP,1,catapult_fpga_area
Throughput,1.9496939955274,catapult,BRAM,0,catapult_fpga_area
Throughput,2.12732010849333,catapult,CLB,386,catapult_fpga_area
Throughput,2.12732010849333,catapult,LUT,2241,catapult_fpga_area
Throughput,2.12732010849333,catapult,FF,381,catapult_fpga_area
Throughput,2.12732010849333,catapult,DSP,1,catapult_fpga_area
Throughput,2.12732010849333,catapult,BRAM,0,catapult_fpga_area
Throughput,2.27012694549879,catapult,CLB,392,catapult_fpga_area
Throughput,2.27012694549879,catapult,LUT,2337,catapult_fpga_area
Throughput,2.27012694549879,catapult,FF,385,catapult_fpga_area
Throughput,2.27012694549879,catapult,DSP,1,catapult_fpga_area
Throughput,2.27012694549879,catapult,BRAM,0,catapult_fpga_area
Throughput,1.9004000342072,catapult,CLB,326,catapult_fpga_area
Throughput,1.9004000342072,catapult,LUT,2016,catapult_fpga_area
Throughput,1.9004000342072,catapult,FF,396,catapult_fpga_area
Throughput,1.9004000342072,catapult,DSP,1,catapult_fpga_area
Throughput,1.9004000342072,catapult,BRAM,0,catapult_fpga_area
Throughput,1.92558017730742,catapult,CLB,514,catapult_fpga_area
Throughput,1.92558017730742,catapult,LUT,3135,catapult_fpga_area
Throughput,1.92558017730742,catapult,FF,326,catapult_fpga_area
Throughput,1.92558017730742,catapult,DSP,1,catapult_fpga_area
Throughput,1.92558017730742,catapult,BRAM,0,catapult_fpga_area
Throughput,1.8555251043269,catapult,CLB,390,catapult_fpga_area
Throughput,1.8555251043269,catapult,LUT,2246,catapult_fpga_area
Throughput,1.8555251043269,catapult,FF,285,catapult_fpga_area
Throughput,1.8555251043269,catapult,DSP,1,catapult_fpga_area
Throughput,1.8555251043269,catapult,BRAM,0,catapult_fpga_area
Throughput,1.93636710422109,catapult,CLB,364,catapult_fpga_area
Throughput,1.93636710422109,catapult,LUT,2187,catapult_fpga_area
Throughput,1.93636710422109,catapult,FF,285,catapult_fpga_area
Throughput,1.93636710422109,catapult,DSP,1,catapult_fpga_area
Throughput,1.93636710422109,catapult,BRAM,0,catapult_fpga_area
Throughput,2.22715165121023,catapult,CLB,388,catapult_fpga_area
Throughput,2.22715165121023,catapult,LUT,2212,catapult_fpga_area
Throughput,2.22715165121023,catapult,FF,283,catapult_fpga_area
Throughput,2.22715165121023,catapult,DSP,1,catapult_fpga_area
Throughput,2.22715165121023,catapult,BRAM,0,catapult_fpga_area
Throughput,2.22833280596124,catapult,CLB,410,catapult_fpga_area
Throughput,2.22833280596124,catapult,LUT,2203,catapult_fpga_area
Throughput,2.22833280596124,catapult,FF,287,catapult_fpga_area
Throughput,2.22833280596124,catapult,DSP,1,catapult_fpga_area
Throughput,2.22833280596124,catapult,BRAM,0,catapult_fpga_area
Throughput,1.46450193753606,catapult,CLB,809,catapult_fpga_area
Throughput,1.46450193753606,catapult,LUT,5446,catapult_fpga_area
Throughput,1.46450193753606,catapult,FF,508,catapult_fpga_area
Throughput,1.46450193753606,catapult,DSP,1,catapult_fpga_area
Throughput,1.46450193753606,catapult,BRAM,0,catapult_fpga_area
Throughput,1.73059184510511,catapult,CLB,704,catapult_fpga_area
Throughput,1.73059184510511,catapult,LUT,4335,catapult_fpga_area
Throughput,1.73059184510511,catapult,FF,332,catapult_fpga_area
Throughput,1.73059184510511,catapult,DSP,1,catapult_fpga_area
Throughput,1.73059184510511,catapult,BRAM,0,catapult_fpga_area
Throughput,1.88629062834227,catapult,CLB,713,catapult_fpga_area
Throughput,1.88629062834227,catapult,LUT,4209,catapult_fpga_area
Throughput,1.88629062834227,catapult,FF,269,catapult_fpga_area
Throughput,1.88629062834227,catapult,DSP,1,catapult_fpga_area
Throughput,1.88629062834227,catapult,BRAM,0,catapult_fpga_area
Throughput,2.07141407153007,catapult,CLB,697,catapult_fpga_area
Throughput,2.07141407153007,catapult,LUT,4203,catapult_fpga_area
Throughput,2.07141407153007,catapult,FF,270,catapult_fpga_area
Throughput,2.07141407153007,catapult,DSP,1,catapult_fpga_area
Throughput,2.07141407153007,catapult,BRAM,0,catapult_fpga_area
Throughput,2.07789185404056,catapult,CLB,709,catapult_fpga_area
Throughput,2.07789185404056,catapult,LUT,4526,catapult_fpga_area
Throughput,2.07789185404056,catapult,FF,301,catapult_fpga_area
Throughput,2.07789185404056,catapult,DSP,1,catapult_fpga_area
Throughput,2.07789185404056,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94743483883029,catapult,CLB,751,catapult_fpga_area
Throughput,1.94743483883029,catapult,LUT,4864,catapult_fpga_area
Throughput,1.94743483883029,catapult,FF,300,catapult_fpga_area
Throughput,1.94743483883029,catapult,DSP,1,catapult_fpga_area
Throughput,1.94743483883029,catapult,BRAM,0,catapult_fpga_area
Throughput,1.71333505809063,catapult,CLB,488,catapult_fpga_area
Throughput,1.71333505809063,catapult,LUT,2777,catapult_fpga_area
Throughput,1.71333505809063,catapult,FF,413,catapult_fpga_area
Throughput,1.71333505809063,catapult,DSP,1,catapult_fpga_area
Throughput,1.71333505809063,catapult,BRAM,0,catapult_fpga_area
Throughput,2.05510137815098,catapult,CLB,403,catapult_fpga_area
Throughput,2.05510137815098,catapult,LUT,2404,catapult_fpga_area
Throughput,2.05510137815098,catapult,FF,369,catapult_fpga_area
Throughput,2.05510137815098,catapult,DSP,1,catapult_fpga_area
Throughput,2.05510137815098,catapult,BRAM,0,catapult_fpga_area
Throughput,1.90861549032332,catapult,CLB,382,catapult_fpga_area
Throughput,1.90861549032332,catapult,LUT,1945,catapult_fpga_area
Throughput,1.90861549032332,catapult,FF,301,catapult_fpga_area
Throughput,1.90861549032332,catapult,DSP,1,catapult_fpga_area
Throughput,1.90861549032332,catapult,BRAM,0,catapult_fpga_area
Throughput,2.16832724394766,catapult,CLB,339,catapult_fpga_area
Throughput,2.16832724394766,catapult,LUT,1908,catapult_fpga_area
Throughput,2.16832724394766,catapult,FF,305,catapult_fpga_area
Throughput,2.16832724394766,catapult,DSP,1,catapult_fpga_area
Throughput,2.16832724394766,catapult,BRAM,0,catapult_fpga_area
Throughput,2.34986147566601,catapult,CLB,378,catapult_fpga_area
Throughput,2.34986147566601,catapult,LUT,1936,catapult_fpga_area
Throughput,2.34986147566601,catapult,FF,304,catapult_fpga_area
Throughput,2.34986147566601,catapult,DSP,1,catapult_fpga_area
Throughput,2.34986147566601,catapult,BRAM,0,catapult_fpga_area
Throughput,2.33878191560272,catapult,CLB,353,catapult_fpga_area
Throughput,2.33878191560272,catapult,LUT,1914,catapult_fpga_area
Throughput,2.33878191560272,catapult,FF,307,catapult_fpga_area
Throughput,2.33878191560272,catapult,DSP,1,catapult_fpga_area
Throughput,2.33878191560272,catapult,BRAM,0,catapult_fpga_area
Throughput,1.73915765638071,catapult,CLB,519,catapult_fpga_area
Throughput,1.73915765638071,catapult,LUT,3173,catapult_fpga_area
Throughput,1.73915765638071,catapult,FF,434,catapult_fpga_area
Throughput,1.73915765638071,catapult,DSP,1,catapult_fpga_area
Throughput,1.73915765638071,catapult,BRAM,0,catapult_fpga_area
Throughput,1.90247893004585,catapult,CLB,474,catapult_fpga_area
Throughput,1.90247893004585,catapult,LUT,2835,catapult_fpga_area
Throughput,1.90247893004585,catapult,FF,379,catapult_fpga_area
Throughput,1.90247893004585,catapult,DSP,1,catapult_fpga_area
Throughput,1.90247893004585,catapult,BRAM,0,catapult_fpga_area
Throughput,1.93277051056066,catapult,CLB,364,catapult_fpga_area
Throughput,1.93277051056066,catapult,LUT,2319,catapult_fpga_area
Throughput,1.93277051056066,catapult,FF,320,catapult_fpga_area
Throughput,1.93277051056066,catapult,DSP,1,catapult_fpga_area
Throughput,1.93277051056066,catapult,BRAM,0,catapult_fpga_area
Throughput,2.15177316867965,catapult,CLB,379,catapult_fpga_area
Throughput,2.15177316867965,catapult,LUT,2315,catapult_fpga_area
Throughput,2.15177316867965,catapult,FF,324,catapult_fpga_area
Throughput,2.15177316867965,catapult,DSP,1,catapult_fpga_area
Throughput,2.15177316867965,catapult,BRAM,0,catapult_fpga_area
Throughput,2.59962409435596,catapult,CLB,454,catapult_fpga_area
Throughput,2.59962409435596,catapult,LUT,2306,catapult_fpga_area
Throughput,2.59962409435596,catapult,FF,323,catapult_fpga_area
Throughput,2.59962409435596,catapult,DSP,1,catapult_fpga_area
Throughput,2.59962409435596,catapult,BRAM,0,catapult_fpga_area
Throughput,2.38561000047712,catapult,CLB,423,catapult_fpga_area
Throughput,2.38561000047712,catapult,LUT,2277,catapult_fpga_area
Throughput,2.38561000047712,catapult,FF,326,catapult_fpga_area
Throughput,2.38561000047712,catapult,DSP,1,catapult_fpga_area
Throughput,2.38561000047712,catapult,BRAM,0,catapult_fpga_area
Throughput,1.59667380912084,catapult,CLB,472,catapult_fpga_area
Throughput,1.59667380912084,catapult,LUT,2807,catapult_fpga_area
Throughput,1.59667380912084,catapult,FF,450,catapult_fpga_area
Throughput,1.59667380912084,catapult,DSP,1,catapult_fpga_area
Throughput,1.59667380912084,catapult,BRAM,0,catapult_fpga_area
Throughput,2.0790496248355,catapult,CLB,471,catapult_fpga_area
Throughput,2.0790496248355,catapult,LUT,2763,catapult_fpga_area
Throughput,2.0790496248355,catapult,FF,398,catapult_fpga_area
Throughput,2.0790496248355,catapult,DSP,1,catapult_fpga_area
Throughput,2.0790496248355,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14598261324887,catapult,CLB,422,catapult_fpga_area
Throughput,2.14598261324887,catapult,LUT,2246,catapult_fpga_area
Throughput,2.14598261324887,catapult,FF,339,catapult_fpga_area
Throughput,2.14598261324887,catapult,DSP,1,catapult_fpga_area
Throughput,2.14598261324887,catapult,BRAM,0,catapult_fpga_area
Throughput,2.18422161986244,catapult,CLB,369,catapult_fpga_area
Throughput,2.18422161986244,catapult,LUT,2256,catapult_fpga_area
Throughput,2.18422161986244,catapult,FF,343,catapult_fpga_area
Throughput,2.18422161986244,catapult,DSP,1,catapult_fpga_area
Throughput,2.18422161986244,catapult,BRAM,0,catapult_fpga_area
Throughput,2.25507109111615,catapult,CLB,413,catapult_fpga_area
Throughput,2.25507109111615,catapult,LUT,2193,catapult_fpga_area
Throughput,2.25507109111615,catapult,FF,342,catapult_fpga_area
Throughput,2.25507109111615,catapult,DSP,1,catapult_fpga_area
Throughput,2.25507109111615,catapult,BRAM,0,catapult_fpga_area
Throughput,2.09214650046655,catapult,CLB,402,catapult_fpga_area
Throughput,2.09214650046655,catapult,LUT,2253,catapult_fpga_area
Throughput,2.09214650046655,catapult,FF,345,catapult_fpga_area
Throughput,2.09214650046655,catapult,DSP,1,catapult_fpga_area
Throughput,2.09214650046655,catapult,BRAM,0,catapult_fpga_area
Throughput,1.54688133254546,catapult,CLB,671,catapult_fpga_area
Throughput,1.54688133254546,catapult,LUT,4021,catapult_fpga_area
Throughput,1.54688133254546,catapult,FF,458,catapult_fpga_area
Throughput,1.54688133254546,catapult,DSP,1,catapult_fpga_area
Throughput,1.54688133254546,catapult,BRAM,0,catapult_fpga_area
Throughput,1.73115208171038,catapult,CLB,845,catapult_fpga_area
Throughput,1.73115208171038,catapult,LUT,4709,catapult_fpga_area
Throughput,1.73115208171038,catapult,FF,343,catapult_fpga_area
Throughput,1.73115208171038,catapult,DSP,1,catapult_fpga_area
Throughput,1.73115208171038,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94606292010633,catapult,CLB,756,catapult_fpga_area
Throughput,1.94606292010633,catapult,LUT,4453,catapult_fpga_area
Throughput,1.94606292010633,catapult,FF,289,catapult_fpga_area
Throughput,1.94606292010633,catapult,DSP,1,catapult_fpga_area
Throughput,1.94606292010633,catapult,BRAM,0,catapult_fpga_area
Throughput,2.19525473735972,catapult,CLB,709,catapult_fpga_area
Throughput,2.19525473735972,catapult,LUT,4301,catapult_fpga_area
Throughput,2.19525473735972,catapult,FF,291,catapult_fpga_area
Throughput,2.19525473735972,catapult,DSP,1,catapult_fpga_area
Throughput,2.19525473735972,catapult,BRAM,0,catapult_fpga_area
Throughput,2.00615890784709,catapult,CLB,725,catapult_fpga_area
Throughput,2.00615890784709,catapult,LUT,4427,catapult_fpga_area
Throughput,2.00615890784709,catapult,FF,299,catapult_fpga_area
Throughput,2.00615890784709,catapult,DSP,1,catapult_fpga_area
Throughput,2.00615890784709,catapult,BRAM,0,catapult_fpga_area
Throughput,2.15398400882272,catapult,CLB,738,catapult_fpga_area
Throughput,2.15398400882272,catapult,LUT,4372,catapult_fpga_area
Throughput,2.15398400882272,catapult,FF,295,catapult_fpga_area
Throughput,2.15398400882272,catapult,DSP,1,catapult_fpga_area
Throughput,2.15398400882272,catapult,BRAM,0,catapult_fpga_area
Throughput,1.52796559021491,catapult,CLB,458,catapult_fpga_area
Throughput,1.52796559021491,catapult,LUT,2670,catapult_fpga_area
Throughput,1.52796559021491,catapult,FF,482,catapult_fpga_area
Throughput,1.52796559021491,catapult,DSP,1,catapult_fpga_area
Throughput,1.52796559021491,catapult,BRAM,0,catapult_fpga_area
Throughput,1.85315592453949,catapult,CLB,716,catapult_fpga_area
Throughput,1.85315592453949,catapult,LUT,3804,catapult_fpga_area
Throughput,1.85315592453949,catapult,FF,438,catapult_fpga_area
Throughput,1.85315592453949,catapult,DSP,1,catapult_fpga_area
Throughput,1.85315592453949,catapult,BRAM,0,catapult_fpga_area
Throughput,2.03039501334985,catapult,CLB,477,catapult_fpga_area
Throughput,2.03039501334985,catapult,LUT,2522,catapult_fpga_area
Throughput,2.03039501334985,catapult,FF,377,catapult_fpga_area
Throughput,2.03039501334985,catapult,DSP,1,catapult_fpga_area
Throughput,2.03039501334985,catapult,BRAM,0,catapult_fpga_area
Throughput,2.17073716063238,catapult,CLB,459,catapult_fpga_area
Throughput,2.17073716063238,catapult,LUT,2528,catapult_fpga_area
Throughput,2.17073716063238,catapult,FF,381,catapult_fpga_area
Throughput,2.17073716063238,catapult,DSP,1,catapult_fpga_area
Throughput,2.17073716063238,catapult,BRAM,0,catapult_fpga_area
Throughput,2.31971736563617,catapult,CLB,423,catapult_fpga_area
Throughput,2.31971736563617,catapult,LUT,2487,catapult_fpga_area
Throughput,2.31971736563617,catapult,FF,380,catapult_fpga_area
Throughput,2.31971736563617,catapult,DSP,1,catapult_fpga_area
Throughput,2.31971736563617,catapult,BRAM,0,catapult_fpga_area
Throughput,2.02404975923928,catapult,CLB,413,catapult_fpga_area
Throughput,2.02404975923928,catapult,LUT,2447,catapult_fpga_area
Throughput,2.02404975923928,catapult,FF,383,catapult_fpga_area
Throughput,2.02404975923928,catapult,DSP,1,catapult_fpga_area
Throughput,2.02404975923928,catapult,BRAM,0,catapult_fpga_area
Throughput,1.68924055123298,catapult,CLB,624,catapult_fpga_area
Throughput,1.68924055123298,catapult,LUT,3700,catapult_fpga_area
Throughput,1.68924055123298,catapult,FF,411,catapult_fpga_area
Throughput,1.68924055123298,catapult,DSP,1,catapult_fpga_area
Throughput,1.68924055123298,catapult,BRAM,0,catapult_fpga_area
Throughput,1.81470747822805,catapult,CLB,622,catapult_fpga_area
Throughput,1.81470747822805,catapult,LUT,3859,catapult_fpga_area
Throughput,1.81470747822805,catapult,FF,452,catapult_fpga_area
Throughput,1.81470747822805,catapult,DSP,1,catapult_fpga_area
Throughput,1.81470747822805,catapult,BRAM,0,catapult_fpga_area
Throughput,2.01347011506982,catapult,CLB,536,catapult_fpga_area
Throughput,2.01347011506982,catapult,LUT,3112,catapult_fpga_area
Throughput,2.01347011506982,catapult,FF,395,catapult_fpga_area
Throughput,2.01347011506982,catapult,DSP,1,catapult_fpga_area
Throughput,2.01347011506982,catapult,BRAM,0,catapult_fpga_area
Throughput,2.14302093088543,catapult,CLB,561,catapult_fpga_area
Throughput,2.14302093088543,catapult,LUT,3172,catapult_fpga_area
Throughput,2.14302093088543,catapult,FF,399,catapult_fpga_area
Throughput,2.14302093088543,catapult,DSP,1,catapult_fpga_area
Throughput,2.14302093088543,catapult,BRAM,0,catapult_fpga_area
Throughput,2.12949002972768,catapult,CLB,530,catapult_fpga_area
Throughput,2.12949002972768,catapult,LUT,3144,catapult_fpga_area
Throughput,2.12949002972768,catapult,FF,398,catapult_fpga_area
Throughput,2.12949002972768,catapult,DSP,1,catapult_fpga_area
Throughput,2.12949002972768,catapult,BRAM,0,catapult_fpga_area
Throughput,2.39469335951531,catapult,CLB,564,catapult_fpga_area
Throughput,2.39469335951531,catapult,LUT,3136,catapult_fpga_area
Throughput,2.39469335951531,catapult,FF,401,catapult_fpga_area
Throughput,2.39469335951531,catapult,DSP,1,catapult_fpga_area
Throughput,2.39469335951531,catapult,BRAM,0,catapult_fpga_area
Throughput,1.64395812509864,catapult,CLB,457,catapult_fpga_area
Throughput,1.64395812509864,catapult,LUT,2535,catapult_fpga_area
Throughput,1.64395812509864,catapult,FF,408,catapult_fpga_area
Throughput,1.64395812509864,catapult,DSP,1,catapult_fpga_area
Throughput,1.64395812509864,catapult,BRAM,0,catapult_fpga_area
Throughput,1.86423173146115,catapult,CLB,613,catapult_fpga_area
Throughput,1.86423173146115,catapult,LUT,3894,catapult_fpga_area
Throughput,1.86423173146115,catapult,FF,357,catapult_fpga_area
Throughput,1.86423173146115,catapult,DSP,1,catapult_fpga_area
Throughput,1.86423173146115,catapult,BRAM,0,catapult_fpga_area
Throughput,1.98296238716944,catapult,CLB,457,catapult_fpga_area
Throughput,1.98296238716944,catapult,LUT,2756,catapult_fpga_area
Throughput,1.98296238716944,catapult,FF,297,catapult_fpga_area
Throughput,1.98296238716944,catapult,DSP,1,catapult_fpga_area
Throughput,1.98296238716944,catapult,BRAM,0,catapult_fpga_area
Throughput,2.03692123429279,catapult,CLB,515,catapult_fpga_area
Throughput,2.03692123429279,catapult,LUT,2831,catapult_fpga_area
Throughput,2.03692123429279,catapult,FF,301,catapult_fpga_area
Throughput,2.03692123429279,catapult,DSP,1,catapult_fpga_area
Throughput,2.03692123429279,catapult,BRAM,0,catapult_fpga_area
Throughput,2.01438269242391,catapult,CLB,503,catapult_fpga_area
Throughput,2.01438269242391,catapult,LUT,2857,catapult_fpga_area
Throughput,2.01438269242391,catapult,FF,300,catapult_fpga_area
Throughput,2.01438269242391,catapult,DSP,1,catapult_fpga_area
Throughput,2.01438269242391,catapult,BRAM,0,catapult_fpga_area
Throughput,2.23538616295965,catapult,CLB,513,catapult_fpga_area
Throughput,2.23538616295965,catapult,LUT,2860,catapult_fpga_area
Throughput,2.23538616295965,catapult,FF,303,catapult_fpga_area
Throughput,2.23538616295965,catapult,DSP,1,catapult_fpga_area
Throughput,2.23538616295965,catapult,BRAM,0,catapult_fpga_area
Throughput,1.50163227428214,catapult,CLB,1097,catapult_fpga_area
Throughput,1.50163227428214,catapult,LUT,6461,catapult_fpga_area
Throughput,1.50163227428214,catapult,FF,486,catapult_fpga_area
Throughput,1.50163227428214,catapult,DSP,1,catapult_fpga_area
Throughput,1.50163227428214,catapult,BRAM,0,catapult_fpga_area
Throughput,1.8447563722497,catapult,CLB,1004,catapult_fpga_area
Throughput,1.8447563722497,catapult,LUT,6147,catapult_fpga_area
Throughput,1.8447563722497,catapult,FF,344,catapult_fpga_area
Throughput,1.8447563722497,catapult,DSP,1,catapult_fpga_area
Throughput,1.8447563722497,catapult,BRAM,0,catapult_fpga_area
Throughput,1.93695970930109,catapult,CLB,1004,catapult_fpga_area
Throughput,1.93695970930109,catapult,LUT,5883,catapult_fpga_area
Throughput,1.93695970930109,catapult,FF,293,catapult_fpga_area
Throughput,1.93695970930109,catapult,DSP,1,catapult_fpga_area
Throughput,1.93695970930109,catapult,BRAM,0,catapult_fpga_area
Throughput,2.01015530459883,catapult,CLB,933,catapult_fpga_area
Throughput,2.01015530459883,catapult,LUT,5683,catapult_fpga_area
Throughput,2.01015530459883,catapult,FF,297,catapult_fpga_area
Throughput,2.01015530459883,catapult,DSP,1,catapult_fpga_area
Throughput,2.01015530459883,catapult,BRAM,0,catapult_fpga_area
Throughput,2.04819400493615,catapult,CLB,945,catapult_fpga_area
Throughput,2.04819400493615,catapult,LUT,5840,catapult_fpga_area
Throughput,2.04819400493615,catapult,FF,295,catapult_fpga_area
Throughput,2.04819400493615,catapult,DSP,1,catapult_fpga_area
Throughput,2.04819400493615,catapult,BRAM,0,catapult_fpga_area
Throughput,2.19575122138662,catapult,CLB,861,catapult_fpga_area
Throughput,2.19575122138662,catapult,LUT,5450,catapult_fpga_area
Throughput,2.19575122138662,catapult,FF,294,catapult_fpga_area
Throughput,2.19575122138662,catapult,DSP,1,catapult_fpga_area
Throughput,2.19575122138662,catapult,BRAM,0,catapult_fpga_area
Throughput,1.48935409691525,catapult,CLB,439,catapult_fpga_area
Throughput,1.48935409691525,catapult,LUT,2443,catapult_fpga_area
Throughput,1.48935409691525,catapult,FF,371,catapult_fpga_area
Throughput,1.48935409691525,catapult,DSP,1,catapult_fpga_area
Throughput,1.48935409691525,catapult,BRAM,0,catapult_fpga_area
Throughput,1.65075612884482,catapult,CLB,501,catapult_fpga_area
Throughput,1.65075612884482,catapult,LUT,2770,catapult_fpga_area
Throughput,1.65075612884482,catapult,FF,415,catapult_fpga_area
Throughput,1.65075612884482,catapult,DSP,1,catapult_fpga_area
Throughput,1.65075612884482,catapult,BRAM,0,catapult_fpga_area
Throughput,1.95337298680497,catapult,CLB,436,catapult_fpga_area
Throughput,1.95337298680497,catapult,LUT,2390,catapult_fpga_area
Throughput,1.95337298680497,catapult,FF,332,catapult_fpga_area
Throughput,1.95337298680497,catapult,DSP,1,catapult_fpga_area
Throughput,1.95337298680497,catapult,BRAM,0,catapult_fpga_area
Throughput,1.87838931872698,catapult,CLB,438,catapult_fpga_area
Throughput,1.87838931872698,catapult,LUT,2493,catapult_fpga_area
Throughput,1.87838931872698,catapult,FF,333,catapult_fpga_area
Throughput,1.87838931872698,catapult,DSP,1,catapult_fpga_area
Throughput,1.87838931872698,catapult,BRAM,0,catapult_fpga_area
Throughput,1.95410968808501,catapult,CLB,467,catapult_fpga_area
Throughput,1.95410968808501,catapult,LUT,2460,catapult_fpga_area
Throughput,1.95410968808501,catapult,FF,329,catapult_fpga_area
Throughput,1.95410968808501,catapult,DSP,1,catapult_fpga_area
Throughput,1.95410968808501,catapult,BRAM,0,catapult_fpga_area
Throughput,2.02264144837309,catapult,CLB,417,catapult_fpga_area
Throughput,2.02264144837309,catapult,LUT,2241,catapult_fpga_area
Throughput,2.02264144837309,catapult,FF,328,catapult_fpga_area
Throughput,2.02264144837309,catapult,DSP,1,catapult_fpga_area
Throughput,2.02264144837309,catapult,BRAM,0,catapult_fpga_area
Throughput,1.4597048476798,catapult,CLB,614,catapult_fpga_area
Throughput,1.4597048476798,catapult,LUT,3602,catapult_fpga_area
Throughput,1.4597048476798,catapult,FF,432,catapult_fpga_area
Throughput,1.4597048476798,catapult,DSP,1,catapult_fpga_area
Throughput,1.4597048476798,catapult,BRAM,0,catapult_fpga_area
Throughput,1.64676279370014,catapult,CLB,594,catapult_fpga_area
Throughput,1.64676279370014,catapult,LUT,3578,catapult_fpga_area
Throughput,1.64676279370014,catapult,FF,462,catapult_fpga_area
Throughput,1.64676279370014,catapult,DSP,1,catapult_fpga_area
Throughput,1.64676279370014,catapult,BRAM,0,catapult_fpga_area
Throughput,1.82556373408108,catapult,CLB,487,catapult_fpga_area
Throughput,1.82556373408108,catapult,LUT,2789,catapult_fpga_area
Throughput,1.82556373408108,catapult,FF,346,catapult_fpga_area
Throughput,1.82556373408108,catapult,DSP,1,catapult_fpga_area
Throughput,1.82556373408108,catapult,BRAM,0,catapult_fpga_area
Throughput,1.90693762979094,catapult,CLB,489,catapult_fpga_area
Throughput,1.90693762979094,catapult,LUT,2817,catapult_fpga_area
Throughput,1.90693762979094,catapult,FF,351,catapult_fpga_area
Throughput,1.90693762979094,catapult,DSP,1,catapult_fpga_area
Throughput,1.90693762979094,catapult,BRAM,0,catapult_fpga_area
Throughput,1.93719985509745,catapult,CLB,463,catapult_fpga_area
Throughput,1.93719985509745,catapult,LUT,2778,catapult_fpga_area
Throughput,1.93719985509745,catapult,FF,349,catapult_fpga_area
Throughput,1.93719985509745,catapult,DSP,1,catapult_fpga_area
Throughput,1.93719985509745,catapult,BRAM,0,catapult_fpga_area
Throughput,1.98473736962756,catapult,CLB,497,catapult_fpga_area
Throughput,1.98473736962756,catapult,LUT,2773,catapult_fpga_area
Throughput,1.98473736962756,catapult,FF,350,catapult_fpga_area
Throughput,1.98473736962756,catapult,DSP,1,catapult_fpga_area
Throughput,1.98473736962756,catapult,BRAM,0,catapult_fpga_area
Throughput,1.48846735493397,catapult,CLB,505,catapult_fpga_area
Throughput,1.48846735493397,catapult,LUT,2756,catapult_fpga_area
Throughput,1.48846735493397,catapult,FF,420,catapult_fpga_area
Throughput,1.48846735493397,catapult,DSP,1,catapult_fpga_area
Throughput,1.48846735493397,catapult,BRAM,0,catapult_fpga_area
Throughput,1.70631575714349,catapult,CLB,564,catapult_fpga_area
Throughput,1.70631575714349,catapult,LUT,3175,catapult_fpga_area
Throughput,1.70631575714349,catapult,FF,449,catapult_fpga_area
Throughput,1.70631575714349,catapult,DSP,1,catapult_fpga_area
Throughput,1.70631575714349,catapult,BRAM,0,catapult_fpga_area
Throughput,1.81324649091473,catapult,CLB,486,catapult_fpga_area
Throughput,1.81324649091473,catapult,LUT,2860,catapult_fpga_area
Throughput,1.81324649091473,catapult,FF,369,catapult_fpga_area
Throughput,1.81324649091473,catapult,DSP,1,catapult_fpga_area
Throughput,1.81324649091473,catapult,BRAM,0,catapult_fpga_area
Throughput,1.89846622913348,catapult,CLB,496,catapult_fpga_area
Throughput,1.89846622913348,catapult,LUT,2812,catapult_fpga_area
Throughput,1.89846622913348,catapult,FF,371,catapult_fpga_area
Throughput,1.89846622913348,catapult,DSP,1,catapult_fpga_area
Throughput,1.89846622913348,catapult,BRAM,0,catapult_fpga_area
Throughput,1.97179543805407,catapult,CLB,504,catapult_fpga_area
Throughput,1.97179543805407,catapult,LUT,2883,catapult_fpga_area
Throughput,1.97179543805407,catapult,FF,373,catapult_fpga_area
Throughput,1.97179543805407,catapult,DSP,1,catapult_fpga_area
Throughput,1.97179543805407,catapult,BRAM,0,catapult_fpga_area
Throughput,1.96287419742981,catapult,CLB,512,catapult_fpga_area
Throughput,1.96287419742981,catapult,LUT,2836,catapult_fpga_area
Throughput,1.96287419742981,catapult,FF,370,catapult_fpga_area
Throughput,1.96287419742981,catapult,DSP,1,catapult_fpga_area
Throughput,1.96287419742981,catapult,BRAM,0,catapult_fpga_area
Throughput,1.40765567616037,catapult,CLB,829,catapult_fpga_area
Throughput,1.40765567616037,catapult,LUT,5443,catapult_fpga_area
Throughput,1.40765567616037,catapult,FF,532,catapult_fpga_area
Throughput,1.40765567616037,catapult,DSP,1,catapult_fpga_area
Throughput,1.40765567616037,catapult,BRAM,0,catapult_fpga_area
Throughput,1.57985620148854,catapult,CLB,877,catapult_fpga_area
Throughput,1.57985620148854,catapult,LUT,5685,catapult_fpga_area
Throughput,1.57985620148854,catapult,FF,425,catapult_fpga_area
Throughput,1.57985620148854,catapult,DSP,1,catapult_fpga_area
Throughput,1.57985620148854,catapult,BRAM,0,catapult_fpga_area
Throughput,1.79695165121887,catapult,CLB,771,catapult_fpga_area
Throughput,1.79695165121887,catapult,LUT,4827,catapult_fpga_area
Throughput,1.79695165121887,catapult,FF,331,catapult_fpga_area
Throughput,1.79695165121887,catapult,DSP,1,catapult_fpga_area
Throughput,1.79695165121887,catapult,BRAM,0,catapult_fpga_area
Throughput,1.87762397951137,catapult,CLB,715,catapult_fpga_area
Throughput,1.87762397951137,catapult,LUT,4564,catapult_fpga_area
Throughput,1.87762397951137,catapult,FF,332,catapult_fpga_area
Throughput,1.87762397951137,catapult,DSP,1,catapult_fpga_area
Throughput,1.87762397951137,catapult,BRAM,0,catapult_fpga_area
Throughput,1.9468699198863,catapult,CLB,757,catapult_fpga_area
Throughput,1.9468699198863,catapult,LUT,4583,catapult_fpga_area
Throughput,1.9468699198863,catapult,FF,331,catapult_fpga_area
Throughput,1.9468699198863,catapult,DSP,1,catapult_fpga_area
Throughput,1.9468699198863,catapult,BRAM,0,catapult_fpga_area
Throughput,1.98273434928641,catapult,CLB,714,catapult_fpga_area
Throughput,1.98273434928641,catapult,LUT,4776,catapult_fpga_area
Throughput,1.98273434928641,catapult,FF,333,catapult_fpga_area
Throughput,1.98273434928641,catapult,DSP,1,catapult_fpga_area
Throughput,1.98273434928641,catapult,BRAM,0,catapult_fpga_area
Throughput,1.46165280776196,catapult,CLB,673,catapult_fpga_area
Throughput,1.46165280776196,catapult,LUT,3478,catapult_fpga_area
Throughput,1.46165280776196,catapult,FF,460,catapult_fpga_area
Throughput,1.46165280776196,catapult,DSP,1,catapult_fpga_area
Throughput,1.46165280776196,catapult,BRAM,0,catapult_fpga_area
Throughput,1.60054546589478,catapult,CLB,748,catapult_fpga_area
Throughput,1.60054546589478,catapult,LUT,3954,catapult_fpga_area
Throughput,1.60054546589478,catapult,FF,484,catapult_fpga_area
Throughput,1.60054546589478,catapult,DSP,1,catapult_fpga_area
Throughput,1.60054546589478,catapult,BRAM,0,catapult_fpga_area
Throughput,1.60834538252082,catapult,CLB,605,catapult_fpga_area
Throughput,1.60834538252082,catapult,LUT,3300,catapult_fpga_area
Throughput,1.60834538252082,catapult,FF,403,catapult_fpga_area
Throughput,1.60834538252082,catapult,DSP,1,catapult_fpga_area
Throughput,1.60834538252082,catapult,BRAM,0,catapult_fpga_area
Throughput,1.82987639184973,catapult,CLB,652,catapult_fpga_area
Throughput,1.82987639184973,catapult,LUT,3354,catapult_fpga_area
Throughput,1.82987639184973,catapult,FF,405,catapult_fpga_area
Throughput,1.82987639184973,catapult,DSP,1,catapult_fpga_area
Throughput,1.82987639184973,catapult,BRAM,0,catapult_fpga_area
Throughput,1.50694097010832,catapult,CLB,596,catapult_fpga_area
Throughput,1.50694097010832,catapult,LUT,3270,catapult_fpga_area
Throughput,1.50694097010832,catapult,FF,407,catapult_fpga_area
Throughput,1.50694097010832,catapult,DSP,1,catapult_fpga_area
Throughput,1.50694097010832,catapult,BRAM,0,catapult_fpga_area
Throughput,1.8880820484935,catapult,CLB,534,catapult_fpga_area
Throughput,1.8880820484935,catapult,LUT,3281,catapult_fpga_area
Throughput,1.8880820484935,catapult,FF,408,catapult_fpga_area
Throughput,1.8880820484935,catapult,DSP,1,catapult_fpga_area
Throughput,1.8880820484935,catapult,BRAM,0,catapult_fpga_area
Throughput,1.39956249676351,catapult,CLB,742,catapult_fpga_area
Throughput,1.39956249676351,catapult,LUT,4367,catapult_fpga_area
Throughput,1.39956249676351,catapult,FF,493,catapult_fpga_area
Throughput,1.39956249676351,catapult,DSP,1,catapult_fpga_area
Throughput,1.39956249676351,catapult,BRAM,0,catapult_fpga_area
Throughput,1.57338091237212,catapult,CLB,773,catapult_fpga_area
Throughput,1.57338091237212,catapult,LUT,4869,catapult_fpga_area
Throughput,1.57338091237212,catapult,FF,541,catapult_fpga_area
Throughput,1.57338091237212,catapult,DSP,1,catapult_fpga_area
Throughput,1.57338091237212,catapult,BRAM,0,catapult_fpga_area
Throughput,1.69213899906594,catapult,CLB,659,catapult_fpga_area
Throughput,1.69213899906594,catapult,LUT,3849,catapult_fpga_area
Throughput,1.69213899906594,catapult,FF,419,catapult_fpga_area
Throughput,1.69213899906594,catapult,DSP,1,catapult_fpga_area
Throughput,1.69213899906594,catapult,BRAM,0,catapult_fpga_area
Throughput,1.77914099514472,catapult,CLB,669,catapult_fpga_area
Throughput,1.77914099514472,catapult,LUT,3825,catapult_fpga_area
Throughput,1.77914099514472,catapult,FF,421,catapult_fpga_area
Throughput,1.77914099514472,catapult,DSP,1,catapult_fpga_area
Throughput,1.77914099514472,catapult,BRAM,0,catapult_fpga_area
Throughput,1.86245751268799,catapult,CLB,783,catapult_fpga_area
Throughput,1.86245751268799,catapult,LUT,3973,catapult_fpga_area
Throughput,1.86245751268799,catapult,FF,423,catapult_fpga_area
Throughput,1.86245751268799,catapult,DSP,1,catapult_fpga_area
Throughput,1.86245751268799,catapult,BRAM,0,catapult_fpga_area
Throughput,1.90073235217529,catapult,CLB,681,catapult_fpga_area
Throughput,1.90073235217529,catapult,LUT,3795,catapult_fpga_area
Throughput,1.90073235217529,catapult,FF,424,catapult_fpga_area
Throughput,1.90073235217529,catapult,DSP,1,catapult_fpga_area
Throughput,1.90073235217529,catapult,BRAM,0,catapult_fpga_area
Throughput,1.46060457344504,catapult,CLB,678,catapult_fpga_area
Throughput,1.46060457344504,catapult,LUT,3921,catapult_fpga_area
Throughput,1.46060457344504,catapult,FF,497,catapult_fpga_area
Throughput,1.46060457344504,catapult,DSP,1,catapult_fpga_area
Throughput,1.46060457344504,catapult,BRAM,0,catapult_fpga_area
Throughput,1.6260426998813,catapult,CLB,737,catapult_fpga_area
Throughput,1.6260426998813,catapult,LUT,4283,catapult_fpga_area
Throughput,1.6260426998813,catapult,FF,428,catapult_fpga_area
Throughput,1.6260426998813,catapult,DSP,1,catapult_fpga_area
Throughput,1.6260426998813,catapult,BRAM,0,catapult_fpga_area
Throughput,1.54910508199413,catapult,CLB,710,catapult_fpga_area
Throughput,1.54910508199413,catapult,LUT,3696,catapult_fpga_area
Throughput,1.54910508199413,catapult,FF,330,catapult_fpga_area
Throughput,1.54910508199413,catapult,DSP,1,catapult_fpga_area
Throughput,1.54910508199413,catapult,BRAM,0,catapult_fpga_area
Throughput,1.9326920661058,catapult,CLB,702,catapult_fpga_area
Throughput,1.9326920661058,catapult,LUT,3650,catapult_fpga_area
Throughput,1.9326920661058,catapult,FF,342,catapult_fpga_area
Throughput,1.9326920661058,catapult,DSP,1,catapult_fpga_area
Throughput,1.9326920661058,catapult,BRAM,0,catapult_fpga_area
Throughput,1.93740252443549,catapult,CLB,715,catapult_fpga_area
Throughput,1.93740252443549,catapult,LUT,3660,catapult_fpga_area
Throughput,1.93740252443549,catapult,FF,334,catapult_fpga_area
Throughput,1.93740252443549,catapult,DSP,1,catapult_fpga_area
Throughput,1.93740252443549,catapult,BRAM,0,catapult_fpga_area
Throughput,1.92365031884504,catapult,CLB,630,catapult_fpga_area
Throughput,1.92365031884504,catapult,LUT,3700,catapult_fpga_area
Throughput,1.92365031884504,catapult,FF,335,catapult_fpga_area
Throughput,1.92365031884504,catapult,DSP,1,catapult_fpga_area
Throughput,1.92365031884504,catapult,BRAM,0,catapult_fpga_area
Throughput,1.25915087901323,catapult,CLB,1132,catapult_fpga_area
Throughput,1.25915087901323,catapult,LUT,7633,catapult_fpga_area
Throughput,1.25915087901323,catapult,FF,564,catapult_fpga_area
Throughput,1.25915087901323,catapult,DSP,1,catapult_fpga_area
Throughput,1.25915087901323,catapult,BRAM,0,catapult_fpga_area
Throughput,1.57427260734178,catapult,CLB,1177,catapult_fpga_area
Throughput,1.57427260734178,catapult,LUT,7740,catapult_fpga_area
Throughput,1.57427260734178,catapult,FF,476,catapult_fpga_area
Throughput,1.57427260734178,catapult,DSP,1,catapult_fpga_area
Throughput,1.57427260734178,catapult,BRAM,0,catapult_fpga_area
Throughput,1.75948228993101,catapult,CLB,1063,catapult_fpga_area
Throughput,1.75948228993101,catapult,LUT,7076,catapult_fpga_area
Throughput,1.75948228993101,catapult,FF,368,catapult_fpga_area
Throughput,1.75948228993101,catapult,DSP,1,catapult_fpga_area
Throughput,1.75948228993101,catapult,BRAM,0,catapult_fpga_area
Throughput,1.84616293495599,catapult,CLB,1116,catapult_fpga_area
Throughput,1.84616293495599,catapult,LUT,7257,catapult_fpga_area
Throughput,1.84616293495599,catapult,FF,360,catapult_fpga_area
Throughput,1.84616293495599,catapult,DSP,1,catapult_fpga_area
Throughput,1.84616293495599,catapult,BRAM,0,catapult_fpga_area
Throughput,1.91295664666352,catapult,CLB,1055,catapult_fpga_area
Throughput,1.91295664666352,catapult,LUT,6896,catapult_fpga_area
Throughput,1.91295664666352,catapult,FF,364,catapult_fpga_area
Throughput,1.91295664666352,catapult,DSP,1,catapult_fpga_area
Throughput,1.91295664666352,catapult,BRAM,0,catapult_fpga_area
Throughput,1.97492243492137,catapult,CLB,1068,catapult_fpga_area
Throughput,1.97492243492137,catapult,LUT,6631,catapult_fpga_area
Throughput,1.97492243492137,catapult,FF,364,catapult_fpga_area
Throughput,1.97492243492137,catapult,DSP,1,catapult_fpga_area
Throughput,1.97492243492137,catapult,BRAM,0,catapult_fpga_area
Throughput,1.54182033476003,catapult,CLB,772,catapult_fpga_area
Throughput,1.54182033476003,catapult,LUT,3930,catapult_fpga_area
Throughput,1.54182033476003,catapult,FF,368,catapult_fpga_area
Throughput,1.54182033476003,catapult,DSP,1,catapult_fpga_area
Throughput,1.54182033476003,catapult,BRAM,0,catapult_fpga_area
Throughput,1.82728168095296,catapult,CLB,662,catapult_fpga_area
Throughput,1.82728168095296,catapult,LUT,3554,catapult_fpga_area
Throughput,1.82728168095296,catapult,FF,409,catapult_fpga_area
Throughput,1.82728168095296,catapult,DSP,1,catapult_fpga_area
Throughput,1.82728168095296,catapult,BRAM,0,catapult_fpga_area
Throughput,1.99844121585164,catapult,CLB,513,catapult_fpga_area
Throughput,1.99844121585164,catapult,LUT,2749,catapult_fpga_area
Throughput,1.99844121585164,catapult,FF,346,catapult_fpga_area
Throughput,1.99844121585164,catapult,DSP,1,catapult_fpga_area
Throughput,1.99844121585164,catapult,BRAM,0,catapult_fpga_area
Throughput,2.09086043088452,catapult,CLB,514,catapult_fpga_area
Throughput,2.09086043088452,catapult,LUT,2708,catapult_fpga_area
Throughput,2.09086043088452,catapult,FF,355,catapult_fpga_area
Throughput,2.09086043088452,catapult,DSP,1,catapult_fpga_area
Throughput,2.09086043088452,catapult,BRAM,0,catapult_fpga_area
Throughput,2.08033418488346,catapult,CLB,549,catapult_fpga_area
Throughput,2.08033418488346,catapult,LUT,2745,catapult_fpga_area
Throughput,2.08033418488346,catapult,FF,346,catapult_fpga_area
Throughput,2.08033418488346,catapult,DSP,1,catapult_fpga_area
Throughput,2.08033418488346,catapult,BRAM,0,catapult_fpga_area
Throughput,2.19750758689494,catapult,CLB,590,catapult_fpga_area
Throughput,2.19750758689494,catapult,LUT,2652,catapult_fpga_area
Throughput,2.19750758689494,catapult,FF,346,catapult_fpga_area
Throughput,2.19750758689494,catapult,DSP,1,catapult_fpga_area
Throughput,2.19750758689494,catapult,BRAM,0,catapult_fpga_area
Throughput,1.5378203856546,catapult,CLB,919,catapult_fpga_area
Throughput,1.5378203856546,catapult,LUT,5074,catapult_fpga_area
Throughput,1.5378203856546,catapult,FF,479,catapult_fpga_area
Throughput,1.5378203856546,catapult,DSP,1,catapult_fpga_area
Throughput,1.5378203856546,catapult,BRAM,0,catapult_fpga_area
Throughput,1.70200598425304,catapult,CLB,853,catapult_fpga_area
Throughput,1.70200598425304,catapult,LUT,4560,catapult_fpga_area
Throughput,1.70200598425304,catapult,FF,456,catapult_fpga_area
Throughput,1.70200598425304,catapult,DSP,1,catapult_fpga_area
Throughput,1.70200598425304,catapult,BRAM,0,catapult_fpga_area
Throughput,1.88506033135591,catapult,CLB,630,catapult_fpga_area
Throughput,1.88506033135591,catapult,LUT,3252,catapult_fpga_area
Throughput,1.88506033135591,catapult,FF,374,catapult_fpga_area
Throughput,1.88506033135591,catapult,DSP,1,catapult_fpga_area
Throughput,1.88506033135591,catapult,BRAM,0,catapult_fpga_area
Throughput,1.96398059587171,catapult,CLB,667,catapult_fpga_area
Throughput,1.96398059587171,catapult,LUT,3298,catapult_fpga_area
Throughput,1.96398059587171,catapult,FF,375,catapult_fpga_area
Throughput,1.96398059587171,catapult,DSP,1,catapult_fpga_area
Throughput,1.96398059587171,catapult,BRAM,0,catapult_fpga_area
Throughput,2.04193730844076,catapult,CLB,584,catapult_fpga_area
Throughput,2.04193730844076,catapult,LUT,3303,catapult_fpga_area
Throughput,2.04193730844076,catapult,FF,376,catapult_fpga_area
Throughput,2.04193730844076,catapult,DSP,1,catapult_fpga_area
Throughput,2.04193730844076,catapult,BRAM,0,catapult_fpga_area
Throughput,2.07684751162515,catapult,CLB,652,catapult_fpga_area
Throughput,2.07684751162515,catapult,LUT,3246,catapult_fpga_area
Throughput,2.07684751162515,catapult,FF,377,catapult_fpga_area
Throughput,2.07684751162515,catapult,DSP,1,catapult_fpga_area
Throughput,2.07684751162515,catapult,BRAM,0,catapult_fpga_area
Throughput,1.56906802066776,catapult,CLB,715,catapult_fpga_area
Throughput,1.56906802066776,catapult,LUT,3670,catapult_fpga_area
Throughput,1.56906802066776,catapult,FF,439,catapult_fpga_area
Throughput,1.56906802066776,catapult,DSP,1,catapult_fpga_area
Throughput,1.56906802066776,catapult,BRAM,0,catapult_fpga_area
Throughput,1.77064483343544,catapult,CLB,675,catapult_fpga_area
Throughput,1.77064483343544,catapult,LUT,3792,catapult_fpga_area
Throughput,1.77064483343544,catapult,FF,440,catapult_fpga_area
Throughput,1.77064483343544,catapult,DSP,1,catapult_fpga_area
Throughput,1.77064483343544,catapult,BRAM,0,catapult_fpga_area
Throughput,1.83352677040761,catapult,CLB,623,catapult_fpga_area
Throughput,1.83352677040761,catapult,LUT,3392,catapult_fpga_area
Throughput,1.83352677040761,catapult,FF,387,catapult_fpga_area
Throughput,1.83352677040761,catapult,DSP,1,catapult_fpga_area
Throughput,1.83352677040761,catapult,BRAM,0,catapult_fpga_area
Throughput,1.90737773708705,catapult,CLB,578,catapult_fpga_area
Throughput,1.90737773708705,catapult,LUT,3279,catapult_fpga_area
Throughput,1.90737773708705,catapult,FF,382,catapult_fpga_area
Throughput,1.90737773708705,catapult,DSP,1,catapult_fpga_area
Throughput,1.90737773708705,catapult,BRAM,0,catapult_fpga_area
Throughput,2.06483158201201,catapult,CLB,632,catapult_fpga_area
Throughput,2.06483158201201,catapult,LUT,3340,catapult_fpga_area
Throughput,2.06483158201201,catapult,FF,392,catapult_fpga_area
Throughput,2.06483158201201,catapult,DSP,1,catapult_fpga_area
Throughput,2.06483158201201,catapult,BRAM,0,catapult_fpga_area
Throughput,2.16671577889099,catapult,CLB,724,catapult_fpga_area
Throughput,2.16671577889099,catapult,LUT,3340,catapult_fpga_area
Throughput,2.16671577889099,catapult,FF,393,catapult_fpga_area
Throughput,2.16671577889099,catapult,DSP,1,catapult_fpga_area
Throughput,2.16671577889099,catapult,BRAM,0,catapult_fpga_area
Throughput,1.39886747689071,catapult,CLB,1199,catapult_fpga_area
Throughput,1.39886747689071,catapult,LUT,7661,catapult_fpga_area
Throughput,1.39886747689071,catapult,FF,563,catapult_fpga_area
Throughput,1.39886747689071,catapult,DSP,1,catapult_fpga_area
Throughput,1.39886747689071,catapult,BRAM,0,catapult_fpga_area
Throughput,1.67016845319019,catapult,CLB,1194,catapult_fpga_area
Throughput,1.67016845319019,catapult,LUT,7652,catapult_fpga_area
Throughput,1.67016845319019,catapult,FF,413,catapult_fpga_area
Throughput,1.67016845319019,catapult,DSP,1,catapult_fpga_area
Throughput,1.67016845319019,catapult,BRAM,0,catapult_fpga_area
Throughput,1.86763335369054,catapult,CLB,913,catapult_fpga_area
Throughput,1.86763335369054,catapult,LUT,5852,catapult_fpga_area
Throughput,1.86763335369054,catapult,FF,337,catapult_fpga_area
Throughput,1.86763335369054,catapult,DSP,1,catapult_fpga_area
Throughput,1.86763335369054,catapult,BRAM,0,catapult_fpga_area
Throughput,1.87435100596418,catapult,CLB,904,catapult_fpga_area
Throughput,1.87435100596418,catapult,LUT,5783,catapult_fpga_area
Throughput,1.87435100596418,catapult,FF,339,catapult_fpga_area
Throughput,1.87435100596418,catapult,DSP,1,catapult_fpga_area
Throughput,1.87435100596418,catapult,BRAM,0,catapult_fpga_area
Throughput,2.0882799464565,catapult,CLB,950,catapult_fpga_area
Throughput,2.0882799464565,catapult,LUT,6009,catapult_fpga_area
Throughput,2.0882799464565,catapult,FF,340,catapult_fpga_area
Throughput,2.0882799464565,catapult,DSP,1,catapult_fpga_area
Throughput,2.0882799464565,catapult,BRAM,0,catapult_fpga_area
Throughput,1.99437188254745,catapult,CLB,855,catapult_fpga_area
Throughput,1.99437188254745,catapult,LUT,5668,catapult_fpga_area
Throughput,1.99437188254745,catapult,FF,341,catapult_fpga_area
Throughput,1.99437188254745,catapult,DSP,1,catapult_fpga_area
Throughput,1.99437188254745,catapult,BRAM,0,catapult_fpga_area
Throughput,1.44513891397811,catapult,CLB,789,catapult_fpga_area
Throughput,1.44513891397811,catapult,LUT,4601,catapult_fpga_area
Throughput,1.44513891397811,catapult,FF,484,catapult_fpga_area
Throughput,1.44513891397811,catapult,DSP,1,catapult_fpga_area
Throughput,1.44513891397811,catapult,BRAM,0,catapult_fpga_area
Throughput,1.65199693389369,catapult,CLB,961,catapult_fpga_area
Throughput,1.65199693389369,catapult,LUT,5221,catapult_fpga_area
Throughput,1.65199693389369,catapult,FF,478,catapult_fpga_area
Throughput,1.65199693389369,catapult,DSP,1,catapult_fpga_area
Throughput,1.65199693389369,catapult,BRAM,0,catapult_fpga_area
Throughput,1.83546185726714,catapult,CLB,689,catapult_fpga_area
Throughput,1.83546185726714,catapult,LUT,3849,catapult_fpga_area
Throughput,1.83546185726714,catapult,FF,417,catapult_fpga_area
Throughput,1.83546185726714,catapult,DSP,1,catapult_fpga_area
Throughput,1.83546185726714,catapult,BRAM,0,catapult_fpga_area
Throughput,1.91778089736804,catapult,CLB,675,catapult_fpga_area
Throughput,1.91778089736804,catapult,LUT,3970,catapult_fpga_area
Throughput,1.91778089736804,catapult,FF,416,catapult_fpga_area
Throughput,1.91778089736804,catapult,DSP,1,catapult_fpga_area
Throughput,1.91778089736804,catapult,BRAM,0,catapult_fpga_area
Throughput,1.92864774791802,catapult,CLB,655,catapult_fpga_area
Throughput,1.92864774791802,catapult,LUT,3821,catapult_fpga_area
Throughput,1.92864774791802,catapult,FF,422,catapult_fpga_area
Throughput,1.92864774791802,catapult,DSP,1,catapult_fpga_area
Throughput,1.92864774791802,catapult,BRAM,0,catapult_fpga_area
Throughput,1.94621063059171,catapult,CLB,738,catapult_fpga_area
Throughput,1.94621063059171,catapult,LUT,3822,catapult_fpga_area
Throughput,1.94621063059171,catapult,FF,423,catapult_fpga_area
Throughput,1.94621063059171,catapult,DSP,1,catapult_fpga_area
Throughput,1.94621063059171,catapult,BRAM,0,catapult_fpga_area
Throughput,1.42885720001143,catapult,CLB,932,catapult_fpga_area
Throughput,1.42885720001143,catapult,LUT,6000,catapult_fpga_area
Throughput,1.42885720001143,catapult,FF,543,catapult_fpga_area
Throughput,1.42885720001143,catapult,DSP,1,catapult_fpga_area
Throughput,1.42885720001143,catapult,BRAM,0,catapult_fpga_area
Throughput,1.58866582255556,catapult,CLB,1015,catapult_fpga_area
Throughput,1.58866582255556,catapult,LUT,5929,catapult_fpga_area
Throughput,1.58866582255556,catapult,FF,540,catapult_fpga_area
Throughput,1.58866582255556,catapult,DSP,1,catapult_fpga_area
Throughput,1.58866582255556,catapult,BRAM,0,catapult_fpga_area
Throughput,1.78494930743967,catapult,CLB,777,catapult_fpga_area
Throughput,1.78494930743967,catapult,LUT,4440,catapult_fpga_area
Throughput,1.78494930743967,catapult,FF,447,catapult_fpga_area
Throughput,1.78494930743967,catapult,DSP,1,catapult_fpga_area
Throughput,1.78494930743967,catapult,BRAM,0,catapult_fpga_area
Throughput,1.83007062242532,catapult,CLB,767,catapult_fpga_area
Throughput,1.83007062242532,catapult,LUT,4712,catapult_fpga_area
Throughput,1.83007062242532,catapult,FF,450,catapult_fpga_area
Throughput,1.83007062242532,catapult,DSP,1,catapult_fpga_area
Throughput,1.83007062242532,catapult,BRAM,0,catapult_fpga_area
Throughput,1.883576157693,catapult,CLB,801,catapult_fpga_area
Throughput,1.883576157693,catapult,LUT,4549,catapult_fpga_area
Throughput,1.883576157693,catapult,FF,450,catapult_fpga_area
Throughput,1.883576157693,catapult,DSP,1,catapult_fpga_area
Throughput,1.883576157693,catapult,BRAM,0,catapult_fpga_area
Throughput,2.04979358578591,catapult,CLB,821,catapult_fpga_area
Throughput,2.04979358578591,catapult,LUT,4403,catapult_fpga_area
Throughput,2.04979358578591,catapult,FF,451,catapult_fpga_area
Throughput,2.04979358578591,catapult,DSP,1,catapult_fpga_area
Throughput,2.04979358578591,catapult,BRAM,0,catapult_fpga_area
Throughput,1.45180866323266,catapult,CLB,891,catapult_fpga_area
Throughput,1.45180866323266,catapult,LUT,4837,catapult_fpga_area
Throughput,1.45180866323266,catapult,FF,518,catapult_fpga_area
Throughput,1.45180866323266,catapult,DSP,1,catapult_fpga_area
Throughput,1.45180866323266,catapult,BRAM,0,catapult_fpga_area
Throughput,1.71800052227216,catapult,CLB,882,catapult_fpga_area
Throughput,1.71800052227216,catapult,LUT,5025,catapult_fpga_area
Throughput,1.71800052227216,catapult,FF,415,catapult_fpga_area
Throughput,1.71800052227216,catapult,DSP,1,catapult_fpga_area
Throughput,1.71800052227216,catapult,BRAM,0,catapult_fpga_area
Throughput,1.76290046487685,catapult,CLB,857,catapult_fpga_area
Throughput,1.76290046487685,catapult,LUT,4447,catapult_fpga_area
Throughput,1.76290046487685,catapult,FF,354,catapult_fpga_area
Throughput,1.76290046487685,catapult,DSP,1,catapult_fpga_area
Throughput,1.76290046487685,catapult,BRAM,0,catapult_fpga_area
Throughput,1.85012164549819,catapult,CLB,743,catapult_fpga_area
Throughput,1.85012164549819,catapult,LUT,4425,catapult_fpga_area
Throughput,1.85012164549819,catapult,FF,351,catapult_fpga_area
Throughput,1.85012164549819,catapult,DSP,1,catapult_fpga_area
Throughput,1.85012164549819,catapult,BRAM,0,catapult_fpga_area
Throughput,1.99324687957201,catapult,CLB,772,catapult_fpga_area
Throughput,1.99324687957201,catapult,LUT,4478,catapult_fpga_area
Throughput,1.99324687957201,catapult,FF,354,catapult_fpga_area
Throughput,1.99324687957201,catapult,DSP,1,catapult_fpga_area
Throughput,1.99324687957201,catapult,BRAM,0,catapult_fpga_area
Throughput,1.98329274194188,catapult,CLB,754,catapult_fpga_area
Throughput,1.98329274194188,catapult,LUT,4269,catapult_fpga_area
Throughput,1.98329274194188,catapult,FF,355,catapult_fpga_area
Throughput,1.98329274194188,catapult,DSP,1,catapult_fpga_area
Throughput,1.98329274194188,catapult,BRAM,0,catapult_fpga_area
Throughput,1.38658561611545,catapult,CLB,1651,catapult_fpga_area
Throughput,1.38658561611545,catapult,LUT,10895,catapult_fpga_area
Throughput,1.38658561611545,catapult,FF,620,catapult_fpga_area
Throughput,1.38658561611545,catapult,DSP,1,catapult_fpga_area
Throughput,1.38658561611545,catapult,BRAM,0,catapult_fpga_area
Throughput,1.57188958418805,catapult,CLB,1704,catapult_fpga_area
Throughput,1.57188958418805,catapult,LUT,11058,catapult_fpga_area
Throughput,1.57188958418805,catapult,FF,485,catapult_fpga_area
Throughput,1.57188958418805,catapult,DSP,1,catapult_fpga_area
Throughput,1.57188958418805,catapult,BRAM,0,catapult_fpga_area
Throughput,1.78422955183722,catapult,CLB,1316,catapult_fpga_area
Throughput,1.78422955183722,catapult,LUT,8706,catapult_fpga_area
Throughput,1.78422955183722,catapult,FF,378,catapult_fpga_area
Throughput,1.78422955183722,catapult,DSP,1,catapult_fpga_area
Throughput,1.78422955183722,catapult,BRAM,0,catapult_fpga_area
Throughput,1.88265771023639,catapult,CLB,1403,catapult_fpga_area
Throughput,1.88265771023639,catapult,LUT,9304,catapult_fpga_area
Throughput,1.88265771023639,catapult,FF,402,catapult_fpga_area
Throughput,1.88265771023639,catapult,DSP,1,catapult_fpga_area
Throughput,1.88265771023639,catapult,BRAM,0,catapult_fpga_area
Throughput,1.92472404269038,catapult,CLB,1216,catapult_fpga_area
Throughput,1.92472404269038,catapult,LUT,8100,catapult_fpga_area
Throughput,1.92472404269038,catapult,FF,359,catapult_fpga_area
Throughput,1.92472404269038,catapult,DSP,1,catapult_fpga_area
Throughput,1.92472404269038,catapult,BRAM,0,catapult_fpga_area
Throughput,1.9588600218217,catapult,CLB,1238,catapult_fpga_area
Throughput,1.9588600218217,catapult,LUT,8078,catapult_fpga_area
Throughput,1.9588600218217,catapult,FF,354,catapult_fpga_area
Throughput,1.9588600218217,catapult,DSP,1,catapult_fpga_area
Throughput,1.9588600218217,catapult,BRAM,0,catapult_fpga_area
