/dts-v1/;

/ {
	#address-cells = <0x02>;
	model = "Samsung Q2Q PROJECT - REV0.4 (board-id,08)";
	qcom,board-id = <0x10008 0x08>;
	#size-cells = <0x02>;
	interrupt-parent = <0x01>;
	compatible = "QCOM,LAHAINA-MTP\0QCOM,LAHAINA\0QCOM,MTP";
	dtbo-version = <0x00>;
	qcom,msm-id = <0x19f 0x20001 0x1c8 0x20001 0x1f5 0x20001>;

	sec_pm_debug {
		batt_node = <0x5f1>;
		compatible = "samsung,sec-ap-pmic";
		status = "okay";
		phandle = <0x73e>;
		mboxes = <0x02 0x00>;
		chg_det_gpio = <0x5d8 0x05 0x01>;
		mbox-names = "sec-pm-debug";
	};

	sec_debug_partition {
		part-table = <0x00 0x1000 0x1000 0x1000 0x2000 0x1000 0x3000 0x1000 0x4000 0xa000 0xe000 0x1000 0xf000 0x80000 0x8f000 0x1000 0x90000 0x3000 0x93000 0x1000 0x94000 0x1000 0x95000 0x1000 0xfe000 0x2000 0x100000 0x200000 0x300000 0x200000 0x500000 0x300000>;
	};

	mem-offline {
		offline-sizes = <0x01 0x40000000 0x00 0x40000000 0x01 0xc0000000 0x00 0x80000000 0x02 0xc0000000 0x01 0x40000000>;
		granule = <0x400>;
		compatible = "qcom,mem-offline";
		mboxes = <0x02 0x00>;
	};

	i2c@33 {
		pinctrl-names = "default";
		#address-cells = <0x01>;
		pinctrl-0 = <0x5e4 0x5e5>;
		cell-index = <0x21>;
		#size-cells = <0x00>;
		compatible = "i2c-gpio";
		status = "okay";
		#i2c-gpio,delay-us = <0x02>;
		phandle = <0x72f>;
		gpios = <0x93 0xab 0x00 0x93 0xac 0x00>;

		pca953x@22 {
			pinctrl-names = "default";
			pinctrl-0 = <0x5e6 0x5e7>;
			gpio-controller;
			pca953x,gpio_num = <0x18>;
			reset-gpios = <0x93 0x7a 0x01>;
			compatible = "nxp,pca953x";
			#interrupt-cells = <0x02>;
			reg = <0x22>;
			pca953x,gpio_start = <0x96>;
			phandle = <0x57b>;
			#gpio-cells = <0x02>;
			interrupt-controller;
			pca953x,irq-gpio = <0x93 0x33 0x01>;

			panel_zf01_ubcon_active {
				function = "normal";
				pins = "gpio3";
				drive-strength = <0x00>;
				bias-disable;
				phandle = <0x730>;
				input-enable;
			};

			panel_xa2_ze01_ubcon_active {
				function = "normal";
				pins = "gpio4";
				drive-strength = <0x00>;
				bias-disable;
				phandle = <0x734>;
				input-enable;
			};

			panel_zf01_ubcon_suspend {
				function = "normal";
				pins = "gpio3";
				drive-strength = <0x00>;
				bias-disable;
				phandle = <0x731>;
				input-enable;
			};

			panel_ze01_ubcon_suspend {
				function = "normal";
				pins = "gpio4";
				drive-strength = <0x00>;
				bias-disable;
				phandle = <0x733>;
				input-enable;
			};

			panel_ze01_ubcon_active {
				function = "normal";
				pins = "gpio4";
				drive-strength = <0x00>;
				bias-disable;
				phandle = <0x732>;
				input-enable;
			};

			panel_xa2_ze01_ubcon_suspend {
				function = "normal";
				pins = "gpio4";
				drive-strength = <0x00>;
				bias-disable;
				phandle = <0x735>;
				input-enable;
			};

			s2dos05_irq {
				function = "normal";
				pins = "gpio8";
				bias-disable;
				phandle = <0x5e3>;
				input-enable;
			};
		};
	};

	muic {
		status = "okay";
		muic,support-list = "TA\0USB\0CDP\0JIG UART OFF\0JIG UART OFF/VB\0JIG UART ON\0JIG UART ON/VB\0JIG USB OFF\0JIG USB ON\0OTG\0Unofficial TA\0DCD Timeout\0AFC Charger";
	};

	i2c@31 {
		pinctrl-names = "default";
		#address-cells = <0x01>;
		pinctrl-0 = <0x5e8 0x5e9>;
		cell-index = <0x1f>;
		#size-cells = <0x00>;
		compatible = "i2c-gpio";
		status = "okay";
		#i2c-gpio,delay-us = <0x02>;
		phandle = <0x736>;
		gpios = <0x93 0x4e 0x00 0x93 0x4f 0x00>;

		s2mpb02_pmic@59 {
			pinctrl-names = "default";
			s2mpb02,wakeup;
			pinctrl-0 = <0x5ea>;
			interrupt-parent = <0x93>;
			compatible = "s2mpb02,s2mpb02mfd";
			reg = <0x59>;
			phandle = <0x737>;

			regulators {

				s2mpb02-buck1 {
					regulator-max-microvolt = <0x13d620>;
					regulator-allowed-modes = <0x01 0x02>;
					regulator-min-microvolt = <0x13d620>;
					regulator-name = "s2mpb02-b1";
					phandle = <0x668>;
				};

				s2mpb02-ldo17 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "s2mpb02-l17";
					phandle = <0x669>;
				};

				s2mpb02-ldo2 {
					regulator-max-microvolt = <0xf4240>;
					regulator-min-microvolt = <0xf4240>;
					regulator-name = "s2mpb02-l2";
					phandle = <0x738>;
				};

				s2mpb02-ldo15 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "s2mpb02-l15";
					phandle = <0x654>;
				};

				s2mpb02-ldo13 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "s2mpb02-l13";
					phandle = <0x655>;
				};

				s2mpb02-ldo9 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "s2mpb02-l9";
					phandle = <0x648>;
				};

				s2mpb02-ldo11 {
					regulator-max-microvolt = <0x325aa0>;
					regulator-boot-on;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "s2mpb02-l11";
					phandle = <0x615>;
				};

				s2mpb02-ldo7 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "s2mpb02-l7";
					phandle = <0x64e>;
				};

				s2mpb02-ldo5 {
					regulator-max-microvolt = <0x100590>;
					regulator-min-microvolt = <0x100590>;
					regulator-name = "s2mpb02-l5";
					phandle = <0x653>;
				};

				s2mpb02-bb {
					regulator-max-microvolt = <0x3567e0>;
					regulator-always-on;
					regulator-allowed-modes = <0x01 0x02>;
					regulator-min-microvolt = <0x3567e0>;
					regulator-name = "s2mpb02-bb";
					phandle = <0x739>;
				};

				s2mpb02-buck2 {
					regulator-max-microvolt = <0x13d620>;
					regulator-allowed-modes = <0x01 0x02>;
					regulator-min-microvolt = <0x13d620>;
					regulator-name = "s2mpb02-b2";
					phandle = <0x651>;
				};

				s2mpb02-ldo18 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "s2mpb02-l18";
					phandle = <0x65d>;
				};

				s2mpb02-ldo3 {
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "s2mpb02-l3";
					phandle = <0x64d>;
				};

				s2mpb02-ldo16 {
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x325aa0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "VDD_BTP_3P3";
					phandle = <0x613>;
				};

				s2mpb02-ldo1 {
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "s2mpb02-l1";
					phandle = <0x650>;
				};

				s2mpb02-ldo14 {
					regulator-max-microvolt = <0x2b1b28>;
					regulator-min-microvolt = <0x2b1b28>;
					regulator-name = "s2mpb02-l14";
					phandle = <0x64f>;
				};

				s2mpb02-ldo12 {
					regulator-max-microvolt = <0x2932e0>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "s2mpb02-l12";
					phandle = <0x65b>;
				};

				s2mpb02-ldo8 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-boot-on;
					regulator-always-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "s2mpb02-l8";
					phandle = <0x66e>;
				};

				s2mpb02-ldo10 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "s2mpb02-l10";
					phandle = <0x65c>;
				};

				s2mpb02-ldo6 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "s2mpb02-l6";
					phandle = <0x657>;
				};

				s2mpb02-ldo4 {
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "s2mpb02-l4";
					phandle = <0x65a>;
				};
			};

			torch {
				status = "okay";

				s2mpb02-leds1 {
					default-trigger = "flash_trigger";
					brightness = <0x0a>;
					id = <0x00>;
					phandle = <0x73a>;
					ledname = "leds-sec1";
					timeout = <0x07>;
					gpios = <0x93 0x9b 0x00>;
				};

				s2mpb02-leds2 {
					default-trigger = "torch_trigger";
					brightness = <0x09>;
					id = <0x01>;
					phandle = <0x73b>;
					ledname = "torch-sec1";
					timeout = <0x0f>;
					gpios = <0x93 0x73 0x00>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		compatible = "simple-bus";
		ranges = <0x00 0x00 0x00 0xffffffff>;
		phandle = <0x2d0>;

		modem2_etm0 {
			qcom,inst-id = <0x0b>;
			coresight-name = "coresight-modem2-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x129>;
						phandle = <0x127>;
					};
				};
			};
		};

		qcom,evass@abb0000 {
			memory-region = <0xcc>;
			qcom,pas-id = <0x1a>;
			compatible = "qcom,pil-tz-generic";
			status = "ok";
			reg = <0xabb0000 0x2000>;
			qcom,firmware-name = "evass";
		};

		qcom,wb-display@0 {
			cell-index = <0x00>;
			label = "wb_display";
			compatible = "qcom,wb-display";
			phandle = <0x5cc>;
		};

		pmic-pon-log {
			nvmem-names = "pon_log";
			compatible = "qcom,pmic-pon-log";
			nvmem = <0x587>;
		};

		cti@6e21000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";
			compatible = "arm,primecell";
			reg = <0x6e21000 0x1000>;
			phandle = <0x480>;
		};

		qcom,msm-dai-tdm-hsif2-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9091>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9191>;
			phandle = <0x50d>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-hsif2-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9091>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x50e>;
			};
		};

		qcom,a5 {
			ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
			ubwc-bps-write-cfg = <0x161ef 0x1620f>;
			clock-names = "soc_fast_ahb\0icp_ahb_clk\0icp_clk_src\0icp_clk";
			fw_name = "CAMERA_ICP.elf";
			reg-names = "a5_qgic\0a5_sierra\0a5_csr";
			reg-cam-base = <0x00 0x10000 0x18000>;
			cell-index = <0x00>;
			camss-vdd-supply = <0x29e>;
			interrupts = <0x00 0x1cf 0x01>;
			clocks = <0x33 0x21 0x33 0x23 0x33 0x25 0x33 0x24>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			qos-val = <0xa0a>;
			compatible = "qcom,cam-a5";
			src-clock-name = "icp_clk_src";
			status = "ok";
			interrupt-names = "a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			regulator-names = "camss-vdd";
			phandle = <0x56a>;
			clock-rates = <0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00>;
			ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
			ubwc-bps-fetch-cfg = <0x707b 0x7083>;
		};

		i2c@a90000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x20c>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x165 0x04>;
			clocks = <0x30 0x6c 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x20d>;
			status = "disabled";
			reg = <0xa90000 0x4000>;
			phandle = <0x4c8>;
			dmas = <0x1f9 0x00 0x04 0x03 0x40 0x00 0x1f9 0x01 0x04 0x03 0x40 0x00>;
		};

		qcom,msm-sen-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x24c>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
		};

		cti@601e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti14";
			compatible = "arm,primecell";
			reg = <0x601e000 0x1000>;
			phandle = <0x493>;
		};

		tpdm@6c38000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-rdpm";
			compatible = "arm,primecell";
			reg = <0x6c38000 0x1000>;
			phandle = <0x172>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b3>;
						phandle = <0x1b1>;
					};
				};
			};
		};

		qcom_scm {
			compatible = "qcom,secure-chan-manager";
		};

		hwlock {
			syscon = <0x94 0x00 0x1000>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x96>;
			#hwlock-cells = <0x01>;
		};

		i2c@998000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1ee>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x25f 0x04>;
			clocks = <0x30 0x5e 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x1ef>;
			status = "ok";
			reg = <0x998000 0x4000>;
			phandle = <0x4ba>;
			dmas = <0x1d7 0x00 0x06 0x03 0x40 0x00 0x1d7 0x01 0x06 0x03 0x40 0x00>;
			qcom,clk-freq-out = <0xf4240>;

			qcom,cam-sensor13 {
				cam,isp = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				eeprom-src = <0x663>;
				cam,read_version = <0x00>;
				pinctrl-0 = <0x392>;
				clock-names = "cam_clk";
				cell-index = <0x0d>;
				gpio-req-tbl-num = <0x00 0x01>;
				sensor-position-yaw = <0x00>;
				clocks = <0x33 0x54>;
				cam,cal_memory = <0x02>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x00>;
				cam,ois = <0x00>;
				cam_vio-supply = <0x662>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x665>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0VT10M2_RST_N";
				gpio-reset = <0x01>;
				csiphy-sd-index = <0x03>;
				clock-cntl-level = "turbo";
				cam_vdig-supply = <0x664>;
				compatible = "qcom,cam-sensor";
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x10e>;
				pinctrl-1 = <0x393>;
				status = "ok";
				cam,dual_open = <0x00>;
				reg = <0x13>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				phandle = <0x76d>;
				sensor-position-pitch = <0x00>;
				cam,core_voltage = <0x00>;
				cam_clk-supply = <0x29e>;
				cam,valid = <0x01>;
				clock-rates = <0x16e3600>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpios = <0x93 0x67 0x00 0x57b 0x15 0x00>;
				cam,companion_chip = <0x00>;
			};

			qcom,cam-sensor11 {
				cam,isp = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				eeprom-src = <0x663>;
				cam,read_version = <0x00>;
				pinctrl-0 = <0x392>;
				clock-names = "cam_clk";
				cell-index = <0x0b>;
				gpio-req-tbl-num = <0x00 0x01>;
				sensor-position-yaw = <0x00>;
				clocks = <0x33 0x54>;
				cam,cal_memory = <0x02>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x00>;
				cam,ois = <0x00>;
				cam_vio-supply = <0x662>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x665>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0VT10M2_RST_N";
				gpio-reset = <0x01>;
				csiphy-sd-index = <0x03>;
				clock-cntl-level = "turbo";
				cam_vdig-supply = <0x664>;
				compatible = "qcom,cam-sensor";
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x10e>;
				pinctrl-1 = <0x393>;
				status = "ok";
				cam,dual_open = <0x00>;
				reg = <0x11>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				phandle = <0x76c>;
				sensor-position-pitch = <0x00>;
				cam,core_voltage = <0x00>;
				cam_clk-supply = <0x29e>;
				cam,valid = <0x00>;
				clock-rates = <0x16e3600>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpios = <0x93 0x67 0x00 0x57b 0x15 0x00>;
				cam,companion_chip = <0x00>;
			};

			qcom,eeprom11 {
				rgltr-max-voltage = <0x1b7740>;
				cell-index = <0x0b>;
				rgltr-load-current = <0x30d40>;
				cam_vio-supply = <0x662>;
				rgltr-cntrl-support;
				compatible = "qcom,eeprom";
				rgltr-min-voltage = <0x1b7740>;
				status = "ok";
				reg = <0x03>;
				regulator-names = "cam_vio";
				phandle = <0x663>;
				slave-addr = <0xa2>;
			};
		};

		i3c-master@880000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x03>;
			pinctrl-0 = <0x210>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			qcom,ibi-ctrl-id = <0x0e>;
			clocks = <0x30 0x72 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			interrupts-extended = <0x01 0x00 0x175 0x04 0x29 0x23 0x04 0x29 0x22 0x04>;
			compatible = "qcom,geni-i3c";
			pinctrl-1 = <0x211>;
			status = "disabled";
			reg = <0x880000 0x4000 0xecb0000 0x10000>;
			phandle = <0x4ca>;
		};

		mx_sdpm@0x00636000 {
			clock-names = "cam_cc_ipe\0video_cc_mvs0\0gcc_gp1";
			clocks = <0x33 0x4b 0x31 0x03 0x30 0x22>;
			compatible = "qcom,sdpm";
			video_cc_mvs0-supply = <0x280>;
			reg = <0x636000 0x1000>;
			cam_cc_ipe-supply = <0x29d>;
			csr-id = <0x01 0x03 0x05>;
		};

		etm@7640000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2e 0x00>;
			cpu = <0x16>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm6";
			compatible = "arm,primecell";
			reg = <0x7640000 0x1000>;
			phandle = <0x472>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c1>;
						phandle = <0x1ca>;
					};
				};
			};
		};

		interrupt-controller@17a00000 {
			#redistributor-regions = <0x01>;
			interrupts = <0x01 0x09 0x04>;
			redistributor-stride = <0x00 0x20000>;
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			phandle = <0x01>;
			interrupt-controller;
		};

		i2c@a88000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x208>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x163 0x04>;
			clocks = <0x30 0x68 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x209>;
			status = "ok";
			reg = <0xa88000 0x4000>;
			phandle = <0x4c6>;
			dmas = <0x1f9 0x00 0x02 0x03 0x40 0x00 0x1f9 0x01 0x02 0x03 0x40 0x00>;

			wacom@56 {
				pinctrl-names = "default";
				wacom,module_ver = <0x02>;
				pinctrl-0 = <0x614>;
				wacom,max_height = <0xff>;
				wacom,support_cover_noti;
				wacom,max_tilt = <0x3f 0x3f>;
				wacom,support_set_display_mode;
				wacom,fw_path = "wez01_q2.bin";
				wacom,fwe-gpio = <0x93 0x2f 0x00>;
				wacom,origin = <0x00 0x00>;
				wacom,irq-gpio = <0x93 0x32 0x00>;
				compatible = "wacom,w90xx";
				wacom_avdd-supply = <0x615>;
				status = "okay";
				wacom,invert = <0x01 0x00 0x01>;
				wacom,regulator_boot_on;
				reg = <0x56>;
				wacom,boot_addr = <0x09>;
				wacom,support_aop_mode = "1";
				phandle = <0x748>;
				wacom,bringup;
				wacom,support_sensor_hall = <0x01>;
				wacom,max_pressure = <0xfff>;
				wacom,support_garage_open_test = <0x00>;

				wacom_elec2 {
					drxy_spec_edg = <0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0 0x00 0x15e0>;
					yx_ref = <0x00 0x193 0x00 0x1fd 0x00 0x15c 0x00 0x13d 0x00 0x161 0x00 0x15f 0x00 0x1b3 0x00 0x19d 0x00 0x1fe 0x00 0x229 0x00 0x220 0x00 0x185 0x00 0x15a 0x00 0x137 0x00 0x145 0x00 0x1a1 0x00 0x160 0x00 0x23a 0x00 0x1cf>;
					shift_value = <0x04>;
					dryx_spec_edg = <0x00 0x17d4 0x00 0x17d4 0x00 0x17d4 0x00 0x17d4 0x00 0x17d4 0x00 0x17d4 0x00 0x17d4 0x00 0x17d4 0x00 0x17d4 0x00 0x17d4 0x00 0x17d4 0x00 0x17d4 0x00 0x1bbc 0x00 0x1bbc 0x00 0x1bbc 0x00 0x1bbc 0x00 0x17d4 0x00 0x17d4 0x00 0x17d4>;
					xx_ref = <0x00 0x107b 0x00 0x107b 0x00 0xf95 0x00 0xfe6 0x00 0xff3 0x00 0xfa5 0x00 0xff1 0x00 0xff4 0x00 0x100c 0x00 0x1022 0x00 0x101b 0x00 0x1012 0x00 0x1038 0x00 0x1039 0x00 0x1081 0x00 0x1099 0x00 0x10b2 0x00 0x10b0 0x00 0x1024 0x00 0x1053 0x00 0x108c 0x00 0x10c7 0x00 0x1235 0x00 0x123f>;
					xy_ref_edg = <0x00 0x23d 0x00 0x2c2 0x00 0x272 0x00 0x26b 0x00 0x277 0x00 0x262 0x00 0x25c 0x00 0x253 0x00 0x24d 0x00 0x24e 0x00 0x228 0x00 0x225 0x00 0x1e0 0x00 0x1d3 0x00 0x1c8 0x00 0x1bd 0x00 0x1be 0x00 0x1ba 0x00 0x1b1 0x00 0x1ae 0x00 0x1b1 0x00 0x1c2 0x00 0x251 0x00 0x1e9>;
					yy_spec_self = <0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x4e20 0x00 0x5208 0x00 0x4e20 0x00 0x38a4 0x00 0x38a4 0x00 0x38a4 0x00 0x38a4 0x00 0x38a4 0x00 0x38a4 0x00 0x38a4 0x00 0x3c8c>;
					yy_ref = <0x00 0x1211 0x00 0x1207 0x00 0xf87 0x00 0xee6 0x00 0xec0 0x00 0xe74 0x00 0xdbc 0x00 0xdc5 0x00 0x1441 0x00 0x1498 0x00 0x149b 0x00 0x7f1 0x00 0x85d 0x00 0x862 0x00 0x801 0x00 0x7fc 0x00 0x8db 0x00 0xcf9 0x00 0xcde>;
					max_channel = <0x18 0x13>;
					ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					spec_ver = <0x06 0x03>;
					xy_spec = <0x00 0x410 0x00 0x496 0x00 0x3d8 0x00 0x3b2 0x00 0x398 0x00 0x380 0x00 0x388 0x00 0x380 0x00 0x370 0x00 0x37a 0x00 0x33c 0x00 0x338 0x00 0x30a 0x00 0x318 0x00 0x2d6 0x00 0x2f4 0x00 0x2fa 0x00 0x32e 0x00 0x378 0x00 0x370 0x00 0x38c 0x00 0x3a6 0x00 0x440 0x00 0x35c>;
					xy_ref = <0x00 0x208 0x00 0x24b 0x00 0x1ec 0x00 0x1d9 0x00 0x1cc 0x00 0x1c0 0x00 0x1c4 0x00 0x1c0 0x00 0x1b8 0x00 0x1bd 0x00 0x19e 0x00 0x19c 0x00 0x185 0x00 0x18c 0x00 0x16b 0x00 0x17a 0x00 0x17d 0x00 0x197 0x00 0x1bc 0x00 0x1b8 0x00 0x1c6 0x00 0x1d3 0x00 0x220 0x00 0x1ae>;
					xx_spec_self = <0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0>;
					rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					drxy_spec = <0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac>;
					xx_spec = <0x00 0x20f6 0x00 0x20f6 0x00 0x1f2a 0x00 0x1fcc 0x00 0x1fe6 0x00 0x1f4a 0x00 0x1fe2 0x00 0x1fe8 0x00 0x2018 0x00 0x2044 0x00 0x2036 0x00 0x2024 0x00 0x2070 0x00 0x2072 0x00 0x2102 0x00 0x2132 0x00 0x2164 0x00 0x2160 0x00 0x2048 0x00 0x20a6 0x00 0x2118 0x00 0x218e 0x00 0x246a 0x00 0x247e>;
					ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					yy_spec = <0x00 0x2422 0x00 0x240e 0x00 0x1f0e 0x00 0x1dcc 0x00 0x1d80 0x00 0x1ce8 0x00 0x1b78 0x00 0x1b8a 0x00 0x2882 0x00 0x2930 0x00 0x2936 0x00 0xfe2 0x00 0x10ba 0x00 0x10c4 0x00 0x1002 0x00 0xff8 0x00 0x11b6 0x00 0x19f2 0x00 0x19bc>;
					drxx_spec = <0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8>;
					rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					dryy_spec = <0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8>;
					yx_spec = <0x00 0x326 0x00 0x3fa 0x00 0x2b8 0x00 0x27a 0x00 0x2c2 0x00 0x2be 0x00 0x366 0x00 0x33a 0x00 0x3fc 0x00 0x452 0x00 0x440 0x00 0x30a 0x00 0x2b4 0x00 0x26e 0x00 0x28a 0x00 0x342 0x00 0x2c0 0x00 0x474 0x00 0x39e>;
					yx_ref_edg = <0x00 0x21c 0x00 0x273 0x00 0x1df 0x00 0x1e5 0x00 0x1e1 0x00 0x1ee 0x00 0x1f8 0x00 0x241 0x00 0x295 0x00 0x2a8 0x00 0x2be 0x00 0x1cc 0x00 0x1a5 0x00 0x194 0x00 0x180 0x00 0x18c 0x00 0x1b8 0x00 0x243 0x00 0x20a>;
					dryx_spec = <0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac>;
				};

				wacom_elec0 {
					drxy_spec_edg = <0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770>;
					yx_ref = <0x00 0xb9 0x00 0x110 0x00 0x9c 0x00 0xab 0x00 0xa0 0x00 0xd5 0x00 0xfe 0x00 0xf9 0x00 0x111 0x00 0x10e 0x00 0x147 0x00 0xd8 0x00 0x98 0x00 0x89 0x00 0x8a 0x00 0x8b 0x00 0x9c 0x00 0x109 0x00 0xce>;
					shift_value = <0x04>;
					dryx_spec_edg = <0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1d4c 0x00 0x1d4c 0x00 0x1d4c 0x00 0x1d4c 0x00 0x1964 0x00 0x1964 0x00 0x1964>;
					xx_ref = <0x00 0x931 0x00 0x92f 0x00 0x729 0x00 0x684 0x00 0x685 0x00 0x678 0x00 0x69e 0x00 0x69e 0x00 0x6c6 0x00 0x6c6 0x00 0x671 0x00 0x6d8 0x00 0x713 0x00 0x726 0x00 0x760 0x00 0x79a 0x00 0x7bc 0x00 0x7bb 0x00 0x75e 0x00 0x763 0x00 0x7a4 0x00 0x7a6 0x00 0x8c4 0x00 0x8c5>;
					xy_ref_edg = <0x00 0xa9 0x00 0x107 0x00 0x80 0x00 0x5f 0x00 0x63 0x00 0x75 0x00 0x75 0x00 0x66 0x00 0x4d 0x00 0x52 0x00 0x52 0x00 0x6c 0x00 0x74 0x00 0x69 0x00 0x6a 0x00 0x69 0x00 0x68 0x00 0x65 0x00 0x65 0x00 0x5f 0x00 0x5f 0x00 0x6b 0x00 0xaa 0x00 0x74>;
					yy_spec_self = <0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4>;
					yy_ref = <0x00 0x8fb 0x00 0x8fa 0x00 0x62d 0x00 0x64d 0x00 0x64d 0x00 0x63d 0x00 0x60b 0x00 0x650 0x00 0xd91 0x00 0xdc4 0x00 0xdbf 0x00 0x3bc 0x00 0x3ab 0x00 0x3e0 0x00 0x3b9 0x00 0x3ab 0x00 0x3e1 0x00 0x695 0x00 0x696>;
					max_channel = <0x18 0x13>;
					ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					spec_ver = <0x03 0x06>;
					xy_spec = <0x00 0x154 0x00 0x1d8 0x00 0x13f 0x00 0x110 0x00 0x107 0x00 0x118 0x00 0xee 0x00 0xf8 0x00 0xe3 0x00 0xfc 0x00 0xd9 0x00 0xed 0x00 0xdc 0x00 0xbb 0x00 0xc9 0x00 0xc0 0x00 0xd1 0x00 0xfd 0x00 0x104 0x00 0x10a 0x00 0x13b 0x00 0xf7 0x00 0x172 0x00 0x113>;
					xy_ref = <0x00 0xea 0x00 0x146 0x00 0xdc 0x00 0xbb 0x00 0xb6 0x00 0xc1 0x00 0xa4 0x00 0xab 0x00 0x9d 0x00 0xae 0x00 0x96 0x00 0xa3 0x00 0x98 0x00 0x81 0x00 0x8b 0x00 0x84 0x00 0x90 0x00 0xaf 0x00 0xb4 0x00 0xb8 0x00 0xd9 0x00 0xaa 0x00 0xff 0x00 0xbe>;
					xx_spec_self = <0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0>;
					rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					drxy_spec = <0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0>;
					xx_spec = <0x00 0xc69 0x00 0xc66 0x00 0x9aa 0x00 0x8cc 0x00 0x8cd 0x00 0x8bb 0x00 0x8ef 0x00 0x8ef 0x00 0x925 0x00 0x925 0x00 0x8b3 0x00 0x93d 0x00 0x98d 0x00 0x9a6 0x00 0x9f5 0x00 0xa43 0x00 0xa71 0x00 0xa70 0x00 0x9f2 0x00 0x9f8 0x00 0xa51 0x00 0xa53 0x00 0xbd5 0x00 0xbd7>;
					ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					yy_spec = <0x00 0xc20 0x00 0xc1e 0x00 0x857 0x00 0x882 0x00 0x882 0x00 0x86c 0x00 0x829 0x00 0x885 0x00 0x1250 0x00 0x1295 0x00 0x128e 0x00 0x50b 0x00 0x4f4 0x00 0x53b 0x00 0x507 0x00 0x4f4 0x00 0x53c 0x00 0x8e3 0x00 0x8e4>;
					drxx_spec = <0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0>;
					rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					dryy_spec = <0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0x1964 0x00 0x1964 0x00 0x1770 0x00 0x1770 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0>;
					yx_spec = <0x00 0x10d 0x00 0x18a 0x00 0xe2 0x00 0xf8 0x00 0xe8 0x00 0x135 0x00 0x171 0x00 0x16a 0x00 0x18c 0x00 0x188 0x00 0x1d9 0x00 0x139 0x00 0xdc 0x00 0xc6 0x00 0xc8 0x00 0xc9 0x00 0xe2 0x00 0x180 0x00 0x12b>;
					yx_ref_edg = <0x00 0x66 0x00 0xaa 0x00 0x5e 0x00 0x5d 0x00 0x76 0x00 0x6d 0x00 0xa5 0x00 0x7c 0x00 0x8b 0x00 0x66 0x00 0x76 0x00 0x64 0x00 0x29 0x00 0x30 0x00 0x45 0x00 0x3c 0x00 0x7d 0x00 0xf2 0x00 0xb2>;
					dryx_spec = <0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0>;
				};

				wacom_elec1 {
					drxy_spec_edg = <0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8 0x00 0x16a8>;
					yx_ref = <0x00 0xab 0x00 0xe7 0x00 0x9d 0x00 0xa5 0x00 0xd5 0x00 0x186 0x00 0x181 0x00 0x1aa 0x00 0x256 0x00 0x1df 0x00 0x1c0 0x00 0xe3 0x00 0x9d 0x00 0x90 0x00 0x91 0x00 0x86 0x00 0xd9 0x00 0x124 0x00 0xdd>;
					shift_value = <0x04>;
					dryx_spec_edg = <0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c>;
					xx_ref = <0x00 0xe99 0x00 0xe95 0x00 0xd00 0x00 0xc55 0x00 0xc55 0x00 0xb5a 0x00 0xa70 0x00 0xb63 0x00 0xc29 0x00 0xc29 0x00 0xbb4 0x00 0xaf9 0x00 0xb7d 0x00 0xb8b 0x00 0xc14 0x00 0xc6d 0x00 0xcac 0x00 0xcac 0x00 0xd2e 0x00 0xd2d 0x00 0xd54 0x00 0xd66 0x00 0xeed 0x00 0xeef>;
					xy_ref_edg = <0x00 0xa9 0x00 0xea 0x00 0x83 0x00 0x61 0x00 0x72 0x00 0x82 0x00 0x93 0x00 0x8c 0x00 0x5f 0x00 0x66 0x00 0x63 0x00 0x87 0x00 0x95 0x00 0x85 0x00 0x96 0x00 0x95 0x00 0x80 0x00 0xa8 0x00 0x97 0x00 0x9b 0x00 0xa3 0x00 0x99 0x00 0xe1 0x00 0x8f>;
					yy_spec_self = <0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4 0x00 0x30d4>;
					yy_ref = <0x00 0xe78 0x00 0xe75 0x00 0xb91 0x00 0xb3c 0x00 0xb3d 0x00 0xad0 0x00 0xa84 0x00 0xb07 0x00 0x12f5 0x00 0x12f8 0x00 0x12cf 0x00 0x4f2 0x00 0x5c8 0x00 0x5c9 0x00 0x55c 0x00 0x550 0x00 0x5e6 0x00 0x8f2 0x00 0x8f2>;
					max_channel = <0x18 0x13>;
					ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					spec_ver = <0x05 0x05>;
					xy_spec = <0x00 0x215 0x00 0x230 0x00 0x271 0x00 0x20f 0x00 0x28b 0x00 0x1eb 0x00 0x146 0x00 0x1cc 0x00 0x1ae 0x00 0x241 0x00 0x1c1 0x00 0x14a 0x00 0x1f6 0x00 0x129 0x00 0x1bd 0x00 0x121 0x00 0x1b4 0x00 0x168 0x00 0x1ce 0x00 0x219 0x00 0x1e1 0x00 0x287 0x00 0x202 0x00 0x30f>;
					xy_ref = <0x00 0x194 0x00 0x1a8 0x00 0x1da 0x00 0x18f 0x00 0x1ee 0x00 0x174 0x00 0xf7 0x00 0x15d 0x00 0x146 0x00 0x1b5 0x00 0x154 0x00 0xfa 0x00 0x17c 0x00 0xe1 0x00 0x151 0x00 0xdb 0x00 0x14a 0x00 0x111 0x00 0x15e 0x00 0x197 0x00 0x16c 0x00 0x1ea 0x00 0x185 0x00 0x251>;
					xx_spec_self = <0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0>;
					rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					drxy_spec = <0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac>;
					xx_spec = <0x00 0x1345 0x00 0x1340 0x00 0x1129 0x00 0x1047 0x00 0x1047 0x00 0xefc 0x00 0xdc7 0x00 0xf07 0x00 0x100d 0x00 0x100d 0x00 0xf73 0x00 0xe7c 0x00 0xf2b 0x00 0xf3c 0x00 0xff1 0x00 0x1066 0x00 0x10ba 0x00 0x10ba 0x00 0x1165 0x00 0x1165 0x00 0x1198 0x00 0x11b0 0x00 0x13b3 0x00 0x13b6>;
					ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					yy_spec = <0x00 0x1319 0x00 0x1316 0x00 0xf44 0x00 0xed5 0x00 0xed5 0x00 0xe46 0x00 0xde1 0x00 0xe8e 0x00 0x1906 0x00 0x190a 0x00 0x18d4 0x00 0x688 0x00 0x7a1 0x00 0x7a3 0x00 0x713 0x00 0x704 0x00 0x7c9 0x00 0xbcf 0x00 0xbcf>;
					drxx_spec = <0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8>;
					rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					dryy_spec = <0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8 0x00 0xbb8>;
					yx_spec = <0x00 0xe2 0x00 0x131 0x00 0xcf 0x00 0xd9 0x00 0x119 0x00 0x202 0x00 0x1fc 0x00 0x232 0x00 0x315 0x00 0x278 0x00 0x24f 0x00 0x12c 0x00 0xcf 0x00 0xbf 0x00 0xbf 0x00 0xb2 0x00 0x11f 0x00 0x182 0x00 0x123>;
					yx_ref_edg = <0x00 0x8d 0x00 0xcf 0x00 0x83 0x00 0x94 0x00 0xb2 0x00 0xc0 0x00 0xca 0x00 0x117 0x00 0x125 0x00 0x169 0x00 0x141 0x00 0xd5 0x00 0x9d 0x00 0x88 0x00 0x83 0x00 0x79 0x00 0x88 0x00 0xfd 0x00 0xad>;
					dryx_spec = <0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac>;
				};
			};
		};

		cti@601b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti11";
			compatible = "arm,primecell";
			reg = <0x601b000 0x1000>;
			phandle = <0x490>;
		};

		qcom,chd {
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060 0x18060060 0x18070060>;
			label = "core";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058 0x18060058 0x18070058>;
			compatible = "qcom,core-hang-detect";
		};

		jtagmm@7740000 {
			clock-names = "core_clk";
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x17>;
			reg = <0x7740000 0x1000>;
			phandle = <0x3b2>;
		};

		qcom,tpg0@ac97000 {
			camss-supply = <0x29e>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			reg-names = "tpg0\0cam_cpas_top";
			reg-cam-base = <0x97000 0x40000>;
			cell-index = <0x00>;
			clocks = <0x33 0x0e 0x33 0x1b 0x33 0x10 0x33 0x0f>;
			clock-cntl-level = "nominal";
			compatible = "qcom,tpg102";
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
			reg = <0xac97000 0x100 0xac40000 0x1000>;
			regulator-names = "camss";
			phandle = <0x568>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
		};

		rsc@18200000 {
			reg-names = "drv-0\0drv-1\0drv-2";
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04>;
			label = "apps_rsc";
			qcom,drv-id = <0x02>;
			compatible = "qcom,rpmh-rsc";
			qcom,tcs-offset = <0xd00>;
			reg = <0x18200000 0x10000 0x18210000 0x10000 0x18220000 0x10000>;
			phandle = <0x2d1>;
			qcom,tcs-config = <0x02 0x02 0x00 0x03 0x01 0x03 0x03 0x00>;

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm8350-l8-level {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_l8_level";
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x03>;
					phandle = <0xbd>;
				};
			};

			rpmh-regulator-smpe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe3";

				regulator-pmr735a-s3 {
					regulator-max-microvolt = <0x23e380>;
					qcom,init-voltage = <0x2191c0>;
					regulator-min-microvolt = <0x2191c0>;
					regulator-name = "pmr735a_s3";
					qcom,set = <0x03>;
					phandle = <0x2e5>;
				};
			};

			rpmh-regulator-vregsp {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "vreg.sp";

				regulator-spss-vreg {
					regulator-name = "spss_vreg";
					qcom,set = <0x03>;
					phandle = <0xd4>;
				};
			};

			rpmh-regulator-ldoc12 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc12";
				qcom,supported-modes = <0x02 0x04>;
				proxy-supply = <0x27>;

				regulator-pm8350c-l12 {
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x1b7740>;
					regulator-always-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l12";
					qcom,proxy-consumer-enable;
					qcom,set = <0x03>;
					phandle = <0x27>;
					qcom,proxy-consumer-current = <0x3b538>;
				};
			};

			rpmh-regulator-smpc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc3";

				regulator-pm8350c-s3 {
					regulator-max-microvolt = <0xabe00>;
					qcom,init-voltage = <0x79180>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "pm8350c_s3";
					qcom,set = <0x03>;
					phandle = <0x2d6>;
				};
			};

			rpmh-regulator-ldoc8 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc8";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350c-l8 {
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l8";
					qcom,set = <0x03>;
					phandle = <0x2df>;
				};
			};

			qcom,rpmhclk {
				#clock-cells = <0x01>;
				compatible = "qcom,lahaina-rpmh-clk";
				phandle = <0x37>;
			};

			rpmh-regulator-smpe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe1";

				regulator-pmr735a-s1 {
					regulator-max-microvolt = <0x138800>;
					qcom,init-voltage = <0x132a40>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmr735a_s1";
					qcom,set = <0x03>;
					phandle = <0x2e4>;
				};
			};

			rpmh-regulator-ldoe6 {
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe6";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pmr735a-l6 {
					regulator-max-microvolt = <0xdcb40>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = "\0\f5";
					regulator-min-microvolt = "\0\aS";
					regulator-name = "pmr735a_l6";
					qcom,set = <0x03>;
					phandle = <0x2eb>;
				};
			};

			rpmh-regulator-ldoc10 {
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc10";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350c-l10 {
					regulator-max-microvolt = <0x124f80>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350c_l10";
					qcom,set = <0x03>;
					phandle = <0x2e0>;
				};
			};

			rpmh-regulator-smpb12 {
				qcom,mode-threshold-currents = <0x00 0x30d40>;
				qcom,regulator-type = "pmic5-hfsmps";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb12";
				qcom,supported-modes = <0x01 0x03>;

				regulator-pm8350-s12 {
					regulator-max-microvolt = <0x14c080>;
					qcom,init-mode = <0x01>;
					qcom,init-voltage = <0x132a40>;
					regulator-min-microvolt = <0x12ad40>;
					regulator-name = "pm8350_s12";
					qcom,set = <0x03>;
					phandle = <0xdc>;
				};
			};

			rpmh-regulator-smpc1 {
				qcom,mode-threshold-currents = <0x00 0x1e8480>;
				qcom,regulator-type = "pmic5-hfsmps";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc1";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350c-s1 {
					regulator-max-microvolt = <0x1e4600>;
					qcom,init-mode = <0x02>;
					qcom,init-voltage = <0x1e4600>;
					qcom,send-defaults;
					regulator-min-microvolt = <0x1e4600>;
					regulator-name = "pm8350c_s1";
					qcom,set = <0x03>;
					phandle = <0x631>;
				};
			};

			rpmh-regulator-ldoc6 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc6";
				qcom,supported-modes = <0x02 0x04>;
				proxy-supply = <0x25>;

				regulator-pm8350c-l6 {
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x2d2a80>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l6";
					qcom,proxy-consumer-enable;
					qcom,set = <0x03>;
					phandle = <0x25>;
					qcom,proxy-consumer-current = <0x55f0>;
				};
			};

			rpmh-regulator-ldob6 {
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob6";
				qcom,supported-modes = <0x02 0x04>;
				proxy-supply = <0x1f>;

				regulator-pm8350-l6 {
					regulator-max-microvolt = <0x126ec0>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350_l6";
					qcom,proxy-consumer-enable;
					qcom,set = <0x03>;
					phandle = <0x1f>;
					qcom,proxy-consumer-current = <0x186a0>;
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm8350c-s2-level {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s2_level";
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x03>;
					phandle = <0x2d5>;
				};
			};

			rpmh-regulator-ldoe4 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe4";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pmr735a-l4 {
					regulator-max-microvolt = <0x1c9080>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x1b1980>;
					regulator-min-microvolt = <0x1b1980>;
					regulator-name = "pmr735a_l4";
					qcom,set = <0x03>;
					phandle = <0x2e9>;
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "cx.lvl";
				proxy-supply = <0x20>;

				regulator-pm8350c-s6-level {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s6_level";
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x03>;
					phandle = <0x20>;
					pm8350c_s6_level-parent-supply = <0x1a>;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
				};

				regulator-pm8350c-s6-level-ao {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s6_level_ao";
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x01>;
					phandle = <0x2d7>;
					vin-supply = <0x21>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
				};

				regulator-pm8350c-s6-mmcx-sup-level {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x30>;
					regulator-name = "pm8350c_s6_mmcx_sup_level";
					qcom,init-voltage-level = <0x30>;
					qcom,set = <0x03>;
					phandle = <0x19>;
				};
			};

			rpmh-regulator-smpb10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb10";

				regulator-pm8350-s10 {
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350_s10";
					qcom,set = <0x03>;
					phandle = <0xda>;
				};
			};

			rpmh-regulator-ldoc4 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc4";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350c-l4 {
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x1b9680>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-name = "pm8350c_l4";
					qcom,set = <0x03>;
					phandle = <0x2dc>;
				};
			};

			rpmh-regulator-ldoe2 {
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe2";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pmr735a-l2 {
					regulator-max-microvolt = <0x124f80>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmr735a_l2";
					qcom,set = <0x03>;
					phandle = <0x2e7>;
				};
			};

			rpmh-regulator-ldoc2 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc2";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350c-l2 {
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l2";
					qcom,set = <0x03>;
					phandle = <0x2da>;
				};
			};

			rpmh-regulator-ldob2 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob2";
				qcom,supported-modes = <0x02 0x04>;
				proxy-supply = <0x1d>;

				regulator-pm8350-l2 {
					regulator-max-microvolt = <0x2ee000>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x2ee000>;
					regulator-min-microvolt = <0x2ee000>;
					regulator-name = "pm8350_l2";
					qcom,proxy-consumer-enable;
					qcom,set = <0x03>;
					phandle = <0x1d>;
					qcom,proxy-consumer-current = <0x186a0>;
				};
			};

			system_pm {
				compatible = "qcom,system-pm";
			};

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x8a>;
			};

			rpmh-regulator-ldoc13 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc13";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350c-l13 {
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x2dc6c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l13";
					qcom,set = <0x03>;
					phandle = <0x2e2>;
				};
			};

			rpmh-regulator-ldoc9 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc9";
				qcom,supported-modes = <0x02 0x04>;
				proxy-supply = <0x26>;

				regulator-pm8350c-l9 {
					regulator-max-microvolt = <0x2c4020>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x2c4020>;
					regulator-always-on;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "pm8350c_l9";
					qcom,proxy-consumer-enable;
					qcom,set = <0x03>;
					phandle = <0x26>;
					qcom,proxy-consumer-current = "\0\f5";
				};
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "bobc1";

				regulator-pm8350c-bob {
					regulator-max-microvolt = <0x3c6cc0>;
					qcom,init-voltage = <0x2de600>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pm8350c_bob";
					qcom,set = <0x03>;
					phandle = <0x2e3>;
				};
			};

			rpmh-regulator-ldob9 {
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob9";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350-l9 {
					regulator-max-microvolt = <0x124f80>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350_l9";
					qcom,set = <0x03>;
					phandle = <0x2d4>;
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm8350-s6-level {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s6_level";
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x03>;
					phandle = <0x3f>;
				};
			};

			rpmh-regulator-smpe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe2";

				regulator-pmr735a-s2 {
					regulator-max-microvolt = <0xf9060>;
					qcom,init-voltage = <0xd0020>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "pmr735a_s2";
					qcom,set = <0x03>;
					phandle = <0xd8>;
				};
			};

			rpmh-regulator-ldoe7 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe7";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pmr735a-l7 {
					regulator-max-microvolt = <0x2ab980>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "pmr735a_l7";
					qcom,set = <0x03>;
					phandle = <0xdd>;
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm8350-l4-level {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_l4_level";
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x03>;
					phandle = <0xbe>;
				};
			};

			rpmh-regulator-ldoc11 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc11";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350c-l11 {
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x263540>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l11";
					qcom,set = <0x03>;
					phandle = <0x2e1>;
				};
			};

			rpmh-regulator-ldoc7 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc7";
				qcom,supported-modes = <0x04>;

				regulator-pm8350c-l7 {
					regulator-max-microvolt = <0x2ab980>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "pm8350c_l7";
					qcom,set = <0x03>;
					phandle = <0x656>;
				};
			};

			rpmh-regulator-ldob7 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob7";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350-l7 {
					regulator-max-microvolt = <0x2de600>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x263540>;
					regulator-min-microvolt = <0x249f00>;
					regulator-name = "pm8350_l7";
					qcom,set = <0x03>;
					phandle = <0x2d3>;
				};
			};

			rpmh-regulator-ldoe5 {
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe5";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pmr735a-l5 {
					regulator-max-microvolt = "\0\f5";
					qcom,init-mode = <0x04>;
					qcom,init-voltage = "\0\f5";
					regulator-min-microvolt = "\0\f5";
					regulator-name = "pmr735a_l5";
					qcom,set = <0x03>;
					phandle = <0x2ea>;
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm8350c-s4-level {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s4_level";
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x03>;
					phandle = <0xb9>;
				};
			};

			rpmh-regulator-mxclvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mxc.lvl";
				proxy-supply = <0x18>;

				regulator-pm8350-s9-mmcx-sup-level {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s9_mmcx_sup_level";
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x03>;
					phandle = <0x1c>;
					vin-supply = <0x19>;
				};

				regulator-pm8350-s9-level-ao {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s9_level_ao";
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x01>;
					phandle = <0x1b>;
				};

				regulator-pm8350-s9-level {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s9_level";
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x03>;
					phandle = <0x18>;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
				};
			};

			rpmh-regulator-smpb11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb11";

				regulator-pm8350-s11 {
					regulator-max-microvolt = <0xf7120>;
					qcom,init-voltage = <0xe86c0>;
					regulator-min-microvolt = <0xb7980>;
					regulator-name = "pm8350_s11";
					qcom,set = <0x03>;
					phandle = <0xd9>;
				};
			};

			rpmh-regulator-ldoc5 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc5";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350c-l5 {
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x1b9680>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-name = "pm8350c_l5";
					qcom,set = <0x03>;
					phandle = <0x2dd>;
				};
			};

			rpmh-regulator-ldob5 {
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob5";
				qcom,supported-modes = <0x02 0x04>;
				proxy-supply = <0x1e>;

				regulator-pm8350-l5 {
					regulator-max-microvolt = <0xd8cc0>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8350_l5";
					qcom,proxy-consumer-enable;
					qcom,set = <0x03>;
					phandle = <0x1e>;
					qcom,proxy-consumer-current = <0x186a0>;
				};

				regulator-pm8350-l5-so {
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-mode = <0x02>;
					qcom,init-voltage = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					qcom,init-enable = <0x00>;
					regulator-name = "pm8350_l5_so";
					qcom,set = <0x02>;
				};

				regulator-pm8350-l5-ao {
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-mode = <0x02>;
					qcom,init-voltage = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8350_l5_ao";
					qcom,set = <0x01>;
					phandle = <0x38>;
				};
			};

			rpmh-regulator-ldoe3 {
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe3";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pmr735a-l3 {
					regulator-max-microvolt = <0x124f80>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmr735a_l3";
					qcom,set = <0x03>;
					phandle = <0x2e8>;
				};
			};

			rpmh-regulator-mmcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mmcx.lvl";
				proxy-supply = <0x22>;

				regulator-pm8350c-s8-level-so {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8350c_s8_level_so";
					qcom,init-voltage-level = <0x40>;
					qcom,set = <0x02>;
				};

				regulator-pm8350c-s8-level-ao {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8350c_s8_level_ao";
					qcom,init-voltage-level = <0x40>;
					qcom,set = <0x01>;
					phandle = <0x2d8>;
					vin-supply = <0x21>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
				};

				regulator-pm8350c-s8-level {
					pm8350c_s8_level-parent-supply = <0x23>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8350c_s8_level";
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x03>;
					phandle = <0x22>;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mx.lvl";
				proxy-supply = <0x1a>;

				regulator-pm8350-s5-mmcx-sup-level {
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s5_mmcx_sup_level";
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x03>;
					phandle = <0x23>;
					vin-supply = <0x1c>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
				};

				regulator-pm8350-s5-level-ao {
					regulator-max-microvolt = <0xffff>;
					pm8350_s5_lvl_ao-parent-supply = <0x1b>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s5_lvl_ao";
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x01>;
					phandle = <0x21>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
				};

				regulator-pm8350-s5-level {
					regulator-max-microvolt = <0xffff>;
					pm8350_s5_level-parent-supply = <0x18>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s5_level";
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x03>;
					phandle = <0x1a>;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
				};
			};

			rpmh-regulator-ldoc3 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc3";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350c-l3 {
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x2de600>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l3";
					qcom,set = <0x03>;
					phandle = <0x2db>;
				};
			};

			rpmh-regulator-ldob3 {
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob3";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350-l3 {
					regulator-max-microvolt = <0xdcb40>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0xdcb40>;
					regulator-min-microvolt = <0xdcb40>;
					regulator-name = "pm8350_l3";
					qcom,set = <0x03>;
					phandle = <0x2d2>;
				};
			};

			rpmh-regulator-ldoe1 {
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe1";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pmr735a-l1 {
					regulator-max-microvolt = <0xdea80>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0xdea80>;
					regulator-min-microvolt = <0xdea80>;
					regulator-name = "pmr735a_l1";
					qcom,set = <0x03>;
					phandle = <0x2e6>;
				};
			};

			rpmh-regulator-ldoc1 {
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc1";
				qcom,supported-modes = <0x02 0x04>;
				proxy-supply = <0x24>;

				regulator-pm8350c-l1-so {
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-mode = <0x02>;
					qcom,init-voltage = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					qcom,init-enable = <0x00>;
					regulator-name = "pm8350c_l1_so";
					qcom,set = <0x02>;
				};

				regulator-pm8350c-l1-ao {
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-mode = <0x02>;
					qcom,init-voltage = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l1_ao";
					qcom,set = <0x01>;
					phandle = <0x39>;
				};

				regulator-pm8350c-l1 {
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l1";
					qcom,proxy-consumer-enable;
					qcom,set = <0x03>;
					phandle = <0x24>;
					qcom,proxy-consumer-current = <0x186a0>;
				};
			};

			rpmh-regulator-gpiosp {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "gpio.sp";

				regulator-spss-gpio-vreg {
					regulator-name = "spss_gpio_vreg";
					qcom,set = <0x03>;
					phandle = <0xd5>;
				};
			};

			rpmh-regulator-ldob1 {
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob1";
				qcom,supported-modes = <0x02 0x04>;

				regulator-pm8350-l1 {
					regulator-max-microvolt = <0xe09c0>;
					qcom,init-mode = <0x04>;
					qcom,init-voltage = <0xdea80>;
					regulator-min-microvolt = <0xdea80>;
					regulator-name = "pm8350_l1";
					qcom,set = <0x03>;
					phandle = <0xf3>;
				};
			};

			rpmh-regulator-smpc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc10";

				regulator-pm8350c-s10 {
					regulator-max-microvolt = <0x113640>;
					qcom,init-voltage = <0xffdc0>;
					regulator-min-microvolt = <0xffdc0>;
					regulator-name = "pm8350c_s10";
					qcom,set = <0x03>;
					phandle = <0x2d9>;
				};
			};
		};

		qcom,ife-lite1 {
			camss-supply = <0x29e>;
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb\0ife_lite_axi\0ife_clk_src\0ife_clk";
			reg-names = "ife-lite";
			reg-cam-base = <0xdb200>;
			cell-index = <0x04>;
			interrupts = <0x00 0x168 0x01>;
			clocks = <0x33 0x40 0x33 0x41 0x33 0x43 0x33 0x42>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			cam_hw_pid = <0x15>;
			compatible = "qcom,vfe-lite580";
			src-clock-name = "ife_clk_src";
			status = "ok";
			interrupt-names = "ife-lite";
			reg = <0xacdb200 0x2200>;
			regulator-names = "camss";
			phandle = <0x567>;
			clock-rates = <0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00>;
		};

		qcom,msm-dai-tdm-sec-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			phandle = <0x4f6>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x25f>;
			};
		};

		qcom,msm-pcm-loopback-low-latency {
			qcom,msm-pcm-loopback-low-latency;
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x4da>;
		};

		spi@88c000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x222>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x249 0x04>;
			clocks = <0x30 0x78 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x223>;
			status = "disabled";
			reg = <0x88c000 0x4000>;
			phandle = <0x4d0>;
			dmas = <0x21d 0x00 0x03 0x01 0x40 0x00 0x21d 0x01 0x03 0x01 0x40 0x00>;
		};

		qcom,snoop-l3-bw {
			qcom,bus-width = <0x20>;
			interconnects = <0x9e 0x00 0x9e 0x09>;
			reg-names = "ftbl-base";
			governor = "bw_hwmon";
			compatible = "qcom,devfreq-icc-l3bw";
			reg = <0x18590100 0xa0>;
			phandle = <0x9f>;
		};

		syscon@3d91008 {
			compatible = "syscon";
			reg = <0x3d91008 0x04>;
			phandle = <0x3e>;
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe\0jpegdma\0jpegenc";
			num-hw-cdm = <0x01>;
			cell-index = <0x00>;
			label = "cam-cdm-intf";
			compatible = "qcom,cam-cdm-intf";
			status = "ok";
		};

		spi@980000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x5f9 0x5fa 0x5fb 0x5fc>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x259 0x04>;
			clocks = <0x30 0x52 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x5fd 0x5fe 0x5ff 0x600>;
			status = "ok";
			reg = <0x980000 0x4000>;
			phandle = <0x4ae>;
			dmas = <0x1d7 0x00 0x00 0x01 0x40 0x00 0x1d7 0x01 0x00 0x01 0x40 0x00>;

			uwb_spi@0 {
				pinctrl-names = "default";
				pinctrl-0 = <0x601 0x602 0x603 0x604>;
				spi-max-frequency = <0xf42400>;
				nxp,vdd = "pm8350c_l11";
				compatible = "nxp,sr100";
				nxp,sr100-ri = <0x93 0x1b 0x00>;
				nxp,vdd-rf = "pm8350c_l8";
				reg = <0x00>;
				nxp,sr100-ce = <0x93 0x03 0x00>;
				nxp,sr100-ant-connection-status = <0x579 0x09 0x00>;
				nxp,sr100-irq = <0x93 0x02 0x00>;
			};
		};

		tpdm@6b09000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-swao-prio-0";
			compatible = "arm,primecell";
			reg = <0x6b09000 0x1000>;
			phandle = <0x43d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x114>;
						phandle = <0x10f>;
					};
				};
			};
		};

		qcom,gdsc@abf0c98 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,retain-regs;
			clocks = <0x30 0xcb>;
			regulator-name = "video_cc_mvs1c_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			reg = <0xabf0c98 0x04>;
			phandle = <0x281>;
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			cell-index = <0x01>;
			interrupts = <0x05 0x00>;
			clocks = <0x32 0x06 0x32 0x07 0x32 0x09 0x32 0x2e 0x32 0x2f 0x32 0x26>;
			interrupt-parent = <0x298>;
			label = "dsi-ctrl-1";
			vdda-1p2-supply = <0x1f>;
			compatible = "qcom,dsi-ctrl-hw-v2.5";
			frame-threshold-time-us = <0x320>;
			reg = <0xae96000 0x400 0xaf08000 0x04 0xae37000 0x300>;
			phandle = <0x521>;
			refgen-supply = <0xe1>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x209e>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-max-voltage = <0x124f80>;
					reg = <0x00>;
					qcom,supply-min-voltage = <0x124f80>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-max-voltage = <0x00>;
					reg = <0x00>;
					qcom,supply-min-voltage = <0x00>;
				};
			};
		};

		i2c@17 {
			pinctrl-names = "default";
			#address-cells = <0x01>;
			pinctrl-0 = <0x637>;
			cell-index = <0x11>;
			#size-cells = <0x00>;
			compatible = "i2c-gpio";
			status = "ok";
			phandle = <0x764>;
			gpios = <0x93 0x0a 0x00 0x93 0x0b 0x00>;

			sx9360-i2c@28 {
				sx9360,resolution_reg = <0x0f>;
				sx9360,gainrawfilt_reg = <0x0a>;
				pinctrl-names = "default";
				sx9360,refgainrawfilt_reg = <0x22>;
				sx9360,proxthresh_mcc = <0x3f>;
				sx9360,proxthresh_reg = <0x20>;
				pinctrl-0 = <0x638>;
				sx9360,hallic_cert_detect = <0x01>;
				interrupts = <0x5a 0x00>;
				sx9360,hallic_fold_detect = <0x01>;
				sx9360,nirq-gpio = <0x93 0x5a 0x00>;
				interrupt-parent = <0x93>;
				compatible = "sx9360";
				sx9360,againfreq_reg = <0x00>;
				sx9360,refresolution_reg = <0x0f>;
				status = "okay";
				sx9360,refagainfreq_reg = <0x36>;
				reg = <0x28>;
				sx9360,hyst_reg = <0x15>;
			};
		};

		qcom,msm-dai-tdm-hsif2-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9090>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9190>;
			phandle = <0x50b>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-hsif2-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9090>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x50c>;
			};
		};

		sec_hw_param {
			ddi = <0x30f>;
			soc_rev = <0x02>;
			olv_perf_t = <0x3dc>;
			g_iddq = <0x6f>;
			wb = <0x01>;
			dour = <0x01>;
			s_iddq = <0x16>;
			doub = <0x02>;
		};

		timer@17c20000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0x17c20000 0x1000>;
			phandle = <0x2ef>;

			frame@17c2b000 {
				interrupts = <0x00 0x0d 0x04>;
				frame-number = <0x05>;
				status = "disabled";
				reg = <0x17c2b000 0x1000>;
			};

			frame@17c25000 {
				interrupts = <0x00 0x0a 0x04>;
				frame-number = <0x02>;
				status = "disabled";
				reg = <0x17c25000 0x1000>;
			};

			frame@17c2d000 {
				interrupts = <0x00 0x0e 0x04>;
				frame-number = <0x06>;
				status = "disabled";
				reg = <0x17c2d000 0x1000>;
			};

			frame@17c27000 {
				interrupts = <0x00 0x0b 0x04>;
				frame-number = <0x03>;
				status = "disabled";
				reg = <0x17c27000 0x1000>;
			};

			frame@17c21000 {
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				frame-number = <0x00>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c29000 {
				interrupts = <0x00 0x0c 0x04>;
				frame-number = <0x04>;
				status = "disabled";
				reg = <0x17c29000 0x1000>;
			};

			frame@17c23000 {
				interrupts = <0x00 0x09 0x04>;
				frame-number = <0x01>;
				status = "disabled";
				reg = <0x17c23000 0x1000>;
			};
		};

		qcom,cpu3-cpu-l3-lat {
			interconnects = <0x9e 0x00 0x9e 0x04>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			phandle = <0xa5>;
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu\0simple-bus";
			status = "ok";

			msm_cam_smmu_ife {
				iommus = <0x28 0x800 0x440 0x28 0x840 0x440 0x28 0xc00 0x440 0x28 0xc40 0x440>;
				dma-coherent-hint-cached;
				compatible = "qcom,msm-cam-smmu-cb";
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				cam-smmu-label = "ife\0ife-cdm";

				iova-mem-map {
					phandle = <0x53a>;

					iova-mem-region-io {
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-start = "\a@\0";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				iommus = <0x28 0x20c0 0x400 0x28 0x24c0 0x400>;
				dma-coherent-hint-cached;
				compatible = "qcom,msm-cam-smmu-cb";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				cam-smmu-label = "cpas-cdm";

				iova-mem-map {
					phandle = <0x53e>;

					iova-mem-region-io {
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-start = <0x100000>;
					};
				};
			};

			msm_cam_smmu_icp {
				iommus = <0x28 0x20e2 0x400 0x28 0x24e2 0x400 0x28 0x2000 0x400 0x28 0x2400 0x400 0x28 0x2060 0x400 0x28 0x2460 0x400 0x28 0x2020 0x400 0x28 0x2420 0x400>;
				dma-coherent-hint-cached;
				iova-region-discard = <0xdff00000 0x300000>;
				compatible = "qcom,msm-cam-smmu-cb";
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				cam-smmu-label = "icp";

				iova-mem-map {
					phandle = <0x53d>;

					iova-mem-qdss-region {
						iova-region-len = <0x100000>;
						qdss-phy-addr = <0x16790000>;
						iova-region-name = "qdss";
						status = "ok";
						iova-region-id = <0x05>;
						iova-region-start = <0x10b00000>;
					};

					iova-mem-region-secondary-heap {
						iova-region-len = <0x100000>;
						iova-region-name = "secheap";
						status = "ok";
						iova-region-id = <0x04>;
						iova-region-start = <0x10a00000>;
					};

					iova-mem-region-firmware {
						iova-region-len = <0x500000>;
						iova-region-name = "firmware";
						status = "ok";
						iova-region-id = <0x00>;
						iova-region-start = <0x00>;
					};

					iova-mem-region-io {
						iova-region-len = <0xee300000>;
						iova-region-discard = <0xdff00000 0x300000>;
						iova-region-name = "io";
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-start = <0x10c00000>;
					};

					iova-mem-region-shared {
						iova-region-len = <0x10500000>;
						iova-region-name = "shared";
						status = "ok";
						iova-region-id = <0x01>;
						iova-region-start = <0x500000>;
					};
				};
			};

			msm_cam_smmu_jpeg {
				iommus = <0x28 0x2040 0x400 0x28 0x2440 0x400>;
				dma-coherent-hint-cached;
				compatible = "qcom,msm-cam-smmu-cb";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				cam-smmu-label = "jpeg";
				qcom,iommu-faults = "non-fatal";

				iova-mem-map {
					phandle = <0x53c>;

					iova-mem-region-io {
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-start = <0x100000>;
					};
				};
			};

			msm_cam_smmu_secure {
				qcom,secure-cb;
				compatible = "qcom,msm-cam-smmu-cb";
				cam-smmu-label = "cam-secure";
			};

			msm_cam_icp_fw {
				memory-region = <0x2a7>;
				label = "icp";
				compatible = "qcom,msm-cam-smmu-fw-dev";
			};

			msm_cam_smmu_custom {
				iommus = <0x28 0x8a0 0x400 0x28 0xca0 0x400>;
				dma-coherent-hint-cached;
				compatible = "qcom,msm-cam-smmu-cb";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				cam-smmu-label = "custom";

				iova-mem-map {
					phandle = <0x53b>;

					iova-mem-region-io {
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-start = <0x100000>;
					};
				};
			};
		};

		qcom,gpi-dma@800000 {
			iommus = <0x28 0x5f6 0x00>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0xff>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x24c 0x04 0x00 0x24d 0x04 0x00 0x24e 0x04 0x00 0x24f 0x04 0x00 0x250 0x04 0x00 0x251 0x04 0x00 0x252 0x04 0x00 0x253 0x04 0x00 0x254 0x04 0x00 0x255 0x04 0x00 0x256 0x04 0x00 0x257 0x04>;
			qcom,ev-factor = <0x02>;
			compatible = "qcom,gpi-dma";
			status = "ok";
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0x0c>;
			reg = <0x800000 0x60000>;
			phandle = <0x21d>;
			#dma-cells = <0x05>;
		};

		ipcc-self-ping-adsp {
			interrupts-extended = <0x2c 0x03 0x03 0x04>;
			compatible = "qcom,ipcc-self-ping";
			phandle = <0x413>;
			mboxes = <0x2c 0x03 0x03>;
		};

		tpdm@6980000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-turing";
			compatible = "arm,primecell";
			reg = <0x6980000 0x1000>;
			phandle = <0x19a>;
			qcom,msr-fix-req;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a1>;
						phandle = <0x19e>;
					};
				};
			};
		};

		qcom,smmu_sde_unsec_cb {
			iommus = <0x28 0x820 0x402>;
			dma-coherent-hint-cached;
			compatible = "qcom,smmu_sde_unsec";
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			phandle = <0x528>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-earlymap;
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			qcom,smem-state-names = "rdbg-smp2p-out";
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x2c0 0x00>;
		};

		qcom,csiphy2 {
			csi-vdd-1p2-supply = <0x1f>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			csi-vdd-0p9-supply = <0x1e>;
			clock-names = "cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			reg-names = "csiphy";
			reg-cam-base = <0x6e000>;
			cell-index = <0x02>;
			interrupts = <0x00 0x1df 0x01>;
			clocks = <0x33 0x0e 0x33 0x1d 0x33 0x14 0x33 0x13>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			gdscr-supply = <0x29e>;
			rgltr-cntrl-support;
			clock-cntl-level = "nominal";
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			src-clock-name = "csi2phytimer_clk_src";
			status = "ok";
			interrupt-names = "csiphy2";
			reg = <0xac6e000 0x2000>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			phandle = <0x52c>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
		};

		qcom,guestvm_loader {
			image_to_be_loaded = "trustedvm";
			qcom,unisolate-timeout-ms = <0x1f40>;
			compatible = "qcom,guestvm-loader";
			qcom,reserved-cpus = <0x04 0x05>;
		};

		cti@7220000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			cpu = <0x12>;
			coresight-name = "coresight-cti-cpu2";
			compatible = "arm,primecell";
			reg = <0x7220000 0x1000>;
			phandle = <0x497>;
		};

		syscon@182a0000 {
			compatible = "syscon";
			reg = <0x182a0000 0x1c>;
			phandle = <0x35>;
		};

		qcom,cpu-llcc-ddr-bwmon@9091000 {
			reg-names = "base";
			interrupts = <0x00 0x51 0x04>;
			compatible = "qcom,bimc-bwmon5";
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			reg = <0x9091000 0x1000>;
			phandle = <0x3de>;
			qcom,target-dev = <0x9d>;
		};

		ssc_etm0 {
			qcom,inst-id = <0x08>;
			coresight-name = "coresight-ssc-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b7>;
						phandle = <0x109>;
					};
				};
			};
		};

		cti@6c09000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-dlmm_cti0";
			compatible = "arm,primecell";
			reg = <0x6c09000 0x1000>;
			phandle = <0x481>;
		};

		interconnect@9100000 {
			#interconnect-cells = <0x01>;
			qcom,bcm-voters = <0x8a 0x8b>;
			compatible = "qcom,lahaina-gem_noc";
			reg = <0x9100000 0xb4000>;
			phandle = <0x91>;
			qcom,bcm-voter-names = "hlos\0disp";
		};

		qcom,ipcc@408000 {
			interrupts = <0x00 0xe5 0x04>;
			#mbox-cells = <0x02>;
			compatible = "qcom,ipcc";
			#interrupt-cells = <0x03>;
			reg = <0x408000 0x1000>;
			phandle = <0x2c>;
			interrupt-controller;
		};

		qcom,gdsc@16b004 {
			qcom,collapse-vote = <0x3b 0x00>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			regulator-name = "gcc_pcie_0_gdsc";
			compatible = "qcom,gdsc";
			reg = <0x16b004 0x04>;
			phandle = <0x28a>;
		};

		ss_touch {
			compatible = "samsung,ss_touch";
			ss_touch,numbers = <0x02>;
		};

		ddr-stats@c300000 {
			reg-names = "phys_addr_base\0offset_addr";
			compatible = "qcom,ddr-stats";
			reg = <0xc300000 0x1000 0xc3f001c 0x04>;
			mboxes = <0x02 0x00>;
		};

		qcom,qup_uart@98c000 {
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1cd>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x25c 0x04>;
			clocks = <0x30 0x58 0x30 0x7e 0x30 0x7f>;
			qcom,wrapper-core = <0x1cf>;
			compatible = "qcom,msm-geni-console";
			pinctrl-1 = <0x1ce>;
			status = "ok";
			reg = <0x98c000 0x4000>;
			phandle = <0x4ab>;
		};

		qcom,cpu4-cpu-llcc-latfloor {
			interconnects = <0x91 0x02 0x91 0x23e>;
			governor = "compute";
			compatible = "qcom,devfreq-icc";
			phandle = <0xb1>;
			qcom,active-only;
			operating-points-v2 = <0x9a>;
		};

		funnel@680d000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base-dummy\0funnel-base-real";
			qcom,duplicate-funnel;
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-modem-q6_dup";
			compatible = "arm,primecell";
			reg = <0x680d000 0x1000 0x680c000 0x1000>;
			phandle = <0x448>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x12d>;
						phandle = <0x12a>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x12e>;
						phandle = <0x12f>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12c>;
						phandle = <0x128>;
					};
				};
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			phandle = <0x4f5>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x25e>;
			};
		};

		qcom,cc-debug {
			qcom,gpucc = <0x34>;
			clock-names = "xo_clk_src";
			clocks = <0x37 0x00>;
			#clock-cells = <0x01>;
			qcom,gcc = <0x30>;
			qcom,dispcc = <0x32>;
			compatible = "qcom,lahaina-debugcc";
			qcom,mccc = <0x36>;
			phandle = <0x3b5>;
			qcom,videocc = <0x31>;
			qcom,apsscc = <0x35>;
			qcom,camcc = <0x33>;
		};

		qcom,gdsc@3d9100c {
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x3f>;
			qcom,retain-regs;
			domain-addr = <0x3d>;
			regulator-name = "gpu_cc_gx_gdsc";
			vdd_parent-supply = <0x3f>;
			qcom,reset-aon-logic;
			compatible = "qcom,gdsc";
			reg = <0x3d9100c 0x04>;
			sw-reset = <0x3e>;
			phandle = <0x296>;
		};

		qcom,memlat-cpugrp {
			qcom,cpulist = <0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17>;
			compatible = "qcom,arm-memlat-cpugrp";
			phandle = <0x3e0>;

			qcom,cpu2-cpu-l3-latmon {
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa2>;
				qcom,cpulist = <0x12>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3e3>;
				qcom,target-dev = <0xa4>;
			};

			qcom,cpu0-cpu-l3-latmon {
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa2>;
				qcom,cpulist = <0x10>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3e1>;
				qcom,target-dev = <0xa1>;
			};

			qcom,cpu7-cpu-l3-latmon {
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa9>;
				qcom,cpulist = <0x17>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3ea>;
				qcom,target-dev = <0xac>;
			};

			qcom,cpu4-qoslatmon {
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x1cb600 0x01 0x2b5c00 0x02>;
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3f1>;
				qcom,target-dev = <0xb3>;
			};

			qcom,cpu5-cpu-l3-latmon {
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa9>;
				qcom,cpulist = <0x15>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3e8>;
				qcom,target-dev = <0xaa>;
			};

			qcom,cpu4-cpu-llcc-latmon {
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x493e0 0x8f0 0xad700 0x11e1 0x106800 0x1bc6 0x143700 0x23c3 0x1cb600 0x300a 0x278d00 0x379c 0x2b5c00 0x3b9a>;
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3ec>;
				qcom,target-dev = <0xae>;
			};

			qcom,cpu0-llcc-ddr-latmon {
				qcom,cachemiss-ev = <0x1000>;
				qcom,cpulist = <0x10 0x11 0x12 0x13>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3e6>;
				qcom,target-dev = <0xa7>;

				ddr4-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xc4e00 0x6b8 0x127500 0x826 0x16da00 0xb71 0x1b8a00 0xf27>;
					qcom,ddr-type = <0x07>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xc4e00 0x6b8 0x127500 0x826 0x16da00 0xb71 0x1b8a00 0x172b>;
					qcom,ddr-type = <0x08>;
				};
			};

			qcom,cpu7-llcc-ddr-latmon {
				qcom,cachemiss-ev = <0x1000>;
				qcom,cpulist = <0x17>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3f0>;
				qcom,target-dev = <0xb2>;

				ddr4-map {
					qcom,core-dev-table = <0x278d00 0x2fa 0x2b5c00 0x1fc8>;
					qcom,ddr-type = <0x07>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x278d00 0x2fa 0x2b5c00 0x2f9f>;
					qcom,ddr-type = <0x08>;
				};
			};

			qcom,cpu3-cpu-l3-latmon {
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa2>;
				qcom,cpulist = <0x13>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3e4>;
				qcom,target-dev = <0xa5>;
			};

			qcom,cpu4-computemon {
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				compatible = "qcom,arm-compute-mon";
				phandle = <0x3ee>;
				qcom,target-dev = <0xb0>;

				ddr4-map {
					qcom,core-dev-table = <0x1cb600 0x2fa 0x2b5c00 0xf27>;
					qcom,ddr-type = <0x07>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x1cb600 0x2fa 0x2b5c00 0x172b>;
					qcom,ddr-type = <0x08>;
				};
			};

			qcom,cpu4-llcc-computemon {
				qcom,core-dev-table = <0x1cb600 0x8f0 0x2b5c00 0x23c3>;
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				compatible = "qcom,arm-compute-mon";
				phandle = <0x3ef>;
				qcom,target-dev = <0xb1>;
			};

			qcom,cpu7-qoslatmon {
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x1f0e00 0x01 0x2b5c00 0x02>;
				qcom,cpulist = <0x17>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3f2>;
				qcom,target-dev = <0xb4>;
			};

			qcom,cpu1-cpu-l3-latmon {
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa2>;
				qcom,cpulist = <0x11>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3e2>;
				qcom,target-dev = <0xa3>;
			};

			qcom,cpu6-cpu-l3-latmon {
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa9>;
				qcom,cpulist = <0x16>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3e9>;
				qcom,target-dev = <0xab>;
			};

			qcom,cpu7-l3-computemon {
				qcom,core-dev-table = <0x1f0e00 0x11e1a300 0x2af288 0x5efc6800>;
				qcom,cpulist = <0x17>;
				compatible = "qcom,arm-compute-mon";
				phandle = <0x3eb>;
				qcom,target-dev = <0xad>;
			};

			qcom,cpu4-llcc-ddr-latmon {
				qcom,cachemiss-ev = <0x1000>;
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3ed>;
				qcom,target-dev = <0xaf>;

				ddr4-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xad700 0x6b8 0xce400 0x826 0x106800 0xb71 0x143700 0xf27 0x1cb600 0x172b 0x24ea00 0x1973 0x2b5c00 0x1fc8>;
					qcom,ddr-type = <0x07>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xad700 0x6b8 0xce400 0x826 0x106800 0xb71 0x1cb600 0x172b 0x278d00 0x1f2c 0x2b5c00 0x2f9f>;
					qcom,ddr-type = <0x08>;
				};
			};

			qcom,cpu4-cpu-l3-latmon {
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa9>;
				qcom,cpulist = <0x14>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3e7>;
				qcom,target-dev = <0xa8>;
			};

			qcom,cpu0-cpu-llcc-latmon {
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x493e0 0x8f0 0xc4e00 0x11e1 0x16da00 0x1bc6 0x1b8a00 0x23c3>;
				qcom,cpulist = <0x10 0x11 0x12 0x13>;
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3e5>;
				qcom,target-dev = <0xa6>;
			};
		};

		qcom,cpufreq-hw-debug@18591000 {
			qcom,freq-hw-domain = <0x04 0x00 0x04 0x01 0x04 0x02>;
			reg-names = "domain-top";
			compatible = "qcom,cpufreq-hw-epss-debug";
			reg = <0x18591000 0x800>;
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		spi@894000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x224>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x24b 0x04>;
			clocks = <0x30 0x7c 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x225>;
			status = "disabled";
			reg = <0x894000 0x4000>;
			phandle = <0x4d1>;
			dmas = <0x21d 0x00 0x05 0x01 0x40 0x00 0x21d 0x01 0x05 0x01 0x40 0x00>;
		};

		tpdm@6b46000 {
			qcom,dummy-source;
			coresight-name = "coresight-tpdm-lpass-lpi";
			compatible = "qcom,coresight-dummy";
			phandle = <0x439>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x105>;
						phandle = <0x108>;
					};
				};
			};
		};

		tpda@69c1000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			reg-names = "tpda-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpda-dl-south";
			qcom,dsb-elem-size = <0x00 0x40>;
			compatible = "arm,primecell";
			qcom,tpda-atid = <0x4b>;
			reg = <0x69c1000 0x1000>;
			phandle = <0x457>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x15d>;
						phandle = <0x15e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15c>;
						phandle = <0x15b>;
					};
				};
			};
		};

		qcom,dispcc@af00000 {
			#reset-cells = <0x01>;
			clock-names = "iface";
			clocks = <0x30 0x1d>;
			vdd_mm-supply = <0x22>;
			#clock-cells = <0x01>;
			compatible = "qcom,lahaina-dispcc\0syscon";
			reg-name = "cc_base";
			reg = <0xaf00000 0x20000>;
			phandle = <0x32>;
		};

		qcom,cpu4-cpu-ddr-qoslat {
			governor = "mem_latency";
			compatible = "qcom,devfreq-qoslat";
			phandle = <0xb3>;
			mboxes = <0x02 0x00>;
			operating-points-v2 = <0xa0>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x01>;
			phandle = <0x240>;
		};

		qcom,cam-cpas {
			camnoc-bus-width = <0x20>;
			rpmh-bcm-info = <0x0c 0x04 0x800 0x00 0x04>;
			client-names = "csiphy0\0csiphy1\0csiphy2\0csiphy3\0csiphy4\0csiphy5\0cci0\0cci1\0csid0\0csid1\0csid2\0csid3\0csid4\0ife0\0ife1\0ife2\0ife3\0ife4\0custom0\0custom1\0ipe0\0cam-cdm-intf0\0ife-cdm0\0ife-cdm1\0ife-cdm2\0cpas-cdm0\0bps0\0icp0\0jpeg-dma0\0jpeg-enc0\0tpg0\0tpg1\0csid-custom0";
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
			cam-ahb-bw-KBps = <0x00 0x00 0x00 0x12c00 0x00 0x12c00 0x00 0x249f0 0x00 0x249f0 0x00 0x493e0 0x00 0x493e0 0x00 0x493e0>;
			interconnect-names = "cam_ahb";
			clock-names = "gcc_ahb_clk\0gcc_axi_hf_clk\0gcc_axi_sf_clk\0slow_ahb_clk_src\0cpas_ahb_clk\0cpas_core_ahb_clk\0camnoc_axi_clk_src\0camnoc_axi_clk\0cpas_fast_ahb_clk_src";
			interconnects = <0x91 0x02 0x92 0x205>;
			reg-names = "cam_cpas_top\0cam_camnoc\0cam_rpmh";
			reg-cam-base = <0x40000 0x42000 0xbbf0000>;
			cell-index = <0x00>;
			vdd-corner-ahb-mapping = "suspend\0lowsvs\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			control-camnoc-axi-clk;
			camss-vdd-supply = <0x29e>;
			interrupts = <0x00 0x1cb 0x01>;
			clocks = <0x30 0x15 0x30 0x16 0x30 0x17 0x33 0x76 0x33 0x0d 0x33 0x0c 0x33 0x06 0x33 0x05 0x33 0x21>;
			label = "cpas";
			client-id-based;
			cam-ahb-num-cases = <0x08>;
			clock-cntl-level = "suspend\0lowsvs\0svs\0svs_l1\0nominal\0nominal_l1\0turbo";
			compatible = "qcom,cam-cpas";
			src-clock-name = "camnoc_axi_clk_src";
			status = "ok";
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			interrupt-names = "cpas_camnoc";
			reg = <0xac40000 0x1000 0xac42000 0x8000 0xbbf0000 0x1f00>;
			regulator-names = "camss-vdd";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x11e1a300 0x00 0x5f5e100 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0xbebc200 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x1c9c3800 0x00 0x17d78400>;
			arch-compat = "cpas_top";
			camnoc-axi-min-ib-bw = <0xb2d05e00>;

			camera-bus-nodes {

				level1-nodes {
					level-index = <0x01>;
					camnoc-max-needed;

					level1-nrt0-rd1 {
						parent-node = <0x2ae>;
						cell-index = <0x10>;
						node-name = "level1-nrt0-rd2";
						traffic-merge-type = <0x00>;
						phandle = <0x2b7>;
					};

					level1-nrt0-wr0 {
						parent-node = <0x2ad>;
						cell-index = <0x0d>;
						node-name = "level1-nrt0-wr0";
						traffic-merge-type = <0x00>;
						phandle = <0x2b4>;
					};

					level1-rt0-wr2 {
						parent-node = <0x2ab>;
						cell-index = <0x0b>;
						node-name = "level1-rt0-wr2";
						traffic-merge-type = <0x00>;
						phandle = <0x2b2>;
					};

					level1-rt0-wr0 {
						parent-node = <0x2ab>;
						cell-index = <0x08>;
						node-name = "level1-rt0-wr0";
						traffic-merge-type = <0x00>;
						phandle = <0x2af>;
					};

					level1-nrt0-wr1 {
						parent-node = <0x2ad>;
						cell-index = <0x0f>;
						node-name = "level1-nrt0-wr1";
						traffic-merge-type = <0x00>;
						phandle = <0x2b6>;
					};

					level1-nrt0-rd0 {
						parent-node = <0x2ae>;
						cell-index = <0x0e>;
						node-name = "level1-nrt0-rd0";
						traffic-merge-type = <0x00>;
						phandle = <0x2b5>;
					};

					level1-rt0-wr3 {
						parent-node = <0x2ab>;
						cell-index = <0x0c>;
						node-name = "level1-rt0-wr3";
						traffic-merge-type = <0x00>;
						phandle = <0x2b3>;
					};

					level1-rt0-wr1 {
						parent-node = <0x2ab>;
						cell-index = <0x09>;
						node-name = "level1-rt0-wr1";
						traffic-merge-type = <0x00>;
						phandle = <0x2b0>;
					};

					level1-rt0-rd0 {
						parent-node = <0x2ac>;
						cell-index = <0x0a>;
						node-name = "level1-rt0-rd0";
						traffic-merge-type = <0x00>;
						phandle = <0x2b1>;
					};
				};

				level2-nodes {
					level-index = <0x02>;
					camnoc-max-needed;

					level2-nrt0-wr {
						parent-node = <0x2a9>;
						cell-index = <0x05>;
						node-name = "level2-nrt0-wr";
						traffic-merge-type = <0x01>;
						phandle = <0x2ad>;
					};

					level2-rt0-wr {
						parent-node = <0x2a8>;
						cell-index = <0x03>;
						node-name = "level2-rt0-wr";
						traffic-merge-type = <0x01>;
						phandle = <0x2ab>;
					};

					level2-nrt1-rd {
						bus-width-factor = <0x04>;
						parent-node = <0x2aa>;
						cell-index = <0x07>;
						node-name = "level2-nrt1-rd";
						traffic-merge-type = <0x00>;
						phandle = <0x2b8>;
					};

					level2-nrt0-rd {
						parent-node = <0x2a9>;
						cell-index = <0x06>;
						node-name = "level2-nrt0-rd";
						traffic-merge-type = <0x01>;
						phandle = <0x2ae>;
					};

					level2-rt0-rd {
						parent-node = <0x2a8>;
						cell-index = <0x04>;
						node-name = "level2-rt0-rd";
						traffic-merge-type = <0x01>;
						phandle = <0x2ac>;
					};
				};

				level3-nodes {
					level-index = <0x03>;

					level3-nrt1-rd-wr-sum {
						cell-index = <0x02>;
						node-name = "level3-nrt1-rd-wr-sum";
						traffic-merge-type = <0x00>;
						phandle = <0x2aa>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0xc7 0x10 0x8d 0x200>;
						};
					};

					level3-nrt0-rd-wr-sum {
						cell-index = <0x01>;
						node-name = "level3-nrt0-rd-wr-sum";
						traffic-merge-type = <0x00>;
						phandle = <0x2a9>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0xc7 0x11 0x8d 0x200>;
						};
					};

					level3-rt0-rd-wr-sum {
						ib-bw-voting-needed;
						cell-index = <0x00>;
						node-name = "level3-rt0-rd-wr-sum";
						traffic-merge-type = <0x00>;
						phandle = <0x2a8>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0xc7 0x0f 0x8d 0x200 0xc7 0x0f 0x91 0x23e>;
						};
					};
				};

				level0-nodes {
					level-index = <0x00>;

					custom1-rd {
						parent-node = <0x2b1>;
						cell-index = <0x1c>;
						node-name = "custom1-rd";
						traffic-data = <0x100>;
						phandle = <0x54a>;
						traffic-transaction-type = <0x00>;
						client-name = "custom1";
					};

					icp0-all-rd {
						parent-node = <0x2b8>;
						cell-index = <0x2d>;
						node-name = "icp0-all-rd";
						traffic-data = <0x100>;
						phandle = <0x55b>;
						traffic-transaction-type = <0x00>;
						client-name = "icp0";
					};

					ife0-ubwc-stats-wr {
						parent-node = <0x2af>;
						cell-index = <0x12>;
						node-name = "ife0-ubwc-stats-wr";
						constituent-paths = <0x01 0x02 0x03>;
						traffic-data = <0x102>;
						phandle = <0x540>;
						traffic-transaction-type = <0x01>;
						client-name = "ife0";
					};

					jpeg-enc0-all-wr {
						parent-node = <0x2b6>;
						cell-index = <0x28>;
						node-name = "jpeg-enc0-all-wr";
						traffic-data = <0x100>;
						phandle = <0x556>;
						traffic-transaction-type = <0x01>;
						client-name = "jpeg-enc0";
					};

					ife2-rdi-all-rd {
						parent-node = <0x2b1>;
						cell-index = <0x1a>;
						node-name = "ife2-rdi-all-rd";
						constituent-paths = <0x04 0x05 0x06 0x07>;
						traffic-data = <0x105>;
						phandle = <0x548>;
						traffic-transaction-type = <0x00>;
						client-name = "ife2";
					};

					ife3-rdi-all-wr {
						parent-node = <0x2b0>;
						cell-index = <0x17>;
						node-name = "ife3-rdi-all-wr";
						constituent-paths = <0x04 0x05 0x06 0x07>;
						traffic-data = <0x105>;
						phandle = <0x545>;
						traffic-transaction-type = <0x01>;
						client-name = "ife3";
					};

					bps0-all-wr {
						parent-node = <0x2b4>;
						cell-index = <0x24>;
						node-name = "bps0-all-wr";
						traffic-data = <0x100>;
						phandle = <0x552>;
						traffic-transaction-type = <0x01>;
						client-name = "bps0";
					};

					ife2-rdi-pixel-raw-wr {
						parent-node = <0x2b2>;
						cell-index = <0x1d>;
						node-name = "ife2-rdi-pixel-raw-wr";
						constituent-paths = <0x04 0x05 0x06 0x09>;
						traffic-data = <0x105>;
						phandle = <0x54b>;
						traffic-transaction-type = <0x01>;
						client-name = "ife2";
					};

					ife2-linear-pdaf-wr {
						parent-node = <0x2b0>;
						cell-index = <0x16>;
						node-name = "ife2-linear-pdaf-wr";
						constituent-paths = <0x00 0x08>;
						traffic-data = <0x101>;
						phandle = <0x544>;
						traffic-transaction-type = <0x01>;
						client-name = "ife2";
					};

					ife0-rdi-pixel-raw-wr {
						parent-node = <0x2b3>;
						cell-index = <0x20>;
						node-name = "ife0-rdi-pixel-raw-wr";
						constituent-paths = <0x04 0x05 0x06 0x09>;
						traffic-data = <0x104>;
						phandle = <0x54e>;
						traffic-transaction-type = <0x01>;
						client-name = "ife0";
					};

					custom0-rd {
						parent-node = <0x2b1>;
						cell-index = <0x1b>;
						node-name = "custom0-rd";
						traffic-data = <0x100>;
						phandle = <0x549>;
						traffic-transaction-type = <0x00>;
						client-name = "custom0";
					};

					jpeg-dma0-all-wr {
						parent-node = <0x2b6>;
						cell-index = <0x29>;
						node-name = "jpeg-dma0-all-wr";
						traffic-data = <0x100>;
						phandle = <0x557>;
						traffic-transaction-type = <0x01>;
						client-name = "jpeg-dma0";
					};

					ife0-rdi-all-rd {
						parent-node = <0x2b1>;
						cell-index = <0x18>;
						node-name = "ife0-rdi-all-rd";
						constituent-paths = <0x04 0x05 0x06 0x07>;
						traffic-data = <0x105>;
						phandle = <0x546>;
						traffic-transaction-type = <0x00>;
						client-name = "ife0";
					};

					ife1-ubwc-stats-wr {
						parent-node = <0x2af>;
						cell-index = <0x13>;
						node-name = "ife1-ubwc-stats-wr";
						constituent-paths = <0x01 0x02 0x03>;
						traffic-data = <0x102>;
						phandle = <0x541>;
						traffic-transaction-type = <0x01>;
						client-name = "ife1";
					};

					ife1-linear-pdaf-wr {
						parent-node = <0x2b0>;
						cell-index = <0x15>;
						node-name = "ife1-linear-pdaf-wr";
						constituent-paths = <0x00 0x08>;
						traffic-data = <0x101>;
						phandle = <0x543>;
						traffic-transaction-type = <0x01>;
						client-name = "ife1";
					};

					jpeg-enc0-all-rd {
						parent-node = <0x2b7>;
						cell-index = <0x2a>;
						node-name = "jpeg-enc0-all-rd";
						traffic-data = <0x100>;
						phandle = <0x558>;
						traffic-transaction-type = <0x00>;
						client-name = "jpeg-enc0";
					};

					ipe0-all-wr {
						parent-node = <0x2b4>;
						cell-index = <0x23>;
						node-name = "ipe0-all-wr";
						constituent-paths = <0x22 0x23 0x24>;
						traffic-data = <0x100>;
						phandle = <0x551>;
						traffic-transaction-type = <0x01>;
						client-name = "ipe0";
					};

					custom1-wr {
						parent-node = <0x2b2>;
						cell-index = <0x1f>;
						node-name = "custom1-wr";
						traffic-data = <0x100>;
						phandle = <0x54d>;
						traffic-transaction-type = <0x01>;
						client-name = "custom1";
					};

					ipe0-in-rd {
						parent-node = <0x2ae>;
						cell-index = <0x27>;
						node-name = "ipe0-in-rd";
						traffic-data = <0x20>;
						phandle = <0x555>;
						traffic-transaction-type = <0x00>;
						client-name = "ipe0";
					};

					ife4-rdi-all-wr {
						parent-node = <0x2b2>;
						cell-index = <0x1e>;
						node-name = "ife4-rdi-all-wr";
						constituent-paths = <0x04 0x05 0x06 0x07>;
						traffic-data = <0x105>;
						phandle = <0x54c>;
						traffic-transaction-type = <0x01>;
						client-name = "ife4";
					};

					bps0-all-rd {
						parent-node = <0x2b5>;
						cell-index = <0x26>;
						node-name = "bps0-all-rd";
						traffic-data = <0x100>;
						phandle = <0x554>;
						traffic-transaction-type = <0x00>;
						client-name = "bps0";
					};

					ife0-linear-pdaf-wr {
						parent-node = <0x2b0>;
						cell-index = <0x14>;
						node-name = "ife0-linear-pdaf-wr";
						constituent-paths = <0x00 0x08>;
						traffic-data = <0x101>;
						phandle = <0x542>;
						traffic-transaction-type = <0x01>;
						client-name = "ife0";
					};

					ipe0-ref-rd {
						parent-node = <0x2b5>;
						cell-index = <0x25>;
						node-name = "ipe0-ref-rd";
						traffic-data = <0x21>;
						phandle = <0x553>;
						traffic-transaction-type = <0x00>;
						client-name = "ipe0";
					};

					jpeg-dma0-all-rd {
						parent-node = <0x2b7>;
						cell-index = <0x2b>;
						node-name = "jpeg-dma0-all-rd";
						traffic-data = <0x100>;
						phandle = <0x559>;
						traffic-transaction-type = <0x00>;
						client-name = "jpeg-dma0";
					};

					ife1-rdi-pixel-raw-wr {
						parent-node = <0x2b3>;
						cell-index = <0x21>;
						node-name = "ife1-rdi-pixel-raw-wr";
						constituent-paths = <0x04 0x05 0x06 0x09>;
						traffic-data = <0x104>;
						phandle = <0x54f>;
						traffic-transaction-type = <0x01>;
						client-name = "ife1";
					};

					ife1-rdi-all-rd {
						parent-node = <0x2b1>;
						cell-index = <0x19>;
						node-name = "ife1-rdi-all-rd";
						constituent-paths = <0x04 0x05 0x06 0x07>;
						traffic-data = <0x105>;
						phandle = <0x547>;
						traffic-transaction-type = <0x00>;
						client-name = "ife1";
					};

					cpas-cdm0-all-rd {
						parent-node = <0x2ae>;
						cell-index = <0x2c>;
						node-name = "cpas-cdm0-all-rd";
						traffic-data = <0x100>;
						phandle = <0x55a>;
						traffic-transaction-type = <0x00>;
						client-name = "cpas-cdm0";
					};

					ife2-ubwc-stats-wr {
						parent-node = <0x2ab>;
						cell-index = <0x11>;
						node-name = "ife2-ubwc-stats-wr";
						constituent-paths = <0x01 0x02 0x03>;
						traffic-data = <0x102>;
						phandle = <0x53f>;
						traffic-transaction-type = <0x01>;
						client-name = "ife2";
					};

					custom0-wr {
						parent-node = <0x2b3>;
						cell-index = <0x22>;
						node-name = "custom0-wr";
						traffic-data = <0x100>;
						phandle = <0x550>;
						traffic-transaction-type = <0x01>;
						client-name = "custom0";
					};
				};
			};
		};

		i2c@984000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1e6>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x25a 0x04>;
			clocks = <0x30 0x54 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x1e7>;
			status = "okay";
			reg = <0x984000 0x4000>;
			phandle = <0x4b6>;
			dmas = <0x1d7 0x00 0x01 0x03 0x40 0x00 0x1d7 0x01 0x01 0x03 0x40 0x00>;

			s2asl01-limiter-main@38 {
				pinctrl-names = "default";
				limiter,main_bat_enb2_gpio = <0x93 0x4a 0x00>;
				pinctrl-0 = <0x5f2 0x5f3 0x5f4>;
				compatible = "samsung,s2asl01-limiter";
				status = "okay";
				limiter,main_bat_det_gpio = <0x93 0x83 0x00>;
				reg = <0x38>;
				phandle = <0x741>;
				limiter,bat_type = <0x01>;
				limiter,limiter_name = "s2asl01-limiter-main";
				limiter,main_bat_enb_gpio = <0x93 0x56 0x00>;
			};
		};

		qcom,ipa_fws {
			qcom,pil-force-shutdown;
			memory-region = <0xc9>;
			qcom,pas-id = <0x0f>;
			compatible = "qcom,pil-tz-generic";
			qcom,firmware-name = "ipa_fws";
		};

		cache-controller@9200000 {
			clock-names = "qdss_clk";
			reg-names = "llcc_base\0llcc_broadcast_base";
			clocks = <0x2e 0x00>;
			compatible = "qcom,lahaina-llcc\0qcom,llcc-v2";
			reg = <0x9200000 0x1d0000 0x9600000 0x50000>;
			cap-based-alloc-and-pwr-collapse;
		};

		qcom,cpu7-cpu-ddr-latfloor {
			interconnects = <0x8d 0x03 0x8d 0x200>;
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc-ddr";
			phandle = <0xb2>;
			qcom,active-only;
			operating-points-v2 = <0x9c>;
		};

		qcom,aopclk {
			#clock-cells = <0x01>;
			compatible = "qcom,aop-qmp-clk";
			phandle = <0x2e>;
			mboxes = <0x02 0x00>;
			mbox-names = "qdss_clk";
		};

		qcom,cci1 {
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x2a3 0x2a4>;
			clock-names = "cci_1_clk_src\0cci_1_clk";
			reg-names = "cci";
			reg-cam-base = <0x50000>;
			cell-index = <0x01>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			interrupts = <0x00 0x10f 0x01>;
			clocks = <0x33 0x0b 0x33 0x0a>;
			gdscr-supply = <0x29e>;
			gpio-req-tbl-label = "CCI_I2C_DATA2\0CCI_I2C_CLK2\0CCI_I2C_DATA3\0CCI_I2C_CLK3";
			clock-cntl-level = "lowsvs";
			compatible = "qcom,cci\0simple-bus";
			src-clock-name = "cci_1_clk_src";
			pinctrl-1 = <0x2a5 0x2a6>;
			status = "ok";
			interrupt-names = "cci";
			reg = <0xac50000 0x1000>;
			regulator-names = "gdscr";
			phandle = <0x535>;
			clock-rates = <0x23c3460 0x00>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpios = <0x93 0x6f 0x00 0x93 0x70 0x00 0x93 0x71 0x00 0x93 0x72 0x00>;

			qcom,i2c_custom_mode {
				hw-tsu-sto = <0x28>;
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				status = "ok";
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0x28>;
				hw-scl-stretch-en = <0x01>;
				phandle = <0x538>;
				hw-tbuf = <0x3e>;
				hw-thd-sta = <0x23>;
			};

			qcom,cam-sensor2 {
				cam_v_custom1-supply = <0x651>;
				cam,isp = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				rgltr-max-voltage = <0x124f80 0x1b7740 0x2932e0 0x00 0x13d620>;
				pinctrl-names = "cam_default\0cam_suspend";
				eeprom-src = <0x658>;
				cam,read_version = <0x00>;
				pinctrl-0 = <0x38e 0x39c>;
				clock-names = "cam_clk";
				cell-index = <0x02>;
				gpio-req-tbl-num = <0x00 0x01>;
				sensor-position-yaw = <0xb4>;
				clocks = <0x33 0x50>;
				cam,cal_memory = <0x02>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00 0x30d40>;
				cam,ois = <0x00>;
				cam_vio-supply = <0x657>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x65b>;
				gpio-req-tbl-label = "CAMIF_MCLK1\0UWCAM_RST_N";
				gpio-reset = <0x01>;
				csiphy-sd-index = <0x04>;
				clock-cntl-level = "turbo";
				cam_vdig-supply = <0x65a>;
				cci-master = <0x00>;
				compatible = "qcom,cam-sensor";
				rgltr-min-voltage = <0x124f80 0x1b7740 0x2932e0 0x00 0x13d620>;
				led-flash-src = <0x659>;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x5a>;
				pinctrl-1 = <0x38f 0x39d>;
				status = "ok";
				cam,dual_open = <0x00>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk\0cam_v_custom1";
				phandle = <0x76b>;
				sensor-position-pitch = <0x00>;
				cam,core_voltage = <0x00>;
				cam_clk-supply = <0x29e>;
				cam,valid = <0x01>;
				clock-rates = <0x124f800>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpios = <0x93 0x65 0x00 0x93 0x6a 0x00>;
				cam,companion_chip = <0x00>;
			};

			qcom,i2c_standard_mode {
				hw-tsu-sto = <0xcc>;
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				status = "ok";
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0xe7>;
				hw-scl-stretch-en = <0x00>;
				phandle = <0x536>;
				hw-tbuf = <0xe3>;
				hw-thd-sta = <0xa2>;
			};

			qcom,eeprom2 {
				rgltr-max-voltage = <0x1b7740>;
				cell-index = <0x02>;
				rgltr-load-current = <0x1d4c0>;
				cam_vio-supply = <0x657>;
				rgltr-cntrl-support;
				cci-master = <0x00>;
				compatible = "qcom,eeprom";
				rgltr-min-voltage = <0x1b7740>;
				status = "ok";
				reg = <0x02>;
				regulator-names = "cam_vio";
				phandle = <0x658>;
				slave-addr = <0xa2>;
			};

			qcom,actuator0 {
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				qcom,cam-power-seq-type = "cam_vaf\0cam_vio";
				cell-index = <0x00>;
				rgltr-load-current = <0x1388 0x1388>;
				cam_vio-supply = <0x64e>;
				rgltr-cntrl-support;
				cam_vaf-supply = <0x655>;
				cci-master = <0x01>;
				compatible = "qcom,actuator";
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				status = "ok";
				qcom,cam-power-seq-delay = <0x01 0x0c>;
				reg = <0x18>;
				regulator-names = "cam_vaf\0cam_vio";
				phandle = <0x649>;
				qcom,cam-power-seq-cfg-val = <0x01 0x01>;
				slave-addr = <0x18>;
			};

			qcom,eeprom0 {
				cam_v_custom1-supply = <0x657>;
				rgltr-max-voltage = <0x1b7740 0x1b7740>;
				cell-index = <0x00>;
				rgltr-load-current = <0x1d4c0 0x1d4c0>;
				cam_vio-supply = <0x64e>;
				rgltr-cntrl-support;
				cci-master = <0x01>;
				compatible = "qcom,eeprom";
				rgltr-min-voltage = <0x1b7740 0x1b7740>;
				status = "ok";
				reg = <0x00>;
				regulator-names = "cam_vio\0cam_v_custom1";
				phandle = <0x64a>;
				slave-addr = <0xa0>;
			};

			qcom,i2c_fast_plus_mode {
				hw-tsu-sto = <0x11>;
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x03>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				status = "ok";
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-scl-stretch-en = <0x00>;
				phandle = <0x539>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0x0f>;
			};

			qcom,i2c_fast_mode {
				hw-tsu-sto = <0x28>;
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				status = "ok";
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0x28>;
				hw-scl-stretch-en = <0x00>;
				phandle = <0x537>;
				hw-tbuf = <0x3e>;
				hw-thd-sta = <0x23>;
			};

			qcom,actuator3 {
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				qcom,cam-power-seq-type = "cam_vaf\0cam_vio";
				cell-index = <0x03>;
				rgltr-load-current = <0x1388 0x1388>;
				cam_vio-supply = <0x64e>;
				rgltr-cntrl-support;
				cam_vaf-supply = <0x656>;
				cci-master = <0x01>;
				compatible = "qcom,actuator";
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				status = "ok";
				qcom,cam-power-seq-delay = <0x01 0x0c>;
				reg = <0x1e>;
				regulator-names = "cam_vaf\0cam_vio";
				phandle = <0x666>;
				qcom,cam-power-seq-cfg-val = <0x01 0x01>;
				slave-addr = <0x1e>;
			};
		};

		funnel@7810000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-apss-merg";
			compatible = "arm,primecell";
			reg = <0x7810000 0x1000>;
			phandle = <0x46b>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b9>;
						phandle = <0x1c3>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1ba>;
						phandle = <0x185>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b8>;
						phandle = <0x123>;
					};
				};
			};
		};

		cti@6018000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti8";
			compatible = "arm,primecell";
			reg = <0x6018000 0x1000>;
			phandle = <0x48d>;
		};

		jtagmm@7040000 {
			clock-names = "core_clk";
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x10>;
			reg = <0x7040000 0x1000>;
			phandle = <0x3ab>;
		};

		hsphy@88e3000 {
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clock-names = "ref_clk_src";
			reg-names = "hsusb_phy_base\0eud_enable_reg";
			resets = <0x30 0x14>;
			qcom,param-override-seq = <0xe7 0x6c 0x0f 0x70 0x2f 0x74 0x03 0x78>;
			clocks = <0x37 0x00>;
			qcom,param-host-override-seq = <0xe7 0x6c 0x0b 0x70 0x2f 0x74 0x03 0x78>;
			vdd-supply = <0x1e>;
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 0x114 0x88e2000 0x04>;
			phandle = <0xf1>;
			reset-names = "phy_reset";
			vdda33-supply = <0x1d>;
			vdda18-supply = <0x24>;
		};

		qcom,camera-flash3 {
			cell-index = <0x03>;
			compatible = "qcom,camera-flash";
			status = "ok";
			phandle = <0x667>;
		};

		i3c-master@a80000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x03>;
			pinctrl-0 = <0x1f2>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			qcom,ibi-ctrl-id = <0x08>;
			clocks = <0x30 0x64 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			interrupts-extended = <0x01 0x00 0x161 0x04 0x29 0x1f 0x04 0x29 0x1e 0x04>;
			compatible = "qcom,geni-i3c";
			pinctrl-1 = <0x1f3>;
			status = "disabled";
			reg = <0xa80000 0x4000 0xec90000 0x10000>;
			phandle = <0x4bc>;
		};

		qcom,ife-cdm1 {
			camss-supply = <0x29e>;
			clock-names = "ife_1_ahb\0ife_1_areg\0ife_clk\0ife_axi_clk\0cam_cc_cpas_ahb_clk";
			reg-names = "ife-cdm1";
			reg-cam-base = "\0\f2";
			cdm-client-names = "ife1";
			cell-index = <0x01>;
			ife1-supply = <0x2ba>;
			interrupts = <0x00 0x11f 0x01>;
			clocks = <0x33 0x2f 0x33 0x30 0x33 0x32 0x33 0x31 0x33 0x0d>;
			label = "ife-cdm";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			compatible = "qcom,cam-ife-cdm1_2";
			status = "ok";
			interrupt-names = "ife-cdm1";
			reg = <0xacc3200 0x1000>;
			regulator-names = "camss\0ife1";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		};

		qcom,gdsc@af03000 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			clocks = <0x30 0x1d>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			qcom,proxy-consumer-enable;
			reg = <0xaf03000 0x04>;
			phandle = <0x3a>;
			proxy-supply = <0x3a>;
		};

		ufsphy_mem@1d87000 {
			clock-names = "ref_clk_src\0ref_aux_clk";
			reg-names = "phy_mem";
			lanes-per-direction = <0x02>;
			resets = <0x8e 0x00>;
			clocks = <0x37 0x00 0x30 0xa6>;
			vdda-phy-supply = <0x1e>;
			#phy-cells = <0x00>;
			vdda-pll-supply = <0x1f>;
			compatible = "qcom,ufs-phy-qmp-v4-lahaina";
			status = "ok";
			vdda-phy-max-microamp = <0x165d0>;
			reg = <0x1d87000 0xe10>;
			phandle = <0x8f>;
			vdda-phy-always-on;
			vdda-pll-max-microamp = <0x4a38>;
		};

		qseecom@c1700000 {
			qcom,hlos-num-ce-hw-instances = <0x01>;
			memory-region = <0xd3>;
			qcom,qsee-reentrancy-support = <0x02>;
			compatible = "qcom,qseecom";
			qcom,no-clock-support;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,appsbl-qseecom-support;
			qcom,qsee-ce-hw-instance = <0x00>;
			phandle = <0x406>;
			qcom,commonlib64-loaded-by-uefi;
			qcom,hlos-ce-hw-instance = <0x00>;
		};

		regulator-l7j {
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x2dc6c0>;
			regulator-name = "pm8008j_l7";
			compatible = "qcom,stub-regulator";
			phandle = <0x422>;
		};

		funnel@6005000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-qatb";
			compatible = "arm,primecell";
			reg = <0x6005000 0x1000>;
			phandle = <0x44d>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x137>;
						phandle = <0x13a>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x139>;
						phandle = <0x19d>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x138>;
						phandle = <0x179>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x136>;
						phandle = <0x11e>;
					};
				};
			};
		};

		interconnect@1680000 {
			#interconnect-cells = <0x01>;
			qcom,bcm-voters = <0x8a>;
			compatible = "qcom,lahaina-system_noc";
			reg = <0x1680000 0x1ee00>;
			phandle = <0x3d4>;
			qcom,bcm-voter-names = "hlos";
		};

		cti@6e02000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			compatible = "arm,primecell";
			reg = <0x6e02000 0x1000>;
			phandle = <0x479>;
		};

		spi@99c000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1e2>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x260 0x04>;
			clocks = <0x30 0x60 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x1e3>;
			status = "disabled";
			reg = <0x99c000 0x4000>;
			phandle = <0x4b4>;
			dmas = <0x1d7 0x00 0x07 0x01 0x40 0x00 0x1d7 0x01 0x07 0x01 0x40 0x00>;
		};

		tpdm@78a0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-llm-silver";
			compatible = "arm,primecell";
			reg = <0x78a0000 0x1000>;
			phandle = <0x45f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18a>;
						phandle = <0x186>;
					};
				};
			};
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x235>;
		};

		cti@6015000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti5";
			compatible = "arm,primecell";
			reg = <0x6015000 0x1000>;
			phandle = <0x48a>;
		};

		interconnect@3c40000 {
			#interconnect-cells = <0x01>;
			qcom,bcm-voters = <0x8a>;
			compatible = "qcom,lahaina-lpass_ag_noc";
			reg = <0x3c40000 0xf080>;
			phandle = <0x3d3>;
			qcom,bcm-voter-names = "hlos";
		};

		rsc@af20000 {
			reg-names = "drv-0";
			interrupts = <0x00 0x81 0x04>;
			label = "disp_rsc";
			qcom,drv-id = <0x00>;
			compatible = "qcom,rpmh-rsc";
			qcom,tcs-offset = <0x1c00>;
			reg = <0xaf20000 0x10000>;
			phandle = <0x3d9>;
			qcom,tcs-config = <0x02 0x00 0x00 0x01 0x01 0x01 0x03 0x00>;

			sde_rsc_rpmh {
				cell-index = <0x00>;
				compatible = "qcom,sde-rsc-rpmh";
			};

			bcm_voter {
				qcom,tcs-wait = <0x01>;
				compatible = "qcom,bcm-voter";
				phandle = <0x8b>;
			};
		};

		qcom,cpu0-cpu-l3-tbl {
			qcom,core-dev-table = <0x493e0 0x11e1a300 0x62700 0x18085800 0x79e00 0x1dc13000 0xa8c00 0x249f0000 0xc4e00 0x2a57d800 0xdc500 0x34a49000 0x10b300 0x3a5d6800 0x127500 0x3ef14800 0x13ec00 0x44aa2000 0x156300 0x4a62f800 0x16da00 0x4ef6d800 0x189c00 0x54afb000 0x1a1300 0x5a688800 0x1b8a00 0x5efc6800>;
			phandle = <0xa2>;
		};

		qcom,kgsl-iommu@3da0000 {
			vddcx-supply = <0xea>;
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x3da0000 0x20000>;
			phandle = <0x51b>;

			gfx3d_user {
				iommus = <0xef 0x00 0x400>;
				compatible = "qcom,smmu-kgsl-cb";
				phandle = <0x51c>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_lpac {
				iommus = <0xef 0x01 0x400>;
				compatible = "qcom,smmu-kgsl-cb";
				phandle = <0x51d>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_secure {
				iommus = <0xef 0x02 0x400>;
				compatible = "qcom,smmu-kgsl-cb";
				phandle = <0x51e>;
				qcom,iommu-dma = "disabled";
			};
		};

		tpdm@6800000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-modem-0";
			compatible = "arm,primecell";
			reg = <0x6800000 0x1000>;
			phandle = <0x44b>;
			qcom,msr-fix-req;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x134>;
						phandle = <0x132>;
					};
				};
			};
		};

		spi@a8c000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1fe>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x164 0x04>;
			clocks = <0x30 0x6a 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x1ff>;
			status = "disabled";
			reg = <0xa8c000 0x4000>;
			phandle = <0x4c1>;
			dmas = <0x1f9 0x00 0x03 0x01 0x40 0x00 0x1f9 0x01 0x03 0x01 0x40 0x00>;
		};

		ss_mafpc_XA2_dtsi {
			samsung,mafpc_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_check_tx_post_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0xabf0007 0xff000010 0x29 0x1000000 0x28700 0x29010000 0x27a 0x5290100 0x02 0xdd012901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,mafpc_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,mafpc_brightness_scale_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 09 87 29 00 00 00 00 00 04 87 ff ff ff 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			label = "mafpc_XA2_dtsi";
			samsung,mafpc_setting_pre2_revA = [29 00 00 00 00 00 04 b0 00 64 fe 29 01 00 00 00 00 05 fe 8a 90 ee 44];
			samsung,mafpc_check_tx_pre1_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x4b00035 0xd8290100 0x02 0xd8152901 0x00 0xabf0107 0xff000010 0x29 0x1000000 0x498771 0x9200400 0x666666 0xffffff33 0x33333333 0x33ffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffff29 0x1000000 0x2f701 0x29010000 0x27a 0x290100 0x220002 0xdd002901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,mafpc_setting_pre_revA = [29 01 00 00 01 00 02 75 40 29 01 00 00 00 00 02 87 00];
			phandle = <0x620>;
			samsung,mafpc_crc_pass_data = [07 92];
			samsung,mafpc_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 49 87 71 09 20 04 00 00 66 66 66 ff ff ff 33 33 33 33 33 33 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 29 01 00 00 00 00 02 f7 01 29 01 00 00 00 00 03 f0 a5 a5];
		};

		tpdm@6e20000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-ddr-ch13";
			compatible = "arm,primecell";
			reg = <0x6e20000 0x1000>;
			phandle = <0x16c>;
			qcom,msr-fix-req;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ad>;
						phandle = <0x1ab>;
					};
				};
			};
		};

		qcom,gdsc@10f004 {
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			regulator-name = "gcc_usb30_prim_gdsc";
			compatible = "qcom,gdsc";
			reg = <0x10f004 0x04>;
			phandle = <0xf0>;
		};

		qcom,csiphy0 {
			csi-vdd-1p2-supply = <0x1f>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			csi-vdd-0p9-supply = <0x1e>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			reg-names = "csiphy";
			reg-cam-base = <0x6a000>;
			cell-index = <0x00>;
			interrupts = <0x00 0x1dd 0x01>;
			clocks = <0x33 0x0e 0x33 0x1b 0x33 0x10 0x33 0x0f>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			gdscr-supply = <0x29e>;
			rgltr-cntrl-support;
			clock-cntl-level = "nominal";
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
			interrupt-names = "csiphy0";
			reg = <0xac6a000 0x2000>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			phandle = <0x52a>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
		};

		regulator-l6j {
			regulator-max-microvolt = <0x2ab980>;
			regulator-min-microvolt = <0x2ab980>;
			regulator-name = "pm8008j_l6";
			compatible = "qcom,stub-regulator";
			phandle = <0x421>;
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			cell-index = <0x00>;
			interrupts = <0x04 0x00>;
			clocks = <0x32 0x02 0x32 0x03 0x32 0x05 0x32 0x2c 0x32 0x2d 0x32 0x24>;
			interrupt-parent = <0x298>;
			label = "dsi-ctrl-0";
			vdda-1p2-supply = <0x1f>;
			compatible = "qcom,dsi-ctrl-hw-v2.5";
			frame-threshold-time-us = <0x320>;
			reg = <0xae94000 0x400 0xaf08000 0x04 0xae36000 0x300>;
			phandle = <0x520>;
			refgen-supply = <0xe1>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x209e>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-max-voltage = <0x124f80>;
					reg = <0x00>;
					qcom,supply-min-voltage = <0x124f80>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-max-voltage = <0x00>;
					reg = <0x00>;
					qcom,supply-min-voltage = <0x00>;
				};
			};
		};

		cti@6012000 {
			arm,primecell-periphid = <0xbb966>;
			pinctrl-names = "cti-trigout-pctrl";
			qcom,cti-gpio-trigout = <0x00>;
			pinctrl-0 = <0x1cc>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti2";
			compatible = "arm,primecell";
			reg = <0x6012000 0x1000>;
			phandle = <0x487>;
		};

		hwkm@10c0000 {
			clock-names = "km_clk_src";
			reg-names = "km_master\0ice_slave";
			clocks = <0x37 0x18>;
			qcom,op-freq-hz = <0x47868c0>;
			qcom,enable-hwkm-clk;
			compatible = "qcom,hwkm";
			reg = <0x10c0000 0x9000 0x1d90000 0x9000>;
			phandle = <0x3d5>;
		};

		qcom,qsee_ipc_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				qcom,dev-name = "qsee_ipc_irq_spss";
				interrupts = <0x10 0x01 0x04>;
				interrupt-parent = <0x2c>;
				label = "spss";
			};
		};

		cti@6c2a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-dlct_cti0";
			compatible = "arm,primecell";
			reg = <0x6c2a000 0x1000>;
			phandle = <0x483>;
		};

		funnel@6045000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-merg";
			compatible = "arm,primecell";
			reg = <0x6045000 0x1000>;
			phandle = <0x442>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x11a>;
						phandle = <0x11d>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x11b>;
						phandle = <0x120>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x119>;
						phandle = <0x10c>;
					};
				};
			};
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x237>;
		};

		reboot_reason {
			nvmem-cells = <0x586>;
			compatible = "qcom,reboot-reason";
			nvmem-cell-names = "restart_reason";
			phandle = <0x6a4>;
		};

		qcom,gpi-dma@a00000 {
			iommus = <0x28 0x56 0x00>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0xff>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x117 0x04 0x00 0x118 0x04 0x00 0x119 0x04 0x00 0x11a 0x04 0x00 0x11b 0x04 0x00 0x11c 0x04 0x00 0x125 0x04 0x00 0x126 0x04 0x00 0x127 0x04 0x00 0x128 0x04 0x00 0x129 0x04 0x00 0x12a 0x04>;
			qcom,ev-factor = <0x02>;
			compatible = "qcom,gpi-dma";
			status = "ok";
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0x0c>;
			reg = <0xa00000 0x60000>;
			phandle = <0x1f9>;
			#dma-cells = <0x05>;
		};

		qcom,cvp@ab00000 {
			qcom,allowed-clock-rates = <0x10b07600 0x15d0b780 0x1a76e700>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			pas-id = <0x1a>;
			clock-names = "gcc_video_axi1\0cvp_clk\0core_clk";
			resets = <0x30 0x24 0x31 0x05>;
			memory-region = <0xcc>;
			interrupts = <0x00 0xea 0x04>;
			cvp-supply = <0x281>;
			clocks = <0x30 0xcd 0x31 0x0b 0x31 0x07>;
			cvp,firmware-name = "evass";
			qcom,reg-presets = <0xb0088 0x00>;
			cvp-core-supply = <0x282>;
			compatible = "qcom,msm-cvp\0qcom,lahaina-cvp";
			status = "ok";
			reg = <0xab00000 0x100000>;
			phandle = <0x514>;
			qcom,proxy-clock-names = "gcc_video_axi1\0cvp_clk\0core_clk";
			reset-names = "cvp_axi_reset\0cvp_core_reset";
			qcom,clock-configs = <0x00 0x01 0x01>;
			cache-slice-names = "cvp";
			reset-power-status = <0x02 0x01>;

			qcom,msm-cvp,mem_cdsp {
				memory-region = <0x283>;
				compatible = "qcom,msm-cvp,mem-cdsp";
			};

			cvp_non_secure_cb {
				iommus = <0x28 0x2120 0x400>;
				dma-coherent-hint-cached;
				label = "cvp_hlos";
				compatible = "qcom,msm-cvp,context-bank";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
				buffer-types = <0xfff>;
				qcom,iommu-faults = "non-fatal";
			};

			cvp_bus_ddr {
				qcom,bus-governor = "performance";
				label = "cvp-ddr";
				compatible = "qcom,msm-cvp,bus";
				qcom,bus-slave = <0x200>;
				qcom,bus-master = <0x21>;
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			cvp_secure_pixel_cb {
				iommus = <0x28 0x2123 0x400>;
				label = "cvp_sec_pixel";
				compatible = "qcom,msm-cvp,context-bank";
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				buffer-types = <0x106>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0a>;
			};

			cvp_secure_nonpixel_cb {
				iommus = <0x28 0x2124 0x400>;
				label = "cvp_sec_nonpixel";
				compatible = "qcom,msm-cvp,context-bank";
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				buffer-types = <0x741>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0b>;
			};

			cvp_cnoc {
				qcom,bus-governor = "performance";
				label = "cvp-cnoc";
				compatible = "qcom,msm-cvp,bus";
				qcom,bus-slave = <0x233>;
				qcom,bus-master = <0x02>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};
		};

		tpda@7863000 {
			arm,primecell-periphid = <0xbb969>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x02 0x40>;
			clock-names = "apb_pclk";
			reg-names = "tpda-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpda-apss";
			qcom,dsb-elem-size = <0x03 0x20>;
			compatible = "arm,primecell";
			qcom,tpda-atid = <0x42>;
			reg = <0x7863000 0x1000>;
			phandle = <0x45e>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x186>;
						phandle = <0x18a>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x189>;
						phandle = <0x18d>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x187>;
						phandle = <0x18b>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x188>;
						phandle = <0x18c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x185>;
						phandle = <0x1ba>;
					};
				};
			};
		};

		etm@7540000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2e 0x00>;
			cpu = <0x15>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm5";
			compatible = "arm,primecell";
			reg = <0x7540000 0x1000>;
			phandle = <0x471>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c0>;
						phandle = <0x1c9>;
					};
				};
			};
		};

		qcom,gcc@100000 {
			#reset-cells = <0x01>;
			reg-names = "cc_base";
			#clock-cells = <0x01>;
			compatible = "qcom,lahaina-gcc\0syscon";
			reg = <0x100000 0x1f0000>;
			phandle = <0x30>;
			vdd_cx-supply = <0x20>;
		};

		funnel@6b04000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-swao";
			compatible = "arm,primecell";
			reg = <0x6b04000 0x1000>;
			phandle = <0x43b>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x10c>;
						phandle = <0x119>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x10a>;
						phandle = <0x106>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x109>;
						phandle = <0x1b7>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x10b>;
						phandle = <0x10e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10d>;
						phandle = <0x100>;
					};
				};
			};
		};

		qcom,cpu0-cpu-llcc-lat {
			interconnects = <0x91 0x02 0x91 0x23e>;
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc";
			phandle = <0xa6>;
			qcom,active-only;
			operating-points-v2 = <0x9a>;
		};

		jtagmm@7640000 {
			clock-names = "core_clk";
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x16>;
			reg = <0x7640000 0x1000>;
			phandle = <0x3b1>;
		};

		tpdm@6840000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-vsense";
			compatible = "arm,primecell";
			status = "disabled";
			reg = <0x6840000 0x1000>;
			phandle = <0x450>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x151>;
						phandle = <0x14d>;
					};
				};
			};
		};

		regulator-l5j {
			regulator-max-microvolt = <0x2c4fc0>;
			regulator-min-microvolt = <0x292340>;
			regulator-name = "pm8008j_l5";
			compatible = "qcom,stub-regulator";
			phandle = <0x420>;
		};

		funnel@6042000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-in1";
			compatible = "arm,primecell";
			reg = <0x6042000 0x1000>;
			phandle = <0x445>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x121>;
						phandle = <0x15a>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x124>;
						phandle = <0x125>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x122>;
						phandle = <0x15f>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x123>;
						phandle = <0x1b8>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x120>;
						phandle = <0x11b>;
					};
				};
			};
		};

		spi@880000 {
			pinctrl-names = "active\0sleep\0lpm";
			#address-cells = <0x01>;
			pinctrl-2 = <0x60c 0x609 0x60a 0x60d>;
			pinctrl-0 = <0x21b>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x175 0x04>;
			clocks = <0x30 0x72 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x608 0x609 0x60a 0x60b>;
			status = "ok";
			reg = <0x880000 0x4000>;
			phandle = <0x4cd>;
			dmas = <0x21d 0x00 0x00 0x01 0x40 0x00 0x21d 0x01 0x00 0x01 0x40 0x00>;
			sec,pinctrl_active;
			sec,pinctrl_skip_sleep;

			ese_spi@0 {
				p61,ap_vendor = "qualcomm";
				spi-max-frequency = <0x7a1200>;
				compatible = "p61";
				reg = <0x00>;
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_2 {
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
				compatible = "qcom,memshare-peripheral";
			};

			qcom,client_3 {
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x01>;
				memory-region = <0x2f>;
				qcom,allocate-on-request;
				label = "modem";
				compatible = "qcom,memshare-peripheral";
			};

			qcom,client_1 {
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				label = "modem";
				qcom,allocate-boot-time;
				compatible = "qcom,memshare-peripheral";
			};
		};

		syscon@90ba000 {
			compatible = "syscon";
			reg = <0x90ba000 0x54>;
			phandle = <0x36>;
		};

		spi@a94000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x202>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x166 0x04>;
			clocks = <0x30 0x6e 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x203>;
			status = "disabled";
			reg = <0xa94000 0x4000>;
			phandle = <0x4c3>;
			dmas = <0x1f9 0x00 0x05 0x01 0x40 0x00 0x1f9 0x01 0x05 0x01 0x40 0x00>;
		};

		qcom,gdsc@ad09004 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,retain-regs;
			clocks = <0x30 0x15>;
			regulator-name = "cam_cc_sbi_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			reg = <0xad09004 0x04>;
			phandle = <0x2bc>;
		};

		funnel@6b44000 {
			coresight-name = "coresight-funnel-lpass_lpi";
			compatible = "arm,coresight-static-funnel";
			phandle = <0x43a>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x107>;
						phandle = <0x1b6>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x108>;
						phandle = <0x105>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x106>;
						phandle = <0x10a>;
					};
				};
			};
		};

		qrtr-haven {
			qcom,master;
			peer-name = <0x02>;
			haven-label = <0x03>;
			compatible = "qcom,qrtr-haven";
			shared-buffer = <0x2d>;
		};

		regulator-l4j {
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "pm8008j_l4";
			compatible = "qcom,stub-regulator";
			phandle = <0x41f>;
		};

		qcom,smp2p_sleepstate {
			interrupts = <0x00 0x00>;
			interrupt-parent = <0x98>;
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			qcom,smem-states = <0x97 0x00>;
		};

		tpdm@600f000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-spdm";
			compatible = "arm,primecell";
			reg = <0x600f000 0x1000>;
			phandle = <0x45d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x184>;
						phandle = <0x14e>;
					};
				};
			};
		};

		cti@7120000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			cpu = <0x11>;
			coresight-name = "coresight-cti-cpu1";
			compatible = "arm,primecell";
			reg = <0x7120000 0x1000>;
			phandle = <0x496>;
		};

		funnel@6804000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-modem";
			compatible = "arm,primecell";
			reg = <0x6804000 0x1000>;
			phandle = <0x446>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x126>;
						phandle = <0x131>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x128>;
						phandle = <0x12c>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x127>;
						phandle = <0x129>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x125>;
						phandle = <0x124>;
					};
				};
			};
		};

		wsa_core_clk {
			qcom,codec-ext-clk-src = <0x03>;
			#clock-cells = <0x01>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x58c>;
			qcom,codec-lpass-clk-id = <0x309>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
		};

		tpdm@69c0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-dl-south";
			compatible = "arm,primecell";
			reg = <0x69c0000 0x1000>;
			phandle = <0x458>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15e>;
						phandle = <0x15d>;
					};
				};
			};
		};

		interconnect@1500000 {
			#interconnect-cells = <0x01>;
			qcom,bcm-voters = <0x8a>;
			compatible = "qcom,lahaina-config_noc";
			reg = <0x1500000 0x28000>;
			phandle = <0x92>;
			qcom,bcm-voter-names = "hlos";
		};

		tpdm@6c08000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-mm";
			compatible = "arm,primecell";
			reg = <0x6c08000 0x1000>;
			phandle = <0x166>;
			qcom,msr-fix-req;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x196>;
						phandle = <0x191>;
					};
				};
			};
		};

		qcom,spmi@c440000 {
			#address-cells = <0x02>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";
			qcom,channel = <0x00>;
			cell-index = <0x00>;
			#size-cells = <0x00>;
			interrupts-extended = <0x29 0x01 0x04>;
			compatible = "qcom,spmi-pmic-arb";
			#interrupt-cells = <0x04>;
			interrupt-names = "periph_irq";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			phandle = <0x297>;
			qcom,ee = <0x00>;
			interrupt-controller;

			qcom,pm8350@1 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;

				qcom,temp-alarm@a00 {
					interrupts = <0x01 0x0a 0x00 0x03>;
					io-channels = <0x56f 0x103>;
					#thermal-sensor-cells = <0x00>;
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					phandle = <0x57d>;
					io-channel-names = "thermal";
				};

				pinctrl@8800 {
					gpio-controller;
					compatible = "qcom,pm8350-gpio";
					#interrupt-cells = <0x02>;
					reg = <0x8800>;
					phandle = <0x5d8>;
					#gpio-cells = <0x02>;
					interrupt-controller;

					panel_xa2_ze01_esd_1_active {
						function = "normal";
						pins = "gpio4";
						qcom,drive-strength = <0x00>;
						bias-disable;
						phandle = <0x684>;
						power-source = <0x01>;
						input-enable;
					};

					wpc_thm {

						wpc_thm_default {
							function = "normal";
							pins = "gpio3";
							bias-high-impedance;
							phandle = <0x570>;
						};
					};

					sub_bat_thm {

						sub_bat_thm_default {
							function = "normal";
							pins = "gpio4";
							bias-high-impedance;
							phandle = <0x574>;
						};
					};

					key_vol_up {

						key_vol_up_default {
							function = "normal";
							pins = "gpio6";
							phandle = <0x5d7>;
							bias-pull-up;
							power-source = <0x01>;
							input-enable;
						};
					};

					motor-int {
						function = "normal";
						enable-active-low;
						pins = "gpio9";
						phandle = <0x5f7>;
						bias-pull-up;
						power-source = <0x01>;
						input-enable;
					};

					panel_xa2_ze01_esd_1_suspend {
						function = "normal";
						pins = "gpio4";
						qcom,drive-strength = <0x00>;
						bias-disable;
						phandle = <0x685>;
						power-source = <0x01>;
						input-enable;
					};

					chg_thm {

						chg_thm_default {
							function = "normal";
							pins = "gpio1";
							bias-high-impedance;
							phandle = <0x571>;
						};
					};

					gpio2_adc {

						gpio2_adc_default {
							function = "normal";
							pins = "gpio2";
							bias-high-impedance;
							phandle = <0x57a>;
						};
					};

					pm8350_rear_tof_therm {

						pm8350_rear_tof_therm_default {
							pins = "gpio1";
							bias-high-impedance;
							phandle = <0x57c>;
						};
					};
				};
			};

			qcom,pmr735a@4 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;

				qcom,temp-alarm@a00 {
					interrupts = <0x04 0x0a 0x00 0x03>;
					io-channels = <0x56f 0x403>;
					#thermal-sensor-cells = <0x00>;
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					phandle = <0x583>;
					io-channel-names = "thermal";
				};

				pinctrl@8800 {
					gpio-controller;
					compatible = "qcom,pmr735a-gpio";
					#interrupt-cells = <0x02>;
					reg = <0x8800>;
					phandle = <0x69b>;
					#gpio-cells = <0x02>;
					interrupt-controller;
				};
			};

			qcom,pmr735b@5 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;

				qcom,temp-alarm@a00 {
					interrupts = <0x05 0x0a 0x00 0x03>;
					io-channels = <0x56f 0x503>;
					#thermal-sensor-cells = <0x00>;
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					phandle = <0x584>;
					io-channel-names = "thermal";
				};

				pinctrl@8800 {
					gpio-controller;
					compatible = "qcom,pmr735b-gpio";
					#interrupt-cells = <0x02>;
					reg = <0x8800>;
					phandle = <0x69f>;
					#gpio-cells = <0x02>;
					interrupt-controller;
				};
			};

			qcom,pm8350c@2 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;

				bcl@4700 {
					qcom,pmic7-threshold;
					interrupts = <0x02 0x47 0x00 0x00 0x02 0x47 0x01 0x00 0x02 0x47 0x02 0x00>;
					#thermal-sensor-cells = <0x01>;
					compatible = "qcom,bcl-v5";
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					reg = <0x4700 0x100>;
					phandle = <0x582>;
				};

				qcom,flash_led@ee00 {
					interrupts = <0x02 0xee 0x00 0x01 0x02 0xee 0x03 0x01 0x02 0xee 0x04 0x01>;
					compatible = "qcom,pm8350c-flash-led";
					status = "ok";
					interrupt-names = "led-fault-irq\0all-ramp-down-done-irq\0all-ramp-up-done-irq";
					reg = <0xee00>;
					phandle = <0x68c>;
					qcom,hw-strobe-gpios = <0x579 0x01 0x00>;
					qcom,thermal-derate-current = <0xc8 0x1f4>;

					qcom,flash_3 {
						qcom,led-name = "led:flash_3";
						qcom,ires-ua = <0x30d4>;
						qcom,id = <0x03>;
						qcom,duration-ms = <0x500>;
						label = "flash";
						phandle = <0x690>;
						qcom,default-led-trigger = "flash3_trigger";
						qcom,max-current-ma = <0x5dc>;
					};

					qcom,torch_2 {
						qcom,led-name = "led:torch_2";
						qcom,ires-ua = <0x30d4>;
						qcom,id = <0x02>;
						label = "torch";
						phandle = <0x693>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,max-current-ma = <0x1f4>;
					};

					qcom,flash_1 {
						qcom,led-name = "led:flash_1";
						qcom,ires-ua = <0x30d4>;
						qcom,id = <0x01>;
						qcom,duration-ms = <0x500>;
						label = "flash";
						phandle = <0x68e>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,max-current-ma = <0x5dc>;
					};

					qcom,torch_0 {
						qcom,led-name = "led:torch_0";
						qcom,ires-ua = <0x30d4>;
						qcom,id = <0x00>;
						label = "torch";
						phandle = <0x691>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,max-current-ma = <0x1f4>;
					};

					qcom,led_switch_1 {
						qcom,led-name = "led:switch_1";
						qcom,led-mask = <0x06>;
						label = "switch";
						phandle = <0x696>;
						qcom,default-led-trigger = "switch1_trigger";
						qcom,symmetry-en;
					};

					qcom,torch_3 {
						qcom,led-name = "led:torch_3";
						qcom,ires-ua = <0x30d4>;
						qcom,id = <0x03>;
						label = "torch";
						phandle = <0x694>;
						qcom,default-led-trigger = "torch3_trigger";
						qcom,max-current-ma = <0x1f4>;
					};

					qcom,flash_2 {
						qcom,led-name = "led:flash_2";
						qcom,ires-ua = <0x30d4>;
						qcom,id = <0x02>;
						qcom,duration-ms = <0x500>;
						label = "flash";
						phandle = <0x68f>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,max-current-ma = <0x5dc>;
					};

					qcom,torch_1 {
						qcom,led-name = "led:torch_1";
						qcom,ires-ua = <0x30d4>;
						qcom,id = <0x01>;
						label = "torch";
						phandle = <0x692>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,max-current-ma = <0x1f4>;
					};

					qcom,flash_0 {
						qcom,led-name = "led:flash_0";
						qcom,ires-ua = <0x30d4>;
						qcom,id = <0x00>;
						qcom,duration-ms = <0x500>;
						label = "flash";
						phandle = <0x68d>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,max-current-ma = <0x5dc>;
					};

					qcom,led_switch_2 {
						qcom,led-name = "led:switch_2";
						qcom,led-mask = <0x0f>;
						label = "switch";
						phandle = <0x697>;
						qcom,default-led-trigger = "switch2_trigger";
						qcom,symmetry-en;
					};

					qcom,led_switch_0 {
						qcom,led-name = "led:switch_0";
						qcom,led-mask = <0x09>;
						label = "switch";
						phandle = <0x695>;
						qcom,default-led-trigger = "switch0_trigger";
						qcom,symmetry-en;
					};
				};

				pwms@eb00 {
					qcom,num-lpg-channels = <0x01>;
					reg-names = "lpg-base";
					#pwm-cells = <0x02>;
					compatible = "qcom,pwm-lpg";
					reg = <0xeb00>;
					phandle = <0x68a>;
				};

				qcom,leds@ef00 {
					compatible = "qcom,tri-led";
					reg = <0xef00>;
					phandle = <0x68b>;

					green {
						linux,default-trigger = "timer";
						label = "green";
						led-sources = <0x01>;
						pwms = <0x580 0x01 0xf4240>;
					};

					red {
						linux,default-trigger = "timer";
						label = "red";
						led-sources = <0x00>;
						pwms = <0x580 0x00 0xf4240>;
					};

					blue {
						linux,default-trigger = "timer";
						label = "blue";
						led-sources = <0x02>;
						pwms = <0x580 0x02 0xf4240>;
					};
				};

				qcom,temp-alarm@a00 {
					interrupts = <0x02 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					phandle = <0x581>;
				};

				pinctrl@8800 {
					gpio-controller;
					compatible = "qcom,pm8350c-gpio";
					#interrupt-cells = <0x02>;
					reg = <0x8800>;
					phandle = <0x579>;
					#gpio-cells = <0x02>;
					interrupt-controller;

					wpc_pdrc_default {
						function = "normal";
						pins = "gpio8";
						bias-disable;
						phandle = <0x5f0>;
						power-source = <0x01>;
						input-enable;
					};

					wpc_det_default {
						function = "normal";
						pins = "gpio1";
						bias-disable;
						phandle = <0x5ee>;
						input-enable;
					};

					if_pmic_irq {
						function = "normal";
						pins = "gpio5";
						qcom,drive-strength = <0x00>;
						bias-disable;
						phandle = <0x607>;
						power-source = <0x01>;
						input-enable;
					};

					lcd_backlight_ctrl {

						lcd_backlight_ctrl_default {
							input-disable;
							function = "func1";
							pins = "gpio9";
							qcom,drive-strength = <0x02>;
							bias-disable;
							phandle = <0x689>;
							output-enable;
							power-source = <0x01>;
						};
					};

					ant_connection_status {
						function = "normal";
						pins = "gpio9";
						bias-disable;
						phandle = <0x604>;
						power-source = <0x01>;
						input-enable;
					};

					certify_hall_irq {
						function = "normal";
						pins = "gpio6";
						qcom,drive-strength = <0x00>;
						bias-disable;
						phandle = <0x577>;
						power-source = <0x01>;
						input-enable;
					};
				};

				pwms@e800 {
					qcom,num-lpg-channels = <0x03>;
					qcom,tick-duration-us = <0x1f40>;
					reg-names = "lpg-base";
					nvmem-names = "lpg_chan_sdam\0lut_sdam";
					#pwm-cells = <0x02>;
					compatible = "qcom,pwm-lpg";
					nvmem = <0x57e 0x57f>;
					qcom,lut-patterns = <0x00 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00>;
					reg = <0xe800>;
					qcom,lut-sdam-base = <0x45>;
					phandle = <0x580>;

					lpg@2 {
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,lpg-sdam-base = <0x56>;
						qcom,lpg-chan-id = <0x02>;
					};

					lpg@3 {
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,lpg-sdam-base = <0x64>;
						qcom,lpg-chan-id = <0x03>;
					};

					lpg@1 {
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,lpg-sdam-base = <0x48>;
						qcom,lpg-chan-id = <0x01>;
					};
				};
			};

			qcom,pmk8350@0 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				phandle = <0x67b>;

				sdam@7100 {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,spmi-sdam";
					reg = <0x7100>;
					phandle = <0x67c>;

					restart@48 {
						bits = <0x01 0x07>;
						reg = <0x48 0x01>;
						phandle = <0x586>;
					};
				};

				adc_tm@3400 {
					#address-cells = <0x01>;
					interrupts = <0x00 0x34 0x00 0x01>;
					io-channels = <0x56f 0x145 0x56f 0x14b 0x56f 0x44>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					compatible = "qcom,adc-tm7";
					interrupt-names = "threshold";
					reg = <0x3400>;
					phandle = <0x585>;

					pmk8350_xo_therm {
						qcom,ratiometric;
						reg = <0x44>;
						qcom,hw-settle-time = <0xc8>;
					};

					usb_therm {
						qcom,ratiometric;
						reg = <0x145>;
						qcom,hw-settle-time = <0xc8>;
					};

					wpc_therm {
						qcom,ratiometric;
						reg = <0x14b>;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				pon_hlos@1300 {
					reg-names = "pon_hlos\0pon_pbs";
					interrupts = <0x00 0x13 0x07 0x03 0x00 0x13 0x06 0x03>;
					compatible = "qcom,qpnp-power-on";
					interrupt-names = "kpdpwr\0resin";
					reg = <0x1300 0x800>;
					qcom,kpdpwr-sw-debounce;

					qcom,pon_1 {
						qcom,pon-type = <0x00>;
						linux,code = <0x74>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x01>;
						linux,code = <0x72>;
					};
				};

				sdam@7400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7400>;
					phandle = <0x587>;
				};

				sdam@7c00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7c00>;
					phandle = <0x67f>;
				};

				sdam@9d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9d00>;
					phandle = <0x681>;
				};

				vadc@3100 {
					io-channel-ranges;
					pinctrl-names = "default";
					#address-cells = <0x01>;
					pinctrl-0 = <0x57c>;
					interrupts = <0x00 0x31 0x00 0x01>;
					#io-channel-cells = <0x01>;
					#size-cells = <0x00>;
					compatible = "qcom,spmi-adc7";
					interrupt-names = "eoc-int-en-set";
					reg = <0x3100>;
					phandle = <0x56f>;

					pmk8350_xo_therm {
						label = "pmk8350_xo_therm";
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x44>;
						qcom,hw-settle-time = <0xc8>;
					};

					pm8350_vph_pwr {
						label = "pm8350_vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
						reg = <0x18e>;
					};

					wpc_thm {
						qcom,scale-fn-type = <0x05>;
						label = "wpc_thm";
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x14b>;
						qcom,hw-settle-time = <0xc8>;
					};

					pmk8350_ref_gnd {
						label = "pmk8350_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x00>;
					};

					sub_bat_thm {
						qcom,scale-fn-type = <0x05>;
						label = "sub_bat_thm";
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x14c>;
						qcom,hw-settle-time = <0xc8>;
					};

					pmr735a_ref_gnd {
						label = "pmr735a_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x400>;
					};

					pmr735a_die_temp {
						label = "pmr735a_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x403>;
					};

					wf_therm {
						qcom,scale-fn-type = <0x05>;
						label = "wf_therm";
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x146>;
						qcom,hw-settle-time = <0xc8>;
					};

					pmk8350_vref_1p25 {
						label = "pmk8350_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x01>;
					};

					ap_therm {
						qcom,scale-fn-type = <0x05>;
						label = "ap_therm";
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x144>;
						qcom,hw-settle-time = <0xc8>;
					};

					pmr735b_die_temp {
						label = "pmr735b_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x503>;
					};

					pmr735a_vref_1p25 {
						label = "pmr735a_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x401>;
					};

					pmk8350_die_temp {
						label = "pmk8350_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x03>;
					};

					chg_thm {
						qcom,scale-fn-type = <0x05>;
						label = "chg_thm";
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x148>;
						qcom,hw-settle-time = <0xc8>;
					};

					pm8350_die_temp {
						label = "pm8350_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x103>;
					};

					pm8350_vref_1p25 {
						label = "pm8350_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x101>;
					};

					pmr735b_ref_gnd {
						label = "pmr735b_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x500>;
					};

					usb_thm {
						qcom,scale-fn-type = <0x05>;
						label = "usb_thm";
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x145>;
						qcom,hw-settle-time = <0xc8>;
					};

					cf_therm {
						qcom,scale-fn-type = <0x05>;
						label = "cf_therm";
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x14a>;
						qcom,hw-settle-time = <0xc8>;
					};

					pm8350_ref_gnd {
						label = "pm8350_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x100>;
					};

					pmr735b_vref_1p25 {
						label = "pmr735b_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x501>;
					};
				};

				pon_pbs@800 {
					compatible = "qcom,qpnp-power-on";
					qcom,system-reset;
					reg = <0x800>;
					qcom,store-hard-reset-reason;
				};

				sdam@8500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8500>;
					phandle = <0x57f>;
				};

				rtc@6100 {
					reg-names = "rtc\0alarm";
					interrupts = <0x00 0x62 0x01 0x01>;
					compatible = "qcom,pmk8350-rtc";
					reg = <0x6100 0x6200>;
					phandle = <0x683>;
				};

				sdam@7200 {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,spmi-sdam";
					reg = <0x7200>;
					phandle = <0x67d>;

					pon_reason@69 {
						reg = <0x69 0x01>;
						phandle = <0x67e>;
					};
				};

				sdam@8400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8400>;
					phandle = <0x57e>;
				};

				pinctrl@b000 {
					gpio-controller;
					compatible = "qcom,pmk8350-gpio";
					#interrupt-cells = <0x02>;
					reg = <0xb000>;
					phandle = <0x682>;
					#gpio-cells = <0x02>;
					interrupt-controller;
				};

				sdam@7d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7d00>;
					phandle = <0x680>;
				};
			};
		};

		qcom,msm-ultra-low-latency {
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,latency-level = "ultra";
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x234>;
			qcom,msm-pcm-low-latency;
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		kgsl_iommu_coherent_test_device {
			iommus = <0xef 0x09 0x00>;
			dma-coherent;
			compatible = "iommu-debug-test";
			status = "disabled";
			qcom,iommu-dma = "disabled";
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x4e1>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x258>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				phandle = <0x4de>;
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf2>;
				phandle = <0x255>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x252>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x251>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x253>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x254>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x257>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				phandle = <0x25b>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x256>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x25a>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x24e>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x24d>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x4e0>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x4df>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x250>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x4e2>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x24f>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x259>;
			};
		};

		qcom,cpu1-cpu-l3-lat {
			interconnects = <0x9e 0x00 0x9e 0x02>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			phandle = <0xa3>;
		};

		msm_cdc_pinctrl@32 {
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x380>;
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-1 = <0x381>;
			status = "disabled";
			phandle = <0x594>;
		};

		pil_scm_pas {
			interconnects = <0x8c 0x25 0x8d 0x200>;
			compatible = "qcom,pil-tz-scm-pas";
		};

		bt_qca6490 {
			pinctrl-names = "default";
			qcom,bt-vdd-asd-config;
			qcom,bt-vdd-rfa1-config = <0x1cfde0 0x1dc900 0x00 0x01>;
			pinctrl-0 = <0xde>;
			reg-names = "tcs_cmd";
			qcom,bt-vdd-rfa2-config = <0x149970 0x149970 0x00 0x01>;
			qcom,bt-vdd-dig-supply = <0x630>;
			qcom,tcs_offset_ipa = <0x4d0>;
			qcom,bt-vdd-aon-supply = <0x630>;
			qcom,bt-reset-gpio = <0x93 0x41 0x00>;
			compatible = "qcom,qca6490";
			status = "ok";
			qcom,bt-vdd-asd-supply;
			qcom,bt-vdd-rfa1-supply;
			reg = <0xb2e5510 0x690>;
			qcom,wl-reset-gpio = <0x93 0x40 0x00>;
			qcom,bt-vdd-rfa2-supply = <0x632>;
			phandle = <0x40e>;
			qcom,bt-vdd-dig-config = <0xf7314 0xf7314 0x00 0x01>;
			qcom,bt-sw-ctrl-gpio;
			qcom,bt-vdd-aon-config = <0xf7314 0xf7314 0x00 0x01>;
		};

		dummy_source {
			qcom,dummy-source;
			coresight-name = "coresight-modem-diag";
			compatible = "qcom,coresight-dummy";
			phandle = <0x449>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12f>;
						phandle = <0x12e>;
					};
				};
			};
		};

		regulator-l3j {
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "pm8008j_l3";
			compatible = "qcom,stub-regulator";
			phandle = <0x41e>;
		};

		funnel@6ac2000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-dl-north";
			compatible = "arm,primecell";
			reg = <0x6ac2000 0x1000>;
			phandle = <0x459>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x160>;
						phandle = <0x158>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15f>;
						phandle = <0x122>;
					};
				};
			};
		};

		qcom,rmtfs_sharedmem@0 {
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x280000>;
		};

		wsa_spkr_en2_pinctrl {
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x37f>;
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-1 = <0x37e>;
			status = "disabled";
			phandle = <0x593>;
		};

		va_core_clk {
			qcom,codec-ext-clk-src = <0x02>;
			#clock-cells = <0x01>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x58e>;
			qcom,codec-lpass-clk-id = <0x30b>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
		};

		qcom,tpg1@ac98000 {
			camss-supply = <0x29e>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			reg-names = "tpg1\0cam_cpas_top";
			reg-cam-base = <0x98000 0x40000>;
			cell-index = <0x01>;
			clocks = <0x33 0x0e 0x33 0x1c 0x33 0x12 0x33 0x11>;
			clock-cntl-level = "nominal";
			compatible = "qcom,tpg102";
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
			reg = <0xac98000 0x100 0xac40000 0x1000>;
			regulator-names = "camss";
			phandle = <0x569>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
		};

		cpu-pmu {
			interrupts = <0x01 0x07 0x04>;
			qcom,irq-is-percpu;
			compatible = "arm,armv8-pmuv3";
			phandle = <0x2f1>;
		};

		cx_rdpm_pe@0x00635000 {
			interrupts = <0x00 0xf3 0x04>;
			#thermal-sensor-cells = <0x00>;
			compatible = "qcom,policy-engine";
			reg = <0x635000 0x1000>;
			phandle = <0x84>;
		};

		tpda@6004000 {
			arm,primecell-periphid = <0xbb969>;
			qcom,cmb-elem-size = <0x06 0x40 0x0c 0x20 0x0d 0x40 0x0e 0x40 0x0f 0x40 0x14 0x40 0x16 0x20 0x17 0x40 0x18 0x20 0x1b 0x20 0x1c 0x20 0x1f 0x40>;
			clock-names = "apb_pclk";
			reg-names = "tpda-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpda";
			qcom,dsb-elem-size = <0x05 0x20 0x06 0x20 0x08 0x20 0x09 0x20 0x0a 0x20 0x0b 0x20 0x0c 0x20 0x13 0x20 0x15 0x20 0x19 0x20 0x1a 0x20 0x1f 0x20>;
			qcom,tc-elem-size = <0x1f 0x20>;
			compatible = "arm,primecell";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x19 0x20 0x1f 0x20>;
			reg = <0x6004000 0x1000>;
			phandle = <0x44e>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@14 {
					reg = <0x14>;

					endpoint {
						remote-endpoint = <0x146>;
						phandle = <0x177>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x14d>;
						phandle = <0x151>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0x13e>;
						phandle = <0x167>;
					};
				};

				port@e {
					reg = <0x0e>;

					endpoint {
						remote-endpoint = <0x143>;
						phandle = <0x171>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x13b>;
						phandle = <0x161>;
					};
				};

				port@c {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0x141>;
						phandle = <0x16d>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						remote-endpoint = <0x14b>;
						phandle = <0x183>;
					};
				};

				port@a {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0x13f>;
						phandle = <0x169>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						remote-endpoint = <0x149>;
						phandle = <0x150>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0x147>;
						phandle = <0x199>;
					};
				};

				port@1c {
					reg = <0x1c>;

					endpoint {
						remote-endpoint = <0x14e>;
						phandle = <0x184>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0x145>;
						phandle = <0x175>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0x14c>;
						phandle = <0x182>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0x13d>;
						phandle = <0x165>;
					};
				};

				port@f {
					reg = <0x0f>;

					endpoint {
						remote-endpoint = <0x144>;
						phandle = <0x173>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x13c>;
						phandle = <0x163>;
					};
				};

				port@d {
					reg = <0x0d>;

					endpoint {
						remote-endpoint = <0x142>;
						phandle = <0x16f>;
					};
				};

				port@b {
					reg = <0x0b>;

					endpoint {
						remote-endpoint = <0x140>;
						phandle = <0x16b>;
					};
				};

				port@18 {
					reg = <0x18>;

					endpoint {
						remote-endpoint = <0x14a>;
						phandle = <0x152>;
					};
				};

				port@1f {
					reg = <0x1f>;

					endpoint {
						remote-endpoint = <0x14f>;
						phandle = <0x153>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						remote-endpoint = <0x148>;
						phandle = <0x19b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13a>;
						phandle = <0x137>;
					};
				};
			};
		};

		dummy_vreg {
			regulator-always-on;
			regulator-name = "dummy_vreg";
			compatible = "regulator-fixed";
			status = "ok";
			phandle = <0x641>;
		};

		sec-audio-sysfs {
			audio,num-amp = <0x02>;
			audio,no-earjack;
			compatible = "samsung,audio-sysfs";
			status = "okay";
		};

		qcom,csid-lite0 {
			camss-supply = <0x29e>;
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_lite_ahb\0ife_clk";
			reg-names = "csid-lite";
			reg-cam-base = <0xd9200>;
			cell-index = <0x03>;
			interrupts = <0x00 0x1d4 0x01>;
			clocks = <0x33 0x46 0x33 0x45 0x33 0x0e 0x33 0x44 0x33 0x43 0x33 0x40 0x33 0x42>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			compatible = "qcom,csid-lite580";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			interrupt-names = "csid-lite";
			reg = <0xacd9200 0x1000>;
			regulator-names = "camss";
			phandle = <0x564>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
		};

		qcom,cnss-qca6490@b0000000 {
			qcom,sw-ctrl-gpio;
			qcom,vdd-wlan-aon-config = <0xf7314 0xf7314 0x00 0x00 0x01>;
			pinctrl-names = "wlan_en_active\0wlan_en_sleep";
			mhi,timeout = <0x2710>;
			qcom,icc-path-count = <0x02>;
			interconnect-names = "pcie_to_memnoc\0memnoc_to_ddr";
			pinctrl-0 = <0xd6>;
			interconnects = <0x8c 0x2d 0x8c 0x244 0x91 0x1b 0x8d 0x200>;
			reg-names = "smmu_iova_ipa\0tcs_cmd";
			mhi,m2-no-db-access;
			vdd-wlan-dig-supply = <0x630>;
			qcom,bus-bw-cfg = <0x00 0x00 0x8ca 0x5f370 0x1d4c 0x5f370 0x7530 0xc0df0 0x186a0 0xc0df0 0x2ab98 0x186a00 0x1d4c 0x5f370 0x00 0x00 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x1d4c 0x216600>;
			vdd-wlan-aon-supply = <0x630>;
			qcom,wlan-rc-num = <0x00>;
			mhi,buffer-len = <0x8000>;
			vdd-wlan-rfa1-supply = <0x631>;
			qcom,bt-en-gpio = <0x93 0x41 0x00>;
			vdd-wlan-rfa2-supply = <0x632>;
			qcom,vdd-wlan-rfa1-config = <0x1e4600 0x1e4600 0x00 0x00 0x01>;
			qcom,bus-bw-cfg-count = <0x07>;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x00 0x00 0x01>;
			vdd-wlan-io-supply = <0xda>;
			qcom,vdd-wlan-rfa2-config = <0x149970 0x149970 0x00 0x00 0x01>;
			qcom,tcs_offset_int_pow_amp_vreg = <0x4d0>;
			compatible = "qcom,cnss-qca6490";
			pinctrl-1 = <0xd7>;
			status = "ok";
			reg = <0xb0000000 0x10000 0xb2e5510 0x690>;
			wlan-en-gpio = <0x93 0x40 0x00>;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			phandle = <0x40d>;
			wlan-ant-switch-supply;
			qcom,vdd-wlan-dig-config = <0xf7314 0xf7314 0x00 0x00 0x01>;
			cnss-enable-self-recovery;
			mhi,max-channels = <0x1e>;
			qcom,wlan-ant-switch-config;
			use-pm-domain;
			qcom,wlan-cbc-enabled;
			qcom,same-dt-multi-dev;

			mhi_channels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				mhi_chan@5 {
					mhi,event-ring = <0x01>;
					label = "DIAG";
					mhi,data-type = <0x00>;
					mhi,num-elements = <0x20>;
					reg = <0x05>;
					mhi,ee = <0x14>;
					mhi,chan-dir = <0x02>;
					mhi,doorbell-mode = <0x02>;
				};

				mhi_chan@1 {
					mhi,event-ring = <0x01>;
					label = "LOOPBACK";
					mhi,data-type = <0x00>;
					mhi,num-elements = <0x20>;
					reg = <0x01>;
					mhi,ee = <0x14>;
					mhi,chan-dir = <0x02>;
					mhi,doorbell-mode = <0x02>;
				};

				mhi_chan@21 {
					mhi,auto-start;
					mhi,event-ring = <0x01>;
					label = "IPCR";
					mhi,data-type = <0x00>;
					mhi,num-elements = <0x20>;
					reg = <0x15>;
					mhi,ee = <0x14>;
					mhi,chan-dir = <0x02>;
					mhi,doorbell-mode = <0x02>;
					mhi,auto-queue;
				};

				mhi_chan@4 {
					mhi,event-ring = <0x01>;
					label = "DIAG";
					mhi,data-type = <0x00>;
					mhi,num-elements = <0x20>;
					reg = <0x04>;
					mhi,ee = <0x14>;
					mhi,chan-dir = <0x01>;
					mhi,doorbell-mode = <0x02>;
				};

				mhi_chan@0 {
					mhi,event-ring = <0x01>;
					label = "LOOPBACK";
					mhi,data-type = <0x00>;
					mhi,num-elements = <0x20>;
					reg = <0x00>;
					mhi,ee = <0x14>;
					mhi,chan-dir = <0x01>;
					mhi,doorbell-mode = <0x02>;
				};

				mhi_chan@20 {
					mhi,auto-start;
					mhi,event-ring = <0x01>;
					label = "IPCR";
					mhi,data-type = <0x01>;
					mhi,num-elements = <0x20>;
					reg = <0x14>;
					mhi,ee = <0x14>;
					mhi,chan-dir = <0x01>;
					mhi,doorbell-mode = <0x02>;
				};
			};

			mhi_events {

				mhi_event@2 {
					mhi,brstmode = <0x02>;
					mhi,intmod = <0x00>;
					mhi,data-type = <0x03>;
					mhi,priority = <0x02>;
					mhi,num-elements = <0x20>;
					mhi,msi = <0x00>;
				};

				mhi_event@0 {
					mhi,brstmode = <0x02>;
					mhi,intmod = <0x00>;
					mhi,data-type = <0x01>;
					mhi,priority = <0x00>;
					mhi,num-elements = <0x20>;
					mhi,msi = <0x01>;
				};

				mhi_event@1 {
					mhi,brstmode = <0x02>;
					mhi,intmod = <0x00>;
					mhi,priority = <0x01>;
					mhi,num-elements = <0x100>;
					mhi,msi = <0x02>;
				};
			};

			mhi_devices {

				mhi_qrtr {
					mhi,chan = "IPCR";
					qcom,net-id = <0x00>;
					qcom,low-latency;
				};
			};
		};

		qcom,msm-quin-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x24b>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
		};

		qcom,dsi-display@3 {
			label = "ss_dsi_panel_S6E3XA1_AMF755ZE01_QXGA";
			phandle = <0x75a>;
		};

		cti@6b03000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-swao_cti3";
			compatible = "arm,primecell";
			reg = <0x6b03000 0x1000>;
			phandle = <0xff>;
		};

		i2c@884000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x228>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x247 0x04>;
			clocks = <0x30 0x74 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			clock-frequency = <0x61a80>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x60e 0x60f>;
			status = "ok";
			reg = <0x884000 0x4000>;
			phandle = <0x4d3>;
			dmas = <0x21d 0x00 0x01 0x03 0x40 0x00 0x21d 0x01 0x01 0x03 0x40 0x00>;
			qcom,clk-freq-out = <0x61a80>;

			stk@45 {
				pinctrl-names = "default\0sleep\0active";
				pinctrl-2 = <0x605>;
				pinctrl-0 = <0x605>;
				stk,irq-gpio = <0x93 0x5b 0x00>;
				vdd_1p8-supply = <0x25>;
				interrupts = <0x93 0x5b 0x00>;
				interrupt-parent = <0x93>;
				compatible = "stk,stk3a8x";
				stk,als_scale = <0x3e8>;
				pinctrl-1 = <0x606>;
				reg = <0x45>;
			};

			nq@28 {
				qcom,sn-clkreq = <0x93 0x3f 0x00>;
				pinctrl-names = "nfc_active\0nfc_suspend";
				pinctrl-0 = <0x300 0x302 0x306 0x304>;
				interrupts = <0x57 0x00>;
				interrupt-parent = <0x93>;
				compatible = "qcom,sn-nci";
				pinctrl-1 = <0x301 0x303 0x307 0x305>;
				interrupt-names = "nfc_irq";
				reg = <0x28>;
				qcom,sn-irq = <0x93 0x57 0x00>;
				qcom,sn-firm = <0x93 0x56 0x00>;
				qcom,sn-ven = <0x93 0x3e 0x00>;
			};

			pn547@2B {
				pn547,clk_req-gpio = <0x93 0x3f 0x00>;
				pn547,firm-gpio = <0x93 0xc9 0x00>;
				nfc_pvdd-supply = <0x2e2>;
				compatible = "pn547";
				pn547,clk_req_wake;
				pn547,ap_vendor = "qct";
				reg = <0x2b>;
				phandle = <0x747>;
				pn547,ven-gpio = <0x93 0x3e 0x00>;
				pn547,irq-gpio = <0x93 0x57 0x00>;
				pn547,ldo_control;
			};
		};

		ufshc@1d84000 {
			iommus = <0x28 0xe0 0x00>;
			vcc-max-microamp = "\0\f5";
			#reset-cells = <0x01>;
			freq-table-hz = <0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x47868c0 0x11e1a300 0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,ufs-bus-bw,name = "ufshc_mem";
			dma-coherent;
			spm-level = <0x03>;
			interconnect-names = "ufs-ddr\0cpu-ufs";
			phy-names = "ufsphy";
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk\0rx_lane1_sync_clk";
			interconnects = <0x90 0x34 0x8d 0x200 0x91 0x02 0x92 0x230>;
			reg-names = "ufs_mem\0ufs_ice\0ufs_ice_hwkm";
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G4_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RA_G4_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G4_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0HS_RB_G4_L2\0MAX";
			vcc-voltage-level = <0x263540 0x2d0370>;
			sec,wb-down-threshold-rqs = <0x19>;
			sec,wb-up-threshold-rqs = <0x1e>;
			lanes-per-direction = <0x02>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
			resets = <0x30 0x19>;
			sec,wb-enable;
			interrupts = <0x00 0x109 0x04>;
			clocks = <0x30 0xa0 0x30 0x10 0x30 0x9f 0x30 0xaf 0x30 0xa3 0x37 0x00 0x30 0xad 0x30 0xa9 0x30 0xab>;
			dev-ref-clk-freq = <0x00>;
			qcom,vccq-parent-max-microamp = <0x33450>;
			vdd-hba-fixed-regulator;
			qcom,vccq-parent-supply = <0xdc>;
			reset-gpios = <0x93 0xcb 0x01>;
			compatible = "qcom,ufshc";
			qcom,ufs-bus-bw,num-paths = <0x02>;
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			status = "ok";
			sec,wb-disable-threshold-lt = <0x07>;
			phys = <0x8f>;
			vdd-hba-supply = <0x3b7>;
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			phandle = <0x8e>;
			vccq-max-microamp = <0xdbba0>;
			sec,wb-on-delay-ms = <0x5c>;
			reset-names = "rst";
			vccq-supply = <0x2d4>;
			sec,wb-off-delay-ms = <0x1194>;
			vcc-supply = <0x2d3>;
			qcom,ufs-bus-bw,vectors-KBps = <0x00 0x00 0x00 0x00 0x39a 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x39a0 0x00 0x3e8 0x00 0x1f334 0x00 0x3e8 0x00 0x3e667 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x3e667 0x00 0x3e8 0x00 0x7cccd 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x00 0x2c7b80 0x00 0x64000 0x00 0x247ae 0x00 0x3e8 0x00 0x48ccd 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x48ccd 0x00 0x3e8 0x00 0x9199a 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x64000 0x2c7b80 0x00 0x64000 0x64000 0x74a000 0x00 0x4b000 0x00>;
			sec,wb-down-threshold-block = <0x600>;
			sec,wb-up-threshold-block = <0xc00>;
			qcom,vddp-ref-clk-supply = <0x2d4>;
			qcom,iommu-dma = "fastmap";

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0x0f>;
				vote = <0x2c>;
			};
		};

		wsa_npl_clk {
			qcom,codec-ext-clk-src = <0x04>;
			#clock-cells = <0x01>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x58d>;
			qcom,codec-lpass-clk-id = <0x30a>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
		};

		qcom,smp2p-adsp {
			qcom,local-pid = <0x00>;
			interrupts = <0x03 0x02 0x01>;
			interrupt-parent = <0x2c>;
			qcom,remote-pid = <0x02>;
			compatible = "qcom,smp2p";
			mboxes = <0x2c 0x03 0x02>;
			qcom,smem = <0x1bb 0x1ad>;

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2be>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				#interrupt-cells = <0x02>;
				phandle = <0xc0>;
				interrupt-controller;
			};

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xc1>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				#interrupt-cells = <0x02>;
				phandle = <0x2bf>;
				interrupt-controller;
			};
		};

		regulator-l2j {
			regulator-max-microvolt = <0x101d00>;
			qcom,hpm-min-load = <0x7530>;
			regulator-min-microvolt = <0xe6780>;
			regulator-name = "pm8008j_l2";
			compatible = "qcom,stub-regulator";
			phandle = <0x41d>;
		};

		qcom,smmu_sde_sec_cb {
			iommus = <0x28 0x821 0x400>;
			compatible = "qcom,smmu_sde_sec";
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			phandle = <0x529>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0x0a>;
		};

		hwevent {
			clock-names = "apb_pclk";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-hwevent";
			compatible = "qcom,coresight-hwevent";
			coresight-csr = <0x103>;
		};

		qcom,kgsl-hyp {
			memory-region = <0x294>;
			qcom,pas-id = <0x0d>;
			compatible = "qcom,pil-tz-generic";
			phandle = <0x519>;
			qcom,firmware-name = "a660_zap";
		};

		tsens@c222000 {
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts-extended = <0x29 0x1a 0x04 0x29 0x1c 0x04 0x29 0x14 0x04>;
			#thermal-sensor-cells = <0x01>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower\0tsens-critical\0tsens-0C";
			reg = <0xc222000 0x08 0xc263000 0x1ff>;
			phandle = <0x49>;
		};

		qcom,cpu6-cpu-l3-lat {
			interconnects = <0x9e 0x00 0x9e 0x07>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			phandle = <0xab>;
		};

		qcom,ife1 {
			camss-supply = <0x29e>;
			clock-control-debugfs = "true";
			clock-names = "ife_1_ahb\0ife_1_areg\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks-option = <0x33 0x37>;
			reg-names = "ife\0cam_camnoc";
			clock-rates-option = <0x2aea5400>;
			reg-cam-base = <0xc3000 0x42000>;
			cell-index = <0x01>;
			ife1-supply = <0x2ba>;
			interrupts = <0x00 0x1d3 0x01>;
			clocks = <0x33 0x2f 0x33 0x30 0x33 0x33 0x33 0x32 0x33 0x31>;
			ubwc-static-cfg = <0x1026 0x1036>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			cam_hw_pid = <0x1d 0x05 0x11 0x09>;
			compatible = "qcom,vfe580";
			src-clock-name = "ife_clk_src";
			status = "ok";
			clock-names-option = "ife_dsp_clk";
			interrupt-names = "ife";
			reg = <0xacc3000 0xd000 0xac42000 0x8000>;
			regulator-names = "camss\0ife1";
			phandle = <0x561>;
			clock-rates = <0x00 0x00 0x14257880 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00>;
		};

		usb_audio_qmi_dev {
			iommus = <0x28 0x180f 0x00>;
			qcom,usb-audio-intr-num = <0x02>;
			compatible = "qcom,usb-audio-qmi-dev";
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,iommu-dma = "disabled";
		};

		qcom,msm-adsprpc-mem {
			restrict-access;
			memory-region = <0x99>;
			compatible = "qcom,msm-adsprpc-mem-region";
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x526>;
		};

		qcom,mss@8a800000 {
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-id = <0x1a5>;
			qcom,sysmon-id = <0x00>;
			qcom,ssctl-instance-id = <0x12>;
			clock-names = "xo";
			interconnects = <0x8d 0x03 0x8d 0x200>;
			qcom,proxy-timeout-ms = <0x2710>;
			memory-region = <0xba>;
			clocks = <0x37 0x00>;
			qcom,vdd_mss-uV-uA = <0x180 0x186a0>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,pas-id = <0x04>;
			qcom,minidump-id = <0x03>;
			qcom,aux-minidump-ids = <0x04>;
			interrupts-extended = <0x01 0x00 0x108 0x04 0xbb 0x00 0x00 0xbb 0x02 0x00 0xbb 0x01 0x00 0xbb 0x03 0x00 0xbb 0x07 0x00>;
			compatible = "qcom,pil-tz-generic";
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			reg = <0x4080000 0x100>;
			vdd_mss-supply = <0xb9>;
			phandle = <0x3f6>;
			qcom,smem-states = <0xbc 0x00>;
			mboxes = <0x02 0x00>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx\0vdd_mss";
			qcom,firmware-name = "modem";
			mbox-names = "mss-pil";
		};

		cti@7720000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			cpu = <0x17>;
			coresight-name = "coresight-cti-cpu7";
			compatible = "arm,primecell";
			reg = <0x7720000 0x1000>;
			phandle = <0x49c>;
		};

		tpdm@6b0b000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-swao-prio-2";
			compatible = "arm,primecell";
			reg = <0x6b0b000 0x1000>;
			phandle = <0x43f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x116>;
						phandle = <0x111>;
					};
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			qcom,smem-state-names = "rdbg-smp2p-out";
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x2be 0x00>;
		};

		cti@6b00000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-swao_cti0";
			compatible = "arm,primecell";
			reg = <0x6b00000 0x1000>;
			phandle = <0xfe>;
		};

		qcom,spss@1880000 {
			clock-names = "xo";
			reg-names = "sp2soc_irq_status\0sp2soc_irq_clr\0sp2soc_irq_mask\0rmb_err\0rmb_general_purpose\0rmb_err_spare2";
			qcom,spss-scsr-bits = <0x18 0x19>;
			qcom,proxy-timeout-ms = <0x2710>;
			vdd_mx-uV = <0x180 0x186a0>;
			qcom,pil-generic-irq-handler;
			memory-region = <0xd1>;
			interrupts = <0x00 0x160 0x01>;
			clocks = <0x37 0x00>;
			qcom,boot-enabled;
			qcom,signal-aop;
			qcom,complete-ramdump;
			vdd_mx-supply = <0x1a>;
			qcom,pas-id = <0x0e>;
			qcom,extra-size = <0x1000>;
			compatible = "qcom,pil-tz-generic";
			status = "ok";
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x188101c 0x04 0x1881024 0x04 0x1881028 0x04 0x188103c 0x04 0x1881100 0x04 0x1882014 0x04>;
			mboxes = <0x02 0x00>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,firmware-name = "spss";
			mbox-names = "spss-pil";
		};

		qcom,msm-dai-tdm-sen-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			phandle = <0x4fe>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x267>;
			};
		};

		qcom,lpass@17300000 {
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x01>;
			qcom,vdd_mx-uV-uA = <0x180 0x00>;
			qcom,ssctl-instance-id = <0x14>;
			clock-names = "xo";
			qcom,proxy-timeout-ms = <0x2710>;
			memory-region = <0xbf>;
			clocks = <0x37 0x00>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			vdd_mx-supply = <0xbe>;
			qcom,pas-id = <0x01>;
			qcom,minidump-id = <0x05>;
			interrupts-extended = <0x29 0x06 0x04 0xc0 0x00 0x00 0xc0 0x02 0x00 0xc0 0x01 0x00 0xc0 0x03 0x00>;
			compatible = "qcom,pil-tz-generic";
			qcom,vdd_cx-uV-uA = <0x180 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,minidump-as-elf32;
			reg = <0x17300000 0x100>;
			qcom,smem-states = <0xc1 0x00>;
			mboxes = <0x02 0x00>;
			vdd_cx-supply = <0xbd>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			qcom,firmware-name = "adsp";
			mbox-names = "adsp-pil";
		};

		interconnect@1580000 {
			#interconnect-cells = <0x01>;
			qcom,bcm-voters = <0x8a 0x8b>;
			compatible = "qcom,lahaina-mc_virt";
			reg = <0x1580000 0x04>;
			phandle = <0x8d>;
			qcom,bcm-voter-names = "hlos\0disp";
		};

		qcom,pcie@1c00000 {
			qcom,l1ss-sleep-disable = <0x00>;
			pinctrl-names = "default\0sleep";
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0xbb1c>;
			#address-cells = <0x03>;
			dma-coherent;
			subpcb-det-upper-gpio = <0x93 0x78 0x00>;
			interconnect-names = "icc_path";
			qcom,config-recovery;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,tpwr-on-value = <0x09>;
			pinctrl-0 = <0x286 0x287 0x288>;
			clock-names = "pcie_0_pipe_clk\0pcie_0_ref_clk_src\0pcie_0_aux_clk\0pcie_0_cfg_ahb_clk\0pcie_0_mstr_axi_clk\0pcie_0_slv_axi_clk\0pcie_0_ldo\0pcie_0_slv_q2a_axi_clk\0pcie_tbu_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_0_axi_clk\0pcie_aggre_noc_1_axi_clk\0pcie_pipe_clk_mux\0pcie_pipe_clk_ext_src";
			interconnects = <0x8c 0x2d 0x8d 0x200>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf\0mhi";
			qcom,phy-power-down-offset = <0x240>;
			qcom,pcie-phy-ver = <0x526d>;
			cell-index = <0x00>;
			resets = <0x30 0x04 0x30 0x07>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x40 0x5f5e100>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			clocks = <0x30 0x39 0x37 0x00 0x30 0x33 0x30 0x35 0x30 0x37 0x30 0x3b 0x30 0x36 0x30 0x3c 0x30 0x0d 0x30 0x31 0x30 0x1c 0x30 0x0b 0x30 0x0c 0x30 0x3a 0x30 0x01>;
			qcom,smmu-sid-base = <0x1c00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x8c 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x95 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x96 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x97 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x98 0x04>;
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00 0x00>;
			#size-cells = <0x02>;
			esoc-name = "wlan";
			qcom,boot-option = <0x01>;
			interrupt-parent = <0x284>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x3a98>;
			qcom,phy-status-offset = <0x214>;
			subpcb-det-lower-gpio = <0x93 0x79 0x00>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			wake-gpio = <0x93 0x60 0x00>;
			vreg-0p9-supply = <0x1e>;
			qcom,drv-supported;
			compatible = "qcom,pci-msm";
			ranges = <0x1000000 0x00 0x60200000 0x60200000 0x00 0x100000 0x2000000 0x00 0x60300000 0x60300000 0x00 0x3d00000>;
			#interrupt-cells = <0x01>;
			pinctrl-1 = <0x286 0x289 0x288>;
			qcom,phy-sequence-override = <0x338 0x09 0x00>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,target-link-speed = <0x02>;
			vreg-1p8-supply = <0x1f>;
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000 0x1c03000 0x1000>;
			linux,pci-domain = <0x00>;
			phandle = <0x284>;
			gdsc-vdd-supply = <0x28a>;
			qcom,aux-clk-freq = <0x14>;
			iommu-map = <0x00 0x28 0x1c00 0x01 0x100 0x28 0x1c01 0x01>;
			msi-parent = <0x285>;
			qcom,no-l0s-supported;
			reset-names = "pcie_0_core_reset\0pcie_0_phy_reset";
			qcom,msi_mask_disable;
			qcom,ep-latency = <0x0a>;
			vreg-cx-supply = <0x20>;
			perst-gpio = <0x93 0x5e 0x00>;
			qcom,tpwr-on-scale = <0x01>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			qcom,phy-status-bit = <0x06>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,phy-sequence = <0x240 0x03 0x00 0x94 0x08 0x00 0x154 0x34 0x00 0x16c 0x08 0x00 0x58 0x0f 0x00 0xa4 0x42 0x00 0x110 0x24 0x00 0x11c 0x03 0x00 0x118 0xb4 0x00 0x10c 0x02 0x00 0x1bc 0x11 0x00 0xbc 0x82 0x00 0xd4 0x03 0x00 0xd0 0x55 0x00 0xcc 0x55 0x00 0xb0 0x1a 0x00 0xac 0x0a 0x00 0xc4 0x68 0x00 0xe0 0x02 0x00 0xdc 0xaa 0x00 0xd8 0xab 0x00 0xb8 0x34 0x00 0xb4 0x14 0x00 0x158 0x01 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b0 0x1e 0x00 0x1ac 0xca 0x00 0x1b8 0x18 0x00 0x1b4 0xa2 0x00 0x50 0x07 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0xee4 0x20 0x00 0xe84 0x75 0x00 0xe90 0x3f 0x00 0x115c 0x7f 0x00 0x1160 0xff 0x00 0x1164 0xbf 0x00 0x1168 0x3f 0x00 0x116c 0xd8 0x00 0x1170 0xdc 0x00 0x1174 0xdc 0x00 0x1178 0x5c 0x00 0x117c 0x34 0x00 0x1180 0xa6 0x00 0x1190 0x34 0x00 0x10d8 0x07 0x00 0xe3c 0x1d 0x00 0xe40 0x0c 0x00 0x10dc 0x00 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x1044 0xf0 0x00 0x11a4 0x38 0x00 0x10cc 0xf0 0x00 0x694 0x00 0x00 0x654 0x00 0x00 0x6a8 0x0f 0x00 0x48 0x90 0x00 0x620 0xc1 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x2dc 0x05 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;

			pcie0_rp {
				#address-cells = <0x05>;
				#size-cells = <0x00>;
				reg = <0x00 0x00 0x00 0x00 0x00>;
				phandle = <0x515>;

				cnss_pci {
					#address-cells = <0x01>;
					memory-region = <0x28c>;
					#size-cells = <0x01>;
					status = "ok";
					qcom,iommu-group = <0x28b>;
					reg = <0x00 0x00 0x00 0x00 0x00>;
					phandle = <0x516>;

					cnss_pci_iommu_group {
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						phandle = <0x28b>;
						qcom,iommu-pagetable = "coherent";
						qcom,iommu-faults = "stall-disable\0HUPCF\0no-CFRE\0non-fatal";
						qcom,iommu-dma = "fastmap";
					};
				};
			};
		};

		tpdm@6e01000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-shrm";
			compatible = "arm,primecell";
			status = "disabled";
			reg = <0x6e01000 0x1000>;
			phandle = <0x170>;
			qcom,msr-fix-req;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1af>;
						phandle = <0x1a7>;
					};
				};
			};
		};

		qcom,gmu@3d69000 {
			iommus = <0xef 0x05 0x400>;
			vddcx-supply = <0xea>;
			clock-names = "gmu_clk\0cxo_clk\0axi_clk\0memnoc_clk\0ahb_clk\0hub_clk\0apb_pclk";
			reg-names = "kgsl_gmu_reg\0kgsl_gmu_pdc_cfg";
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			clocks = <0x34 0x04 0x34 0x0a 0x30 0x1b 0x30 0x2f 0x34 0x00 0x34 0x14 0x2e 0x00>;
			vdd-supply = <0x296>;
			compatible = "qcom,gpu-gmu";
			interrupt-names = "kgsl_hfi_irq\0kgsl_gmu_irq";
			reg = <0x3d6a000 0x34000 0xb290000 0x10000>;
			regulator-names = "vddcx\0vdd";
			phandle = <0x51f>;
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
			qcom,iommu-dma = "disabled";
		};

		samsung,subsystem-sleep-debug {
			subsystem-debug,adsp-ssr-enable;
			compatible = "samsung,subsystem-sleep-debug";
		};

		regulator-l1j {
			regulator-max-microvolt = <0x119400>;
			qcom,hpm-min-load = <0x7530>;
			regulator-min-microvolt = <0xe6780>;
			regulator-name = "pm8008j_l1";
			compatible = "qcom,stub-regulator";
			phandle = <0x41c>;
		};

		spi@990000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x621 0x622 0x623>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x25d 0x04>;
			clocks = <0x30 0x5a 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x624 0x625 0x626>;
			status = "ok";
			reg = <0x990000 0x4000>;
			phandle = <0x4b1>;
			dmas = <0x1d7 0x00 0x04 0x01 0x40 0x02 0x1d7 0x01 0x04 0x01 0x40 0x02>;

			touchscreen@0 {
				support_open_short_test;
				support_flex_mode;
				pinctrl-names = "on_state\0off_state";
				sync-reportrate-120;
				sec,regulator_boot_on;
				pinctrl-0 = <0x627>;
				sec,tclm_level = <0x02>;
				sec,area-size = <0x85 0x10a 0x155>;
				sec,gpio_spi_cs = <0x93 0x17 0x00>;
				spi-max-frequency = <0x989680>;
				tsp_io_ldo-supply = <0x629>;
				sec,ss_touch_num = <0x01>;
				support_rawdata_map_num = <0x05>;
				sec,bringup;
				sec,project_name = "q2q\0q2";
				support_mis_calibration_test;
				compatible = "stm,stm_ts_spi";
				sec,irq_gpio = <0x93 0xa5 0x00>;
				pinctrl-1 = <0x628>;
				status = "ok";
				tsp_avdd_ldo-supply = <0x62a>;
				sec,firmware_name = "fts9cu80f_q2_old.bin\0fts9cu80f_q2.bin";
				sec,max_coords = <0x1000 0x1000>;
				sec,select_lcdid = <0x811000 0xffffff>;
				support_ear_detect_mode;
				reg = <0x00>;
				sec,afe_base = <0x128>;
				sec,support_dual_foldable = <0x01>;
				phandle = <0x759>;
				support_input_monitor;
				support_dex_mode;
				enable_settings_aot;
				support_lightsensor_detect;
			};
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
			phandle = <0x4d9>;
		};

		qcom,dsi-display-primary {
			pinctrl-names = "panel_active\0panel_suspend";
			avdd-supply = <0x5c6>;
			qcom,panel-te-source = <0x00>;
			pinctrl-0 = <0x5c2 0x5c3>;
			clock-names = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0\0src_byte_clk0\0src_pixel_clk0\0shadow_byte_clk0\0shadow_pixel_clk0\0shadow_cphybyte_clk0\0shadow_cphypixel_clk0\0mux_byte_clk1\0mux_pixel_clk1\0cphy_byte_clk1\0cphy_pixel_clk1\0src_byte_clk1\0src_pixel_clk1\0shadow_byte_clk1\0shadow_pixel_clk1\0shadow_cphybyte_clk1\0shadow_cphypixel_clk1\0mdp_core_clk";
			clocks = <0x522 0x06 0x522 0x09 0x522 0x12 0x522 0x15 0x522 0x03 0x522 0x08 0x522 0x0d 0x522 0x11 0x522 0x16 0x522 0x19 0x523 0x20 0x523 0x23 0x523 0x2c 0x523 0x2f 0x523 0x1d 0x523 0x22 0x523 0x27 0x523 0x2b 0x523 0x30 0x523 0x33 0x32 0x28>;
			label = "primary";
			vdd-supply = <0x2e2>;
			qcom,dsi-phy = <0x522 0x523>;
			qcom,demura-panel-id = <0x00 0x00>;
			compatible = "qcom,dsi-display";
			vddio-supply = <0x27>;
			pinctrl-1 = <0x5c4 0x5c5>;
			phandle = <0x5cd>;
			qcom,dsi-ctrl = <0x520 0x521>;
			qcom,dsi-default-panel = <0x5c1>;
			qcom,mdp = <0x298>;
			qcom,platform-te-gpio = <0x93 0x52 0x00>;
		};

		ss_mafpc_XA1_dtsi {
			samsung,mafpc_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_check_tx_post_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 0a bf 00 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 02 dd 01 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,mafpc_setting_post_revA = [29 01 00 00 00 00 02 75 01];
			samsung,mafpc_brightness_scale_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 08 87 29 00 00 00 00 00 04 87 ff ff ff 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_on_factory_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x2d871109 0x10000081 0x8181ffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xfffffff0 0xf0f02901 0x00 0x3f0a5a5>;
			samsung,mafpc_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,mafpc_te_on_revA = <0x29010000 0x39f 0xa5a50501 0x00 0x1352901 0x00 0x39f5a5a>;
			label = "mafpc_XA1_dtsi";
			samsung,mafpc_te_off_revA = <0x29010000 0x39f 0xa5a50501 0x00 0x1342901 0x00 0x39f5a5a>;
			samsung,mafpc_check_tx_pre1_revC = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 bd 00 29 01 00 00 00 00 03 b0 27 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 2d 87 11 09 10 00 00 81 81 81 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff f0 f0 f0 29 01 00 00 00 00 02 dd 00 29 01 00 00 22 00 02 7a 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,mafpc_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 b0 27 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 2d 87 11 09 0c 00 00 81 81 81 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff f0 f0 f0 29 01 00 00 22 00 02 dd 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,mafpc_setting_pre_revA = [29 01 00 00 01 00 02 75 40 29 01 00 00 00 00 02 87 00];
			phandle = <0x61d>;
			samsung,mafpc_on_revC = <0x29010000 0x3f0 0x5a5a2901 0x00 0x2d871109 0x10000081 0x8181ffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffff2901 0x00 0x3f0a5a5>;
			samsung,mafpc_check_tx_post_revC = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 0a bf 00 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 02 dd 01 29 01 00 00 00 00 02 7a 21 29 01 00 00 00 00 02 bd 01 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,mafpc_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x2d871109 0xc000081 0x8181ffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffff2901 0x00 0x3f0a5a5>;
		};

		spi@a80000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1f7>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x161 0x04>;
			clocks = <0x30 0x64 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x1f8>;
			status = "disabled";
			reg = <0xa80000 0x4000>;
			phandle = <0x4be>;
			dmas = <0x1f9 0x00 0x00 0x01 0x40 0x00 0x1f9 0x01 0x00 0x01 0x40 0x00>;
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-ch-name = "apr_apps2";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-ch-name = "DATA11";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-ch-name = "DATA1";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
			};

			qcom,glinkpkt-glinkbridge {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-dev-name = "smd4";
				qcom,glinkpkt-ch-name = "glink_bridge";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-ch-name = "DATA4";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-ch-name = "DS";
			};
		};

		refgen-regulator@88e7000 {
			regulator-enable-ramp-delay = <0x05>;
			regulator-name = "refgen";
			compatible = "qcom,refgen-kona-regulator";
			qcom,proxy-consumer-enable;
			reg = <0x88e7000 0x84>;
			phandle = <0xe1>;
			proxy-supply = <0xe1>;
		};

		cti@6e0d000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			compatible = "arm,primecell";
			reg = <0x6e0d000 0x1000>;
			phandle = <0x47d>;
		};

		qcom,msm-dai-tdm-quat-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			phandle = <0x4fa>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x263>;
			};
		};

		thermal-zones {
			phandle = <0x3b8>;

			nspss-0-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x41 0x03>;
				thermal-governor = "step_wise";

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x75>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};

					active-config1 {
						temperature = <0x19a28>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x77>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x75>;
						cooling-device = <0x76 0xffffffff 0xffffffff>;
					};

					nsp_cdev1 {
						trip = <0x77>;
						cooling-device = <0x76 0xfffffffe 0xfffffffe>;
					};
				};
			};

			mdmss-2-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x0a>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-0-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x41 0x01>;
				thermal-governor = "step_wise";

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x72>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x72>;
						cooling-device = <0x73 0xffffffff 0xffffffff>;
					};
				};
			};

			cpu-0-2-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x03>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			cpuss-0-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x05>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			pm8350c-bcl-lvl1 {
				polling-delay = <0x00>;
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x582 0x06>;
				thermal-governor = "step_wise";

				trips {

					c-bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x5d0>;
					};
				};

				cooling-maps {

					vph_cdsp1 {
						trip = <0x5d0>;
						cooling-device = <0x76 0x04 0x04>;
					};

					vph_cpu6 {
						trip = <0x5d0>;
						cooling-device = <0x67 0x01 0x01>;
					};

					vph_gpu1 {
						trip = <0x5d0>;
						cooling-device = <0x73 0x04 0x04>;
					};

					vph_cpu7 {
						trip = <0x5d0>;
						cooling-device = <0x6d 0x01 0x01>;
					};
				};
			};

			modem-mmw2-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x08>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x08>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cx-pe-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x84>;
				thermal-governor = "step_wise";

				trips {

					cx-pe-config1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x85>;
					};

					cx-pe-config4 {
						temperature = <0x04>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x88>;
					};

					cx-pe-config2 {
						temperature = <0x02>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x86>;
					};

					cx-pe-config5 {
						temperature = <0x05>;
						hysteresis = <0x02>;
						type = "passive";
						phandle = <0x89>;
					};

					cx-pe-config3 {
						temperature = <0x03>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x87>;
					};
				};

				cooling-maps {

					cx_pe_cdev_4 {
						trip = <0x88>;
						cooling-device = <0x43 0x01 0x01>;
					};

					cx_pe_cdev_2 {
						trip = <0x86>;
						cooling-device = <0x76 0x02 0x02>;
					};

					cx_pe_cdev_5 {
						trip = <0x89>;
						cooling-device = <0x76 0x04 0x04>;
					};

					cx_pe_cdev_3 {
						trip = <0x87>;
						cooling-device = <0x76 0x03 0x03>;
					};

					cx_pe_cdev_1 {
						trip = <0x85>;
						cooling-device = <0x76 0x01 0x01>;
					};
				};
			};

			cpu-1-5-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x0c>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdmss-1-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x09>;
				thermal-governor = "step_wise";

				trips {

					active-config2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x45>;
					};

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x42>;
					};

					active-config1 {
						temperature = <0x17ed0>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x44>;
					};
				};

				cooling-maps {

					mdmss12_cdev {
						trip = <0x45>;
						cooling-device = <0x43 0x03 0x03>;
					};

					mdmss11_cdev {
						trip = <0x44>;
						cooling-device = <0x43 0x02 0x02>;
					};

					mdmss10_cdev {
						trip = <0x42>;
						cooling-device = <0x43 0x01 0x01>;
					};
				};
			};

			modem-streamer-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x0d>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-4-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x0b>;
				thermal-governor = "step_wise";

				trips {

					cpu14-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x66>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};

					cpu14-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x68>;
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <0x66>;
						cooling-device = <0x67 0x01 0x01>;
					};

					cpu14_cdev1 {
						trip = <0x66>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu14_cdev2 {
						trip = <0x68>;
						cooling-device = <0x69 0x01 0x01>;
					};
				};
			};

			pm8350_tz {
				polling-delay = <0x00>;
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x57d>;
				thermal-governor = "step_wise";
				phandle = <0x686>;

				trips {

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x688>;
					};

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5d2>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x687>;
					};
				};

				cooling-maps {

					pm8350_gpu {
						trip = <0x5d2>;
						cooling-device = <0x73 0xfffffffe 0xfffffffe>;
					};

					pm8350_cpu7 {
						trip = <0x5d2>;
						cooling-device = <0x6d 0x01 0x01>;
					};

					pm8350_cpu5 {
						trip = <0x5d2>;
						cooling-device = <0x61 0x01 0x01>;
					};

					pm8350_cpu4_freq {
						trip = <0x5d2>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					pm8350_cpu6 {
						trip = <0x5d2>;
						cooling-device = <0x67 0x01 0x01>;
					};

					pm8350_cpu4 {
						trip = <0x5d2>;
						cooling-device = <0x5b 0x01 0x01>;
					};

					pm8350_cpu7_freq {
						trip = <0x5d2>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			modem-mmw0-mod-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x0e>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pm8350c_tz {
				polling-delay = <0x00>;
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x581>;
				thermal-governor = "step_wise";
				phandle = <0x698>;

				trips {

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x69a>;
					};

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5d3>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x699>;
					};
				};

				cooling-maps {

					pm8350c_nsp {
						trip = <0x5d3>;
						cooling-device = <0x76 0xfffffffe 0xfffffffe>;
					};

					pm8350c_mdm {
						trip = <0x5d3>;
						cooling-device = <0x43 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x04>;
				thermal-governor = "step_wise";

				trips {

					cpu03-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x58>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};

					cpu03-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x56>;
					};
				};

				cooling-maps {

					cpu03_cdev2 {
						trip = <0x58>;
						cooling-device = <0x59 0x01 0x01>;
					};

					cpu03_cdev {
						trip = <0x56>;
						cooling-device = <0x57 0x01 0x01>;
					};
				};
			};

			pop-mem-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x41 0x07>;
				thermal-governor = "step_wise";

				trips {

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};

					pop-trip1 {
						temperature = <0x15f90>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7e>;
					};

					pop-trip {
						temperature = <0x15f90>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x7c>;
					};
				};

				cooling-maps {

					pop_cdev {
						trip = <0x7c>;
						cooling-device = <0x7d 0xffffffff 0xffffffff>;
					};

					pop_cdev1 {
						trip = <0x7e>;
						cooling-device = <0x7f 0x05 0x05>;
					};
				};
			};

			pmr735b_tz {
				polling-delay = <0x00>;
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x584>;
				thermal-governor = "step_wise";
				phandle = <0x6a0>;

				trips {

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x6a3>;
					};

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x6a1>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x6a2>;
					};
				};
			};

			mdmss-3-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x0b>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mx-pe-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x80>;
				thermal-governor = "step_wise";

				trips {

					mx-pe-config2 {
						temperature = <0x02>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x82>;
					};

					mx-pe-config3 {
						temperature = <0x03>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x83>;
					};

					mx-pe-config1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x81>;
					};
				};

				cooling-maps {

					mx_pe_cdev_2 {
						trip = <0x82>;
						cooling-device = <0x73 0x01 0x01>;
					};

					mx_pe_cdev_3 {
						trip = <0x83>;
						cooling-device = <0x43 0x01 0x01>;
					};

					mx_pe_cdev_1 {
						trip = <0x81>;
						cooling-device = <0x76 0x01 0x01>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x0a>;
				thermal-governor = "step_wise";

				trips {

					cpu13-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x64>;
					};

					cpu13-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x65>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu13_cdev1 {
						trip = <0x64>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu13_cdev {
						trip = <0x64>;
						cooling-device = <0x61 0x01 0x01>;
					};

					cpu13_cdev2 {
						trip = <0x65>;
						cooling-device = <0x63 0x01 0x01>;
					};
				};
			};

			nspss-0-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x03>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa1 {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x00>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x04>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			cpuss-1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x06>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			usb-therm {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x585 0x145>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x14c08>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};
			};

			modem-mmw3-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x09>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-sdr-mmw-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x1d>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x09>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-mod-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x10>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-6-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x0d>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-2-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x03>;
				thermal-governor = "step_wise";

				trips {

					cpu02-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x54>;
					};

					cpu02-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x52>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0x52>;
						cooling-device = <0x53 0x01 0x01>;
					};

					cpu02_cdev2 {
						trip = <0x54>;
						cooling-device = <0x55 0x01 0x01>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x09>;
				thermal-governor = "step_wise";

				trips {

					cpu12-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x60>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};

					cpu12-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x62>;
					};
				};

				cooling-maps {

					cpu12_cdev2 {
						trip = <0x62>;
						cooling-device = <0x63 0x01 0x01>;
					};

					cpu12_cdev {
						trip = <0x60>;
						cooling-device = <0x61 0x01 0x01>;
					};

					cpu12_cdev1 {
						trip = <0x60>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};
				};
			};

			modem-mmw-pa1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x1a>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			tof-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x585 0x148>;
				status = "disabled";
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdmss-0-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x08>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			hot-pock-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x585 0x146>;
				status = "disabled";
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pm8350c-bcl-lvl2 {
				polling-delay = <0x00>;
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x582 0x07>;
				thermal-governor = "step_wise";

				trips {

					c-bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x5d1>;
					};
				};

				cooling-maps {

					vph_gpu2 {
						trip = <0x5d1>;
						cooling-device = <0x73 0xfffffffe 0xfffffffe>;
					};

					vph_cdsp2 {
						trip = <0x5d1>;
						cooling-device = <0x76 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-0-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x01>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			cpu-0-1-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x02>;
				thermal-governor = "step_wise";

				trips {

					cpu01-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x4e>;
					};

					cpu01-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x50>;
					};
				};

				cooling-maps {

					cpu01_cdev2 {
						trip = <0x50>;
						cooling-device = <0x51 0x01 0x01>;
					};

					cpu01_cdev {
						trip = <0x4e>;
						cooling-device = <0x4f 0x01 0x01>;
					};
				};
			};

			modem-mmw0-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x06>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			nspss-1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x04>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			wpc-therm {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x585 0x14b>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x14c08>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x0a>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-1-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x08>;
				thermal-governor = "step_wise";

				trips {

					cpu11-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x5e>;
					};

					cpu11-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x5f>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu11_cdev2 {
						trip = <0x5f>;
						cooling-device = <0x5d 0x01 0x01>;
					};

					cpu11_cdev {
						trip = <0x5e>;
						cooling-device = <0x5b 0x01 0x01>;
					};

					cpu11_cdev1 {
						trip = <0x5e>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm8350c-bcl-lvl0 {
				polling-delay = <0x00>;
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x582 0x05>;
				thermal-governor = "step_wise";

				trips {

					c-bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x5cf>;
					};
				};

				cooling-maps {

					vph_gpu0 {
						trip = <0x5cf>;
						cooling-device = <0x73 0x02 0x02>;
					};

					vph_cpu4 {
						trip = <0x5cf>;
						cooling-device = <0x5b 0x01 0x01>;
					};

					vph_cdsp0 {
						trip = <0x5cf>;
						cooling-device = <0x76 0x02 0x02>;
					};

					vph_cpu5 {
						trip = <0x5cf>;
						cooling-device = <0x61 0x01 0x01>;
					};
				};
			};

			pmr735a_tz {
				polling-delay = <0x00>;
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x583>;
				thermal-governor = "step_wise";
				phandle = <0x69c>;

				trips {

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x69e>;
					};

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5d4>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x69d>;
					};
				};

				cooling-maps {

					pmr735a_pa {
						trip = <0x5d4>;
						cooling-device = <0x3c1 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw2 {
						trip = <0x5d4>;
						cooling-device = <0x3cb 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw0 {
						trip = <0x5d4>;
						cooling-device = <0x3c9 0xfffffffe 0xfffffffe>;
					};

					pmr735a_pa_fr1 {
						trip = <0x5d4>;
						cooling-device = <0x3c2 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw3 {
						trip = <0x5d4>;
						cooling-device = <0x3cc 0xfffffffe 0xfffffffe>;
					};

					pmr735a_mmw1 {
						trip = <0x5d4>;
						cooling-device = <0x3ca 0xfffffffe 0xfffffffe>;
					};
				};
			};

			skin-msm-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x585 0x144>;
				status = "disabled";
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-7-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x0e>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-0-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x0c>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss-0-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x00>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			gpuss-0-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x01>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-7-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x0e>;
				thermal-governor = "step_wise";

				trips {

					cpu17-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x70>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};

					cpu17-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x71>;
					};
				};

				cooling-maps {

					cpu17_cdev1 {
						trip = <0x70>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					cpu17_cdev {
						trip = <0x70>;
						cooling-device = <0x6d 0x01 0x01>;
					};

					cpu17_cdev2 {
						trip = <0x71>;
						cooling-device = <0x6f 0x01 0x01>;
					};
				};
			};

			modem-ambient-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x18>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			nspss-2-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x41 0x05>;
				thermal-governor = "step_wise";

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x7a>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};

					active-config1 {
						temperature = <0x19a28>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x7b>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x7a>;
						cooling-device = <0x76 0xffffffff 0xffffffff>;
					};

					nsp_cdev1 {
						trip = <0x7b>;
						cooling-device = <0x76 0xfffffffe 0xfffffffe>;
					};
				};
			};

			xo-therm-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x585 0x44>;
				thermal-governor = "step_wise";

				trips {

					active-config0 {
						temperature = <0x130b0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x5d5>;
					};

					active-config1 {
						temperature = <0x13880>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x5d6>;
					};
				};

				cooling-maps {

					cpu5_iso_cdev {
						trip = <0x5d5>;
						cooling-device = <0x61 0x01 0x01>;
					};

					cpu7_freq_cdev {
						trip = <0x5d5>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					cpu4_hot_cdev {
						trip = <0x5d6>;
						cooling-device = <0x5d 0x01 0x01>;
					};

					cpu6_iso_cdev {
						trip = <0x5d5>;
						cooling-device = <0x67 0x01 0x01>;
					};

					cpu5_hot_cdev {
						trip = <0x5d6>;
						cooling-device = <0x63 0x01 0x01>;
					};

					cpu7_iso_cdev {
						trip = <0x5d5>;
						cooling-device = <0x6d 0x01 0x01>;
					};

					cpu6_hot_cdev {
						trip = <0x5d6>;
						cooling-device = <0x69 0x01 0x01>;
					};

					cpu7_hot_cdev {
						trip = <0x5d6>;
						cooling-device = <0x6f 0x01 0x01>;
					};

					cpu4_iso_cdev {
						trip = <0x5d5>;
						cooling-device = <0x5b 0x01 0x01>;
					};

					cpu4_freq_cdev {
						trip = <0x5d5>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};
				};
			};

			modem-mmw-pa2-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x1b>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x01>;
				thermal-governor = "step_wise";

				trips {

					cpu00-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x4c>;
					};

					cpu00-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x4a>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0x4a>;
						cooling-device = <0x4b 0x01 0x01>;
					};

					cpu00_cdev2 {
						trip = <0x4c>;
						cooling-device = <0x4d 0x01 0x01>;
					};
				};
			};

			modem-wifi-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x17>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa2 {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x01>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdmss-1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x09>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-0-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x07>;
				thermal-governor = "step_wise";

				trips {

					cpu10-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x5a>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};

					cpu10-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x5c>;
					};
				};

				cooling-maps {

					cpu10_cdev1 {
						trip = <0x5a>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu10_cdev {
						trip = <0x5a>;
						cooling-device = <0x5b 0x01 0x01>;
					};

					cpu10_cdev2 {
						trip = <0x5c>;
						cooling-device = <0x5d 0x01 0x01>;
					};
				};
			};

			modem-mmw1-mod-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x0f>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x06>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x02>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};
			};

			modem-mmw1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x07>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			nspss-2-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x05>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			xo-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x585 0x44>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x07>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-6-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x0d>;
				thermal-governor = "step_wise";

				trips {

					cpu16-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x6e>;
					};

					cpu16-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x6c>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu16_cdev1 {
						trip = <0x6c>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					cpu16_cdev2 {
						trip = <0x6e>;
						cooling-device = <0x6f 0x01 0x01>;
					};

					cpu16_cdev {
						trip = <0x6c>;
						cooling-device = <0x6d 0x01 0x01>;
					};
				};
			};

			nspss-1-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x41 0x04>;
				thermal-governor = "step_wise";

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x78>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};

					active-config1 {
						temperature = <0x19a28>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x79>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x78>;
						cooling-device = <0x76 0xffffffff 0xffffffff>;
					};

					nsp_cdev1 {
						trip = <0x79>;
						cooling-device = <0x76 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-4-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x0b>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x07>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x585 0x145>;
				status = "disabled";
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-1-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x41 0x02>;
				thermal-governor = "step_wise";

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x74>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x74>;
						cooling-device = <0x73 0xffffffff 0xffffffff>;
					};
				};
			};

			camera-1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x0d>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-skin-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x0a>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-mod-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x11>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x00>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x02>;
				thermal-governor = "user_space";

				trips {

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdmss-2-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x41 0x0a>;
				thermal-governor = "step_wise";

				trips {

					active-config2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x48>;
					};

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x46>;
					};

					active-config1 {
						temperature = <0x17ed0>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x47>;
					};
				};

				cooling-maps {

					mdmss20_cdev {
						trip = <0x46>;
						cooling-device = <0x43 0x01 0x01>;
					};

					mdmss22_cdev {
						trip = <0x48>;
						cooling-device = <0x43 0x03 0x03>;
					};

					mdmss21_cdev {
						trip = <0x47>;
						cooling-device = <0x43 0x02 0x02>;
					};
				};
			};

			modem-mmw-pa3-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x40 0x1c>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-5-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x49 0x0c>;
				thermal-governor = "step_wise";

				trips {

					cpu15-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x6a>;
					};

					shutdown-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
					};

					cpu15-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x6b>;
					};
				};

				cooling-maps {

					cpu15_cdev2 {
						trip = <0x6b>;
						cooling-device = <0x69 0x01 0x01>;
					};

					cpu15_cdev1 {
						trip = <0x6a>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu15_cdev {
						trip = <0x6a>;
						cooling-device = <0x67 0x01 0x01>;
					};
				};
			};

			rear-cam-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x585 0x147>;
				status = "disabled";
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};
		};

		samsung,security_mz1@146bfaa0 {
			compatible = "samsung,security_mz1";
			reg = <0x146bfaa0 0x04>;
			phandle = <0x75d>;
		};

		spi@988000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1da>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x25b 0x04>;
			clocks = <0x30 0x56 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x1db>;
			status = "disabled";
			reg = <0x988000 0x4000>;
			phandle = <0x4b0>;
			dmas = <0x1d7 0x00 0x02 0x01 0x40 0x00 0x1d7 0x01 0x02 0x01 0x40 0x00>;
		};

		qcom,gdsc@17d058 {
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			compatible = "qcom,gdsc";
			reg = <0x17d058 0x04>;
			phandle = <0xec>;
		};

		argos {
			#address-cells = <0x01>;
			compatible = "samsung,argos";

			boot_device@7 {
				net_boost,label = "IPC";
				net_boost,node = "rmnet_data0 rmnet_data1 rmnet_data2 rmnet_data3 rmnet_data4 rmnet_data5 rmnet_data6 rmnet_data7 rmnet_data8 rmnet_data9";
				net_boost,table = <0x0a 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1e 0x15ae00 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x3c 0x15ae00 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x64 0x1de200 0x00 0x1de200 0x00 0x00 0x00 0x00 0x00 0x00 0xc8 0x1de200 0x00 0x1de200 0x00 0x00 0x00 0x01 0x01 0x01 0x12c 0x21b100 0x00 0x21b100 0x00 0x00 0x00 0x01 0x01 0x01>;
				net_boost,table_size = <0x06>;
			};

			boot_device@5 {
				net_boost,label = "P2P";
				net_boost,node = "p2p-wlan0-0";
				net_boost,table = <0x1e 0x15ae00 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x5a 0x1de200 0x00 0x1de200 0x00 0x00 0x00 0x00 0x00 0x00 0x12c 0x21b100 0x00 0x21b100 0x00 0x00 0x00 0x01 0x01 0x01>;
				net_boost,table_size = <0x03>;
			};

			boot_device@3 {
				net_boost,label = "SWLAN";
				net_boost,node = "swlan0";
				net_boost,table = <0x02 0x189c00 0x00 0x189c00 0x00 0x00 0x00 0x00 0x00 0x00 0x05 0x1c2000 0x00 0x1c2000 0x00 0x00 0x00 0x00 0x00 0x00 0x14 0x1fef00 0x00 0x1fef00 0x00 0x00 0x00 0x01 0x01 0x01 0x32 0x224700 0x00 0x224700 0x00 0x00 0x00 0x01 0x01 0x01>;
				net_boost,table_size = <0x04>;
			};

			boot_device@1 {
				net_boost,label = "WIFI TX";
				net_boost,node = "wlan0";
				net_boost,table = <0x14 0x164400 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x32 0x18e700 0x00 0x18e700 0x00 0x223 0x00 0x00 0x00 0x00 0x64 0x1d0100 0x00 0x1d0100 0x00 0x223 0x00 0x00 0x00 0x00 0x96 0x1e7800 0x00 0x1e7800 0x00 0x223 0x00 0x01 0x01 0x01 0x12c 0x216600 0x00 0x216600 0x00 0x223 0x00 0x01 0x01 0x01>;
				net_boost,table_size = <0x05>;
			};

			boot_device@6 {
				net_boost,label = "NAN";
				net_boost,node = "aware_data0";
				net_boost,table = <0x1e 0x15ae00 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x5a 0x1de200 0x00 0x1de200 0x00 0x00 0x00 0x00 0x00 0x00 0x12c 0x21b100 0x00 0x21b100 0x00 0x00 0x00 0x01 0x01 0x01>;
				net_boost,table_size = <0x03>;
			};

			boot_device@4 {
				net_boost,label = "UFS";
				net_boost,sysnode = "/sys/class/sec/ufs/transferred_cnt";
				net_boost,interval_idx = <0x01>;
				net_boost,node = [00];
				net_boost,table = <0x190 0x00 0x00 0xdc500 0x00 0x00 0x00 0x00 0x00 0x00>;
				net_boost,table_size = <0x01>;
			};

			boot_device@2 {
				net_boost,label = "WIFI RX";
				net_boost,node = "wlan0";
				net_boost,table = <0x32 0x122a00 0x00 0x122a00 0x00 0x223 0x00 0x00 0x00 0x00 0x64 0x13a100 0x00 0x13a100 0x00 0x223 0x00 0x00 0x00 0x00 0xc8 0x19c800 0x00 0x19c800 0x00 0x00 0x223 0x01 0x01 0x01 0x12c 0x1fef00 0x00 0x1fef00 0x00 0x00 0x223 0x01 0x01 0x01>;
				net_boost,table_size = <0x04>;
			};
		};

		usb-notifier {
			qcom,disable_control_en = <0x01>;
			compatible = "samsung,usb-notifier";
			phandle = <0x767>;
			qcom,unsupport_host_en = <0x00>;
		};

		qcom,venus@aab0000 {
			qcom,ahb-freq = <0xbebc200>;
			interconnect-names = "pil-venus";
			clock-names = "xo\0core\0ahb";
			interconnects = <0xc7 0x1f 0x8d 0x200>;
			qcom,proxy-timeout-ms = <0x64>;
			memory-region = <0xc8>;
			clocks = <0x31 0x0f 0x31 0x05 0x31 0x00>;
			qcom,core-freq = <0xbebc200>;
			qcom,complete-ramdump;
			qcom,pas-id = <0x09>;
			vdd-supply = <0xc6>;
			compatible = "qcom,pil-tz-generic";
			reg = <0xaab0000 0x2000>;
			qcom,proxy-clock-names = "xo\0core\0ahb";
			qcom,proxy-reg-names = "vdd";
			qcom,firmware-name = "venus";
		};

		etm@7440000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2e 0x00>;
			cpu = <0x14>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm4";
			compatible = "arm,primecell";
			reg = <0x7440000 0x1000>;
			phandle = <0x470>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bf>;
						phandle = <0x1c8>;
					};
				};
			};
		};

		qcom,msm-dai-tdm-hsif1-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9081>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9181>;
			phandle = <0x509>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-hsif1-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9081>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x50a>;
			};
		};

		qcom,msm-dai-tdm-sep-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9061>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9161>;
			phandle = <0x501>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-sep-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9061>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x502>;
			};
		};

		qcom,mdss_mdp@ae00000 {
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
			qcom,sde-dsc-enc-size = <0x100>;
			qcom,sde-max-per-pipe-bw-kbps = <0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-mixer-cwb-pref = "none\0none\0cwb\0cwb\0cwb\0cwb";
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-panic-per-pipe;
			qcom,sde-danger-lut = <0xffff 0xffff 0x00 0x00 0xffff 0xffff 0x3ffff 0x3ffff 0x00 0x00 0x3ffff 0x3ffff>;
			qcom,sde-sspp-smart-dma-priority = <0x05 0x06 0x07 0x08 0x01 0x02 0x03 0x04>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-ctl-display-pref = "primary\0none\0none\0none\0none\0none";
			qcom,sde-ubwc-swizzle = <0x06>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-sspp-src-size = <0x1f8>;
			clock-max-rate = <0x00 0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			qcom,sde-vdc-enc-size = <0x1c8>;
			qcom,sde-intf-tear-irq-off = <0x00 0x36800 0x37800 0x00>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-dsc-ctl-size = <0x10>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-wb-size = <0x2c8>;
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-data-bus1\0qcom,sde-reg-bus";
			qcom,sde-qos-lut-nrt = <0x00 0x00 0x00 0x00>;
			connectors = <0x528 0x529 0x29c 0x5cc 0x5cd 0x5ce 0x527>;
			qcom,sde-dsc-pair-mask = <0x02 0x01 0x04 0x03>;
			qcom,sde-macrotile-mode = <0x01>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-vdc-ctl-size = <0x10>;
			clock-names = "gcc_iface\0gcc_bus\0gcc_nrt_bus\0iface_clk\0core_clk\0vsync_clk\0lut_clk\0rot_clk";
			interconnects = <0xc7 0x27 0x8d 0x200 0xc7 0x28 0x8d 0x200 0x91 0x02 0x92 0x20e>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys";
			qcom,sde-qos-lut-macrotile-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-lut-linear-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000 0x1a000 0x1b000>;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-dspp-demura-off = <0x15600 0x14800>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-reg-dma-id = <0x00 0x01>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-dsc-linewidth = <0x800>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-qos-cpu-mask-performance = <0x0f>;
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-ctl-size = <0x1e8>;
			qcom,sde-max-trusted-vm-displays = <0x01>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-dspp-spr-size = <0x200>;
			interrupts = <0x00 0x53 0x04>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,pmic-arb = <0x297>;
			clocks = <0x30 0x1d 0x30 0x1e 0x30 0x1f 0x32 0x00 0x32 0x28 0x32 0x34 0x32 0x2a 0x32 0x30>;
			qcom,sde-merge-3d-size = <0x10>;
			qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000>;
			qcom,sde-dspp-demura-size = <0x200>;
			qcom,sde-vbif-qos-cwb-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x03>;
			qcom,sde-mixer-pair-mask = <0x02 0x01 0x04 0x03 0x06 0x05>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00 0x01 0x01 0x02 0x02>;
			qcom,sde-qos-refresh-rates = <0x3c 0x78>;
			qcom,sde-off = <0x1000>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2b4 0x00 0x2bc 0x00 0x2c4 0x00 0x2ac 0x08 0x2b4 0x08 0x2bc 0x08 0x2c4 0x08>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-reg-dma-xin-id = <0x07>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-mixer-blendstages = <0x0b>;
			qcom,sde-safe-lut = <0xfff0 0xff00 0xffff 0x3ff 0xff00 0xff00 0xfe00 0xfe00 0xffff 0x3ff 0xfe00 0xfe00>;
			qcom,sde-vdc-off = <0x7c000>;
			qcom,sde-qos-lut-linear = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-dsc-size = <0x10>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-intf-type = "dp\0dsi\0dsi\0dp";
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-qos-lut-macrotile = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-has-src-split;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-has-dest-scaler;
			compatible = "qcom,sde-kms";
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x6e000 0x6f000>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-ubwc-version = <0x400>;
			#interrupt-cells = <0x01>;
			clock-rate = <0x00 0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0x124f800>;
			qcom,sde-intf-size = <0x2c4>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-wb-linewidth-linear = <0x1400>;
			qcom,sde-mixer-display-pref = "primary\0primary\0none\0none\0none\0none";
			qcom,sde-has-idle-pc;
			qcom,sde-sspp-clk-status = <0x2b0 0x00 0x2b8 0x00 0x2c0 0x00 0x2c8 0x00 0x2b0 0x0c 0x2b8 0x0c 0x2c8 0x0c 0x2c8 0x0e>;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000>;
			qcom,sde-min-dram-ib-kbps = "\0\f5";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000>;
			qcom,sde-max-bw-low-kbps = <0xb40dc0>;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-highest-bank-bit = <0x08 0x03 0x07 0x02>;
			qcom,sde-vbif-id = <0x00>;
			phandle = <0x298>;
			qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00 0xf80>;
			qcom,sde-dsc-native422-supp = <0x00 0x00 0x01 0x01>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-vdc-hw-rev = "vdc_1_2";
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-qos-lut-cwb = "ffeA\0\0\0\0ffeA\0\0\0";
			qcom,sde-dspp-rc-off = <0x15800 0x14c00>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-vdc-size = <0x10>;
			qcom,sde-reg-bus,vectors-KBps = <0x00 0x00 0x00 0x12110 0x00 0x24220 0x00 0x40b28>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-dsc-enc = <0x100 0x200 0x100 0x200>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-reg-dma-off = <0x00 0x400>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,pmic-arb-address = <0x3f800 0x3f900 0x3fa00>;
			qcom,sde-dspp-demura-version = <0x10000>;
			qcom,sde-vbif-qos-lutdma-remap = <0x03 0x03 0x03 0x03 0x04 0x04 0x04 0x06>;
			qcom,sde-wb-clk-status = <0x3bc 0x14>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-vdc-ctl = <0xf00>;
			qcom,sde-has-cdp;
			qcom,sde-sspp-xin-id = <0x00 0x04 0x08 0x0c 0x01 0x05 0x09 0x0d>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-ubwc-static = <0x01>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-qseed-scalar-version = <0x3000>;
			qcom,sde-pp-slave = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-dspp-spr-version = <0x10000>;
			qcom,sde-vdc-enc = <0x200>;
			qcom,sde-secure-sid-mask = <0x4000821>;
			interrupt-controller;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-sspp-type = "vig\0vig\0vig\0vig\0dma\0dma\0dma\0dma";
			#cooling-cells = <0x02>;
			qcom,sde-len = <0x494>;
			qcom,sde-has-dim-layer;
			qcom,sde-max-bw-high-kbps = <0xec82e0>;
			mmcx-supply = <0x22>;

			qcom,mdss_dsi_sw43404_amoled_wqhd_cmd {
				qcom,ulps-enabled;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-name = "sw43404 amoled cmd mode dsi boe panel with DSC";
				qcom,dsi-panel-gpio-address = <0xf100000 0x1000>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0x3ff>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-panel-gpio-names = "reg-gpio\0reset-gpio\0platform-te-gpio";
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-dyn-clk-list = <0x242dc570 0x24072e37 0x23e096fe>;
				qcom,mdss-dsi-lane-0-state;
				qcom,dsi-panel-gpio-pins = <0x0c 0x18 0x52>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x5d9>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-brightness-max-level = <0xff>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-jitter = <0x06 0x01>;
						qcom,mdss-dsi-nolp-command = [05 01 00 00 00 00 02 38 00];
						qcom,mdss-dsi-lp1-command = [05 01 00 00 00 00 02 39 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xb40>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x39010000 0x3b0 0xa5003901 0x00 0x35c4200 0x7010000 0x201 0xa0100 0x80 0x11000089 0x30800b40 0x5a005a0 0x2d002d0 0x2000268 0x209adb 0xa000c 0x12000e 0x180010f0 0x30c2000 0x60b0b33 0xe1c2a38 0x46546269 0x7077797b 0x7d7e0102 0x1000940 0x9be19fc 0x19fa19f8 0x1a381a78 0x1ab62af6 0x2b342b74 0x3b746bf4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x39010000 0x3b0 0xa5003901 0x00 0x9f80008 0x10082d00 0x2d1501 0x00 0x2550805 0x100001e 0x21100 0x39010000 0x3b0 0xa5001501 0x00 0x2e01839 0x1000000 0xcc000 0x536f5150 0x51344f5a 0x33190501 0x7800 0x2350005 0x100003c 0x22900>;
						qcom,mdss-dsi-h-front-porch = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x1e>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 03 b0 a5 00 39 01 00 00 00 00 0c b1 a0 9f 42 4f 63 0e 0a 10 0e 0a 10 39 01 00 00 00 00 07 e4 30 06 00 40 34 03];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-lp1-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0xb4>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 14 05 05 13 13 05 05 06 02 04 00 12 0a];
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x2d0 0xb4 0xb4 0xb4 0x5a0 0xb4>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-mdp-transfer-time-us = <0x3bc4>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_vid {
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0\0shadow_cphybyte_clk0\0shadow_cphypixel_clk0";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-dyn-clk-list = <0x177eaf60 0x17659fb6 0x171a70b8>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				phandle = <0x70c>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0xff>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x39010000 0x2b0 0x390100 0x02 0xb3013901 0x00 0x2b08039 0x1000000 0x2e600 0x39010000 0x2b0 0x390100 0x06 0xb66c0006 0x23a63901 0x00 0x2b42039 0x1000000 0x19cf64 0xb000000 0x08 0xb7701 0x1010101 0x1040404 0x4040539 0x1000000 0x2b004 0x39010000 0x2f7 0x1390100 0x03 0xdf504039 0x1000000 0x6f350 0x00 0x39010000 0x2f2 0x11390100 0x06 0xf3010000 0x13901 0x00 0x3f40002 0x39010000 0x2f2 0x19390100 0x03 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 0x129>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1e 17 04 19 03 02 04 00 00 00];
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_nt35597_wqxga_video_truly {
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi truly panel without DSC";
				qcom,mdss-dsi-min-refresh-rate = <0x35>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-underflow-color = <0x3ff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x14 0x01 0x32>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,dsi-supported-dfps-list = <0x3c 0x39 0x37>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				phandle = <0x709>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5c0>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 15 07 07 08 02 04 00 18 0c];
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-v-front-porch = <0x21>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_144hz_cmd {
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,ulps-enabled;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x5df>;
				qcom,dsi-select-sec-clocks = "mux_byte_clk1\0mux_pixel_clk1";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0xff>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 0d 17 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 40 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 40 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 17 09 09 09 02 04 00 1d 0e];
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_sim_vdc_cmd {
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "Simulator cmd mode VDC dsi panel";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x718>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,vdc-version-release = <0x00>;
						qcom,src-color-space = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x01 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,vdc-slice-width = <0x2d0>;
						qcom,compression-mode = "vdc";
						qcom,vdc-slice-height = <0x100>;
						qcom,src-chroma-format = <0x00>;
						qcom,vdc-version = <0x12>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,vdc-bit-per-component = <0x08>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,vdc-bit-per-pixel = <0x06>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [01 05 01 01 03 03 01 01 01 02 04 00 06 06];
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,vdc-slice-per-pkt = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_sharp_4k_dsc_cmd {
				qcom,ulps-enabled;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-pan-physical-width-dimension = <0x47>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-name = "Sharp 4k cmd mode dsc dsi panel";
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x77>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-panel-on-check-value = <0x77>;
				phandle = <0x702>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5c0>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dcs-cmd-by-left;
				qcom,platform-bklight-en-gpio = <0x93 0x0d 0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-panel-jitter = <0x08 0x0a>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 12 05 05 06 02 04 00 12 09];
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA {
				qcom,ulps-enabled;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				samsung,alpm_rx_cmds_revA = [06 01 00 00 00 00 01 bb 01 00 08];
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				qcom,mdss-pan-physical-width-dimension = <0x95>;
				samsung,delayed-display-on = <0x01>;
				ss,mafpc = <0x620>;
				samsung,lpm_30nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 04 7e 01 00 50];
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 01 22 01 00 50];
				samsung,ldi_debug8_rx_cmds_revA = [06 01 00 00 00 00 01 a2 59 00 00];
				ss,self_display = <0x61f>;
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA";
				qcom,mdss-pan-physical-height-dimension = <0x77>;
				samsung,lpm_10nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 06 b3 01 00 50];
				samsung,level0_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5];
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				samsung,udc_data_size = <0x20>;
				samsung,esd-irq-gpio1 = <0x579 0x04 0x00>;
				samsung,poc_write_delay_us = <0x2710>;
				qcom,esd-check-enabled;
				samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];
				samsung,panel-vendor = "SDC";
				samsung,ldi_debug5_rx_cmds_revA = [06 01 00 00 00 00 01 0f 01 00 00];
				samsung,support_dynamic_mipi_clk;
				samsung,poc_pre_erase_sector_tx_cmds_revA = <0x29000000 0x2c0 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000001 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100000f 0x2c003>;
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x9c5 0x11105005 0x4d7c4bef 0x29000000 0x9c5 0x11105005 0x4d254b9a 0x29000000 0x9c5 0x11105005 0x4d7c4bef 0x29000000 0x9c5 0x11105005 0x4f784de1>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x00 0x00 0x02 0x01 0x02 0x00 0x00 0x01 0x01 0x03 0x00 0x00 0x02 0x01 0x04 0x00 0x00 0x01 0x02 0x0b 0x2942 0x2a56 0x01 0x02 0x0c 0x25be 0x26d2 0x01 0x02 0x0d 0x48a 0x57c 0x01 0x02 0x0d 0x57d 0x5e9 0x03 0x02 0x0e 0x601 0x6ca 0x01 0x02 0x0f 0x1105 0x111d 0x03 0x02 0x0f 0x111e 0x112f 0x02 0x02 0x0f 0x1130 0x116a 0x01 0x02 0x11 0x8bd 0xa03 0x01 0x02 0x12 0xb79 0xc10 0x01 0x03 0x5b 0x00 0x257 0x01 0x03 0x5c 0x258 0x4af 0x01 0x03 0x5d 0x4b0 0x6ad 0x01 0x03 0x5d 0x6ae 0x79d 0x03 0x03 0x5e 0x79e 0x95f 0x01 0x03 0x5f 0x960 0x9a8 0x03 0x03 0x5f 0x9a9 0x9cd 0x02 0x03 0x5f 0x9ce 0xa59 0x01 0x03 0x61 0xabe 0xd79 0x01 0x03 0x62 0xd7a 0xed7 0x01 0x03 0x66 0x1392 0x143b 0x01 0x03 0x67 0x143c 0x149f 0x01 0x03 0x68 0x14a0 0x1503 0x01 0x03 0x6b 0x1662 0x16d9 0x01 0x03 0x6c 0x16da 0x176f 0x03 0x03 0x6d 0x1770 0x177c 0x03 0x03 0x6d 0x177d 0x17a1 0x02 0x03 0x6d 0x17a2 0x1805 0x01 0x03 0x6e 0x1806 0x1931 0x01 0x03 0x6f 0x1932 0x19c7 0x01 0x03 0x73 0x1f68 0x21f1 0x01 0x03 0x74 0x21f2 0x229e 0x03 0x03 0x74 0x229f 0x22c3 0x02 0x03 0x74 0x22c4 0x234f 0x01 0x03 0x76 0x23fa 0x25bb 0x01 0x03 0x77 0x25bc 0x2629 0x01 0x03 0x78 0x262a 0x268d 0x01 0x03 0x7a 0x26c0 0x2877 0x01 0x03 0x7c 0x8d68 0x8dfd 0x01 0x03 0x80 0x9376 0x93cd 0x03 0x03 0x80 0x93ce 0x943d 0x02 0x03 0x80 0x943e 0x9569 0x01 0x03 0x81 0x956a 0x961b 0x03 0x03 0x81 0x961c 0x966d 0x02 0x03 0x81 0x966e 0x96f9 0x01 0x03 0x82 0x96fa 0x99ab 0x01 0x03 0x82 0x99ac 0x9ae1 0x03 0x03 0x83 0x9ae2 0x9c99 0x01 0x03 0x83 0x9c9a 0x9e1d 0x03 0x03 0x83 0x9e1e 0x9e8d 0x02 0x03 0x83 0x9e8e 0xa275 0x01 0x03 0x84 0xa276 0xa3a2 0x03 0x03 0x84 0xa3a3 0xa438 0x02 0x03 0x84 0xa439 0xa8f2 0x01 0x03 0x84 0xa8f3 0xaa45 0x03 0x03 0x8a 0xd7c8 0xd868 0x01 0x03 0x8a 0xd869 0xd9be 0x03 0x03 0x8a 0xd9bf 0xda5c 0x02 0x03 0x8a 0xda5d 0xdda3 0x01 0x03 0x9c 0x10384 0x106f3 0x01 0x03 0x9c 0x106f4 0x10707 0x03 0x03 0xa1 0x10bea 0x10d47 0x01 0x04 0x33 0x00 0x00 0x01 0x04 0x34 0x00 0x00 0x03 0x04 0x35 0x00 0x00 0x01 0x04 0x36 0x00 0x00 0x03 0x04 0x37 0x00 0x00 0x02 0x04 0x38 0x00 0x00 0x03 0x05 0x3d 0x00 0x00 0x03 0x05 0x3e 0x00 0x00 0x01 0x05 0x47 0x00 0x00 0x03 0x07 0x104 0x2a6e8 0x2ac88 0x03 0x07 0x104 0x2ac89 0x2af6c 0x02 0x07 0x104 0x2af6d 0x2ba5c 0x01 0x07 0x107 0x2d2a8 0x2edec 0x01 0x07 0x11b 0x25030 0x27344 0x01 0x07 0x146 0x1e208 0x1fd4c 0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				samsung,acl_off_tx_cmds_revA = [29 01 00 00 00 00 02 55 00];
				qcom,mdss-dsi-underflow-color = <0xff>;
				samsung,acl_on_tx_cmds_revA = [29 00 00 00 00 00 04 b0 01 08 68 29 01 00 00 00 00 04 68 55 40 ff 29 00 00 00 00 00 04 b0 01 16 68 29 01 00 00 00 00 05 68 00 00 1f 00 29 01 00 00 00 00 02 55 02];
				samsung,mipisel-gpio = <0x93 0x61 0x00>;
				samsung,level2_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 fc a5 a5];
				qcom,mdss-dsi-t-clk-post = <0x1b>;
				qcom,mdss-dsi-lane-2-state;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,poc_erase_sector_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6000000 0x29 0x01 0x2c003 0x29000000 0xcc1 0x00 0x20000000 0xc0000029 0x00 0x2c003>;
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00 00];
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				samsung,pointing_gpara;
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c9 de 00 00];
				samsung,flash_gamma_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6b000000 0xc0003629 0x0a 0x2c003>;
				samsung,flash_loading_check_revA = [06 01 00 00 00 00 01 94 01 00 22];
				samsung,gamma_mode2_normal_tx_cmds_revB = [29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 09 b1 29 00 00 00 00 00 02 b1 19 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 03 51 07 ff];
				samsung,poc_erase_delay_us = <0x61a80>;
				samsung,support_poc_driver;
				samsung,level0_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 9f 5a 5a];
				samsung,irc_tx_cmds_revA = [29 00 00 00 00 00 04 b0 01 56 63 29 00 00 00 00 00 29 63 27 00 00 00 00 86 4b ff 10 cc ff 10 ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 37 95 2a 48 04 80 00 00 22];
				samsung,gamma_mode2_hbm_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 e8 29 00 00 00 00 00 03 51 0e 52];
				samsung,dynamic_mipi_clk_timing_table = <0x512e7880 0x518a0600 0x512e7880 0x4f27ac00>;
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00 00];
				samsung,copr_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 e1 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm-power-control-supply-max-voltage = <0x186a00>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0x1fe>;
				samsung,poc_start_addr = <0xc0000>;
				samsung,support_early_id_read;
				samsung,support_vrr_based_bl;
				samsung,poc_post_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,mdss-dsi-panel-blackness-level = <0x05>;
				samsung,flash_gamma_post_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,pll_ssc_disabled;
				samsung,esc-clk-128M;
				samsung,poc_read_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6b000000 0xc0008029 0x0a 0x2c003>;
				samsung,mcd_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 01 42 cb 29 01 00 00 00 00 02 cb 3e 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 08 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,hbm_candela_map_table_revC = <0x00 0x100 0x100 0x808 0x1f6 0x01 0x101 0x101 0x810 0x1f8 0x02 0x102 0x102 0x817 0x1fa 0x03 0x103 0x103 0x81f 0x1fc 0x04 0x104 0x104 0x826 0x1fe 0x05 0x105 0x105 0x82e 0x200 0x06 0x106 0x106 0x835 0x202 0x07 0x107 0x107 0x83d 0x204 0x08 0x108 0x108 0x845 0x206 0x09 0x109 0x109 0x84d 0x208 0x0a 0x10a 0x10a 0x855 0x20a 0x0b 0x10b 0x10b 0x85c 0x20c 0x0c 0x10c 0x10c 0x864 0x20e 0x0d 0x10d 0x10d 0x86c 0x210 0x0e 0x10e 0x10e 0x874 0x212 0x0f 0x10f 0x10f 0x87b 0x213 0x10 0x110 0x110 0x882 0x215 0x11 0x111 0x111 0x88a 0x217 0x12 0x112 0x112 0x892 0x219 0x13 0x113 0x113 0x89a 0x21b 0x14 0x114 0x114 0x8a1 0x21d 0x15 0x115 0x115 0x8a9 0x21f 0x16 0x116 0x116 0x8b1 0x221 0x17 0x117 0x117 0x8b9 0x223 0x18 0x118 0x118 0x8c1 0x225 0x19 0x119 0x119 0x8c7 0x227 0x1a 0x11a 0x11a 0x8cf 0x229 0x1b 0x11b 0x11b 0x8d7 0x22b 0x1c 0x11c 0x11c 0x8df 0x22d 0x1d 0x11d 0x11d 0x8e7 0x22f 0x1e 0x11e 0x11e 0x8ee 0x231 0x1f 0x11f 0x11f 0x8f6 0x233 0x20 0x120 0x120 0x8fe 0x235 0x21 0x121 0x121 0x906 0x237 0x22 0x122 0x122 0x90d 0x239 0x23 0x123 0x123 0x914 0x23a 0x24 0x124 0x124 0x91c 0x23c 0x25 0x125 0x125 0x924 0x23e 0x26 0x126 0x126 0x92c 0x240 0x27 0x127 0x127 0x933 0x242 0x28 0x128 0x128 0x93b 0x244 0x29 0x129 0x129 0x943 0x246 0x2a 0x12a 0x12a 0x94b 0x248 0x2b 0x12b 0x12b 0x953 0x24a 0x2c 0x12c 0x12c 0x95a 0x24c 0x2d 0x12d 0x12d 0x961 0x24e 0x2e 0x12e 0x12e 0x969 0x250 0x2f 0x12f 0x12f 0x971 0x252 0x30 0x130 0x130 0x978 0x254 0x31 0x131 0x131 0x980 0x256 0x32 0x132 0x132 0x988 0x258 0x33 0x133 0x133 0x990 0x25a 0x34 0x134 0x134 0x998 0x25c 0x35 0x135 0x135 0x99f 0x25e 0x36 0x136 0x136 0x9a7 0x260 0x37 0x137 0x137 0x9ae 0x262 0x38 0x138 0x138 0x9b6 0x264 0x39 0x139 0x139 0x9bd 0x266 0x3a 0x13a 0x13a 0x9c5 0x268 0x3b 0x13b 0x13b 0x9cd 0x26a 0x3c 0x13c 0x13c 0x9d5 0x26c 0x3d 0x13d 0x13d 0x9dd 0x26e 0x3e 0x13e 0x13e 0x9e4 0x270 0x3f 0x13f 0x13f 0x9ec 0x272 0x40 0x140 0x140 0x9f4 0x274 0x41 0x141 0x141 0x9fc 0x276 0x42 0x142 0x142 0xa03 0x277 0x43 0x143 0x143 0xa0a 0x279 0x44 0x144 0x144 0xa12 0x27b 0x45 0x145 0x145 0xa1a 0x27d 0x46 0x146 0x146 0xa22 0x27f 0x47 0x147 0x147 0xa29 0x281 0x48 0x148 0x148 0xa31 0x283 0x49 0x149 0x149 0xa39 0x285 0x4a 0x14a 0x14a 0xa41 0x287 0x4b 0x14b 0x14b 0xa49 0x289 0x4c 0x14c 0x14c 0xa4f 0x28b 0x4d 0x14d 0x14d 0xa57 0x28d 0x4e 0x14e 0x14e 0xa5f 0x28f 0x4f 0x14f 0x14f 0xa67 0x291 0x50 0x150 0x150 0xa6f 0x293 0x51 0x151 0x151 0xa76 0x295 0x52 0x152 0x152 0xa7e 0x297 0x53 0x153 0x153 0xa86 0x299 0x54 0x154 0x154 0xa8e 0x29b 0x55 0x155 0x155 0xa95 0x29d 0x56 0x156 0x156 0xa9c 0x29e 0x57 0x157 0x157 0xaa4 0x2a0 0x58 0x158 0x158 0xaac 0x2a2 0x59 0x159 0x159 0xab4 0x2a4 0x5a 0x15a 0x15a 0xabb 0x2a6 0x5b 0x15b 0x15b 0xac3 0x2a8 0x5c 0x15c 0x15c 0xacb 0x2aa 0x5d 0x15d 0x15d 0xad3 0x2ac 0x5e 0x15e 0x15e 0xadb 0x2ae 0x5f 0x15f 0x15f 0xae2 0x2b0 0x60 0x160 0x160 0xae9 0x2b2 0x61 0x161 0x161 0xaf1 0x2b4 0x62 0x162 0x162 0xaf9 0x2b6 0x63 0x163 0x163 0xb00 0x2b8 0x64 0x164 0x164 0xb08 0x2ba 0x65 0x165 0x165 0xb10 0x2bc 0x66 0x166 0x166 0xb18 0x2be 0x67 0x167 0x167 0xb20 0x2c0 0x68 0x168 0x168 0xb27 0x2c2 0x69 0x169 0x169 0xb2f 0x2c4 0x6a 0x16a 0x16a 0xb36 0x2c6 0x6b 0x16b 0x16b 0xb3e 0x2c8 0x6c 0x16c 0x16c 0xb45 0x2ca 0x6d 0x16d 0x16d 0xb4d 0x2cc 0x6e 0x16e 0x16e 0xb55 0x2ce 0x6f 0x16f 0x16f 0xb5d 0x2d0 0x70 0x170 0x170 0xb65 0x2d2 0x71 0x171 0x171 0xb6c 0x2d4 0x72 0x172 0x172 0xb74 0x2d6 0x73 0x173 0x173 0xb7c 0x2d8 0x74 0x174 0x174 0xb84 0x2da 0x75 0x175 0x175 0xb8b 0x2db 0x76 0x176 0x176 0xb92 0x2dd 0x77 0x177 0x177 0xb9a 0x2df 0x78 0x178 0x178 0xba2 0x2e1 0x79 0x179 0x179 0xbaa 0x2e3 0x7a 0x17a 0x17a 0xbb1 0x2e5 0x7b 0x17b 0x17b 0xbb9 0x2e7 0x7c 0x17c 0x17c 0xbc1 0x2e9 0x7d 0x17d 0x17d 0xbc9 0x2eb 0x7e 0x17e 0x17e 0xbd1 0x2ed 0x7f 0x17f 0x17f 0xbd7 0x2ef 0x80 0x180 0x180 0xbdf 0x2f1 0x81 0x181 0x181 0xbe7 0x2f3 0x82 0x182 0x182 0xbef 0x2f5 0x83 0x183 0x183 0xbf7 0x2f7 0x84 0x184 0x184 0xbfe 0x2f9 0x85 0x185 0x185 0xc06 0x2fb 0x86 0x186 0x186 0xc0e 0x2fd 0x87 0x187 0x187 0xc16 0x2ff 0x88 0x188 0x188 0xc1d 0x301 0x89 0x189 0x189 0xc24 0x302 0x8a 0x18a 0x18a 0xc2c 0x304 0x8b 0x18b 0x18b 0xc34 0x306 0x8c 0x18c 0x18c 0xc3c 0x308 0x8d 0x18d 0x18d 0xc43 0x30a 0x8e 0x18e 0x18e 0xc4b 0x30c 0x8f 0x18f 0x18f 0xc53 0x30e 0x90 0x190 0x190 0xc5b 0x310 0x91 0x191 0x191 0xc63 0x312 0x92 0x192 0x192 0xc6a 0x314 0x93 0x193 0x193 0xc71 0x316 0x94 0x194 0x194 0xc79 0x318 0x95 0x195 0x195 0xc81 0x31a 0x96 0x196 0x196 0xc88 0x31c 0x97 0x197 0x197 0xc90 0x31e 0x98 0x198 0x198 0xc98 0x320 0x99 0x199 0x199 0xca0 0x322 0x9a 0x19a 0x19a 0xca8 0x324 0x9b 0x19b 0x19b 0xcaf 0x326 0x9c 0x19c 0x19c 0xcb7 0x328 0x9d 0x19d 0x19d 0xcbe 0x32a 0x9e 0x19e 0x19e 0xcc6 0x32c 0x9f 0x19f 0x19f 0xccd 0x32e 0xa0 0x1a0 0x1a0 0xcd5 0x330 0xa1 0x1a1 0x1a1 0xcdd 0x332 0xa2 0x1a2 0x1a2 0xce5 0x334 0xa3 0x1a3 0x1a3 0xced 0x336 0xa4 0x1a4 0x1a4 0xcf4 0x338 0xa5 0x1a5 0x1a5 0xcfc 0x33a 0xa6 0x1a6 0x1a6 0xd04 0x33c 0xa7 0x1a7 0x1a7 0xd0c 0x33e 0xa8 0x1a8 0x1a8 0xd13 0x33f 0xa9 0x1a9 0x1a9 0xd1a 0x341 0xaa 0x1aa 0x1aa 0xd22 0x343 0xab 0x1ab 0x1ab 0xd2a 0x345 0xac 0x1ac 0x1ac 0xd32 0x347 0xad 0x1ad 0x1ad 0xd39 0x349 0xae 0x1ae 0x1ae 0xd41 0x34b 0xaf 0x1af 0x1af 0xd49 0x34d 0xb0 0x1b0 0x1b0 0xd51 0x34f 0xb1 0x1b1 0x1b1 0xd59 0x351 0xb2 0x1b2 0x1b2 0xd5f 0x353 0xb3 0x1b3 0x1b3 0xd67 0x355 0xb4 0x1b4 0x1b4 0xd6f 0x357 0xb5 0x1b5 0x1b5 0xd77 0x359 0xb6 0x1b6 0x1b6 0xd7f 0x35b 0xb7 0x1b7 0x1b7 0xd86 0x35d 0xb8 0x1b8 0x1b8 0xd8e 0x35f 0xb9 0x1b9 0x1b9 0xd96 0x361 0xba 0x1ba 0x1ba 0xd9e 0x363 0xbb 0x1bb 0x1bb 0xda5 0x365 0xbc 0x1bc 0x1bc 0xdac 0x366 0xbd 0x1bd 0x1bd 0xdb4 0x368 0xbe 0x1be 0x1be 0xdbc 0x36a 0xbf 0x1bf 0x1bf 0xdc4 0x36c 0xc0 0x1c0 0x1c0 0xdcb 0x36e 0xc1 0x1c1 0x1c1 0xdd3 0x370 0xc2 0x1c2 0x1c2 0xddb 0x372 0xc3 0x1c3 0x1c3 0xde3 0x374 0xc4 0x1c4 0x1c4 0xdeb 0x376 0xc5 0x1c5 0x1c5 0xdf2 0x378 0xc6 0x1c6 0x1c6 0xdf9 0x37a 0xc7 0x1c7 0x1c7 0xe01 0x37c 0xc8 0x1c8 0x1c8 0xe09 0x37e 0xc9 0x1c9 0x1c9 0xe10 0x380 0xca 0x1ca 0x1ca 0xe18 0x382 0xcb 0x1cb 0x1fe 0xe20 0x384>;
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 30 01 00 50 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 6e 36 00 00];
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x09 0x02 0x01 0x01 0x01 0x0b 0x02 0x02 0x02 0x02 0x0d 0x03 0x03 0x03 0x03 0x0f 0x04 0x04 0x04 0x04 0x12 0x04 0x05 0x05 0x05 0x15 0x05 0x06 0x06 0x06 0x19 0x06 0x07 0x07 0x07 0x1c 0x07 0x08 0x08 0x08 0x20 0x08 0x09 0x09 0x09 0x23 0x08 0x0a 0x0a 0x0a 0x27 0x09 0x0b 0x0b 0x0b 0x2b 0x0a 0x0c 0x0c 0x0c 0x2f 0x0b 0x0d 0x0d 0x0d 0x34 0x0c 0x0e 0x0e 0x0e 0x38 0x0d 0x0f 0x0f 0x0f 0x3c 0x0f 0x10 0x10 0x10 0x41 0x10 0x11 0x11 0x11 0x45 0x11 0x12 0x12 0x12 0x4a 0x12 0x13 0x13 0x13 0x4f 0x13 0x14 0x14 0x14 0x53 0x14 0x15 0x15 0x15 0x58 0x15 0x16 0x16 0x16 0x5d 0x17 0x17 0x17 0x17 0x62 0x18 0x18 0x18 0x18 0x67 0x19 0x19 0x19 0x19 0x6d 0x1a 0x1a 0x1a 0x1a 0x72 0x1c 0x1b 0x1b 0x1b 0x77 0x1d 0x1c 0x1c 0x1c 0x7c 0x1e 0x1d 0x1d 0x1d 0x82 0x20 0x1e 0x1e 0x1e 0x87 0x21 0x1f 0x1f 0x1f 0x8d 0x22 0x20 0x20 0x20 0x92 0x24 0x21 0x21 0x21 0x98 0x25 0x22 0x22 0x22 0x9d 0x26 0x23 0x23 0x23 0xa3 0x28 0x24 0x24 0x24 0xa9 0x29 0x25 0x25 0x25 0xaf 0x2a 0x26 0x26 0x26 0xb5 0x2c 0x27 0x27 0x27 0xba 0x2d 0x28 0x28 0x28 0xc0 0x2f 0x29 0x29 0x29 0xc6 0x30 0x2a 0x2a 0x2a 0xcc 0x32 0x2b 0x2b 0x2b 0xd2 0x33 0x2c 0x2c 0x2c 0xd9 0x35 0x2d 0x2d 0x2d 0xdf 0x36 0x2e 0x2e 0x2e 0xe5 0x38 0x2f 0x2f 0x2f 0xeb 0x39 0x30 0x30 0x30 0xf1 0x3b 0x31 0x31 0x31 0xf8 0x3c 0x32 0x32 0x32 0xfe 0x3e 0x33 0x33 0x33 0x105 0x3f 0x34 0x34 0x34 0x10b 0x41 0x35 0x35 0x35 0x111 0x43 0x36 0x36 0x36 0x118 0x44 0x37 0x37 0x37 0x11e 0x46 0x38 0x38 0x38 0x125 0x47 0x39 0x39 0x39 0x12c 0x49 0x3a 0x3a 0x3a 0x132 0x4b 0x3b 0x3b 0x3b 0x139 0x4c 0x3c 0x3c 0x3c 0x140 0x4e 0x3d 0x3d 0x3d 0x146 0x50 0x3e 0x3e 0x3e 0x14d 0x51 0x3f 0x3f 0x3f 0x154 0x53 0x40 0x40 0x40 0x15b 0x55 0x41 0x41 0x41 0x162 0x56 0x42 0x42 0x42 0x169 0x58 0x43 0x43 0x43 0x170 0x5a 0x44 0x44 0x44 0x177 0x5b 0x45 0x45 0x45 0x17e 0x5d 0x46 0x46 0x46 0x185 0x5f 0x47 0x47 0x47 0x18c 0x60 0x48 0x48 0x48 0x193 0x62 0x49 0x49 0x49 0x19a 0x64 0x4a 0x4a 0x4a 0x1a1 0x66 0x4b 0x4b 0x4b 0x1a8 0x67 0x4c 0x4c 0x4c 0x1af 0x69 0x4d 0x4d 0x4d 0x1b7 0x6b 0x4e 0x4e 0x4e 0x1be 0x6d 0x4f 0x4f 0x4f 0x1c5 0x6f 0x50 0x50 0x50 0x1cd 0x70 0x51 0x51 0x51 0x1d4 0x72 0x52 0x52 0x52 0x1db 0x74 0x53 0x53 0x53 0x1e3 0x76 0x54 0x54 0x54 0x1ea 0x78 0x55 0x55 0x55 0x1f2 0x79 0x56 0x56 0x56 0x1f9 0x7b 0x57 0x57 0x57 0x201 0x7d 0x58 0x58 0x58 0x208 0x7f 0x59 0x59 0x59 0x210 0x81 0x5a 0x5a 0x5a 0x217 0x83 0x5b 0x5b 0x5b 0x21f 0x84 0x5c 0x5c 0x5c 0x227 0x86 0x5d 0x5d 0x5d 0x22e 0x88 0x5e 0x5e 0x5e 0x236 0x8a 0x5f 0x5f 0x5f 0x23e 0x8c 0x60 0x60 0x60 0x245 0x8e 0x61 0x61 0x61 0x24d 0x90 0x62 0x62 0x62 0x255 0x92 0x63 0x63 0x63 0x25d 0x94 0x64 0x64 0x64 0x265 0x95 0x65 0x65 0x65 0x26c 0x97 0x66 0x66 0x66 0x274 0x99 0x67 0x67 0x67 0x27c 0x9b 0x68 0x68 0x68 0x284 0x9d 0x69 0x69 0x69 0x28c 0x9f 0x6a 0x6a 0x6a 0x294 0xa1 0x6b 0x6b 0x6b 0x29c 0xa3 0x6c 0x6c 0x6c 0x2a4 0xa5 0x6d 0x6d 0x6d 0x2ac 0xa7 0x6e 0x6e 0x6e 0x2b4 0xa9 0x6f 0x6f 0x6f 0x2bc 0xab 0x70 0x70 0x70 0x2c4 0xad 0x71 0x71 0x71 0x2cc 0xaf 0x72 0x72 0x72 0x2d5 0xb1 0x73 0x73 0x73 0x2dd 0xb3 0x74 0x74 0x74 0x2e5 0xb5 0x75 0x75 0x75 0x2ed 0xb7 0x76 0x76 0x76 0x2f5 0xb9 0x77 0x77 0x77 0x2fe 0xbb 0x78 0x78 0x78 0x306 0xbd 0x79 0x79 0x79 0x30e 0xbf 0x7a 0x7a 0x7a 0x317 0xc1 0x7b 0x7b 0x7b 0x31f 0xc3 0x7c 0x7c 0x7c 0x327 0xc5 0x7d 0x7d 0x7d 0x330 0xc7 0x7e 0x7e 0x7e 0x338 0xc9 0x7f 0x7f 0x7f 0x340 0xcb 0x80 0x80 0x80 0x349 0xcd 0x81 0x81 0x81 0x351 0xcf 0x82 0x82 0x82 0x35a 0xd1 0x83 0x83 0x83 0x362 0xd3 0x84 0x84 0x84 0x36b 0xd6 0x85 0x85 0x85 0x373 0xd8 0x86 0x86 0x86 0x37c 0xda 0x87 0x87 0x87 0x385 0xdc 0x88 0x88 0x88 0x38d 0xde 0x89 0x89 0x89 0x396 0xe0 0x8a 0x8a 0x8a 0x39e 0xe2 0x8b 0x8b 0x8b 0x3a7 0xe4 0x8c 0x8c 0x8c 0x3b0 0xe6 0x8d 0x8d 0x8d 0x3b8 0xe9 0x8e 0x8e 0x8e 0x3c1 0xeb 0x8f 0x8f 0x8f 0x3ca 0xed 0x90 0x90 0x90 0x3d3 0xef 0x91 0x91 0x91 0x3db 0xf1 0x92 0x92 0x92 0x3e4 0xf3 0x93 0x93 0x93 0x3ed 0xf5 0x94 0x94 0x94 0x3f6 0xf8 0x95 0x95 0x95 0x3ff 0xfa 0x96 0x96 0x96 0x407 0xfc 0x97 0x97 0x97 0x410 0xfe 0x98 0x98 0x98 0x419 0x100 0x99 0x99 0x99 0x422 0x102 0x9a 0x9a 0x9a 0x42b 0x105 0x9b 0x9b 0x9b 0x434 0x107 0x9c 0x9c 0x9c 0x43d 0x109 0x9d 0x9d 0x9d 0x446 0x10b 0x9e 0x9e 0x9e 0x44f 0x10d 0x9f 0x9f 0x9f 0x458 0x10f 0xa0 0xa0 0xa0 0x461 0x112 0xa1 0xa1 0xa1 0x46a 0x114 0xa2 0xa2 0xa2 0x473 0x116 0xa3 0xa3 0xa3 0x47c 0x118 0xa4 0xa4 0xa4 0x485 0x11b 0xa5 0xa5 0xa5 0x48e 0x11d 0xa6 0xa6 0xa6 0x497 0x11f 0xa7 0xa7 0xa7 0x4a1 0x121 0xa8 0xa8 0xa8 0x4aa 0x123 0xa9 0xa9 0xa9 0x4b3 0x126 0xaa 0xaa 0xaa 0x4bc 0x128 0xab 0xab 0xab 0x4c5 0x12a 0xac 0xac 0xac 0x4ce 0x12c 0xad 0xad 0xad 0x4d8 0x12f 0xae 0xae 0xae 0x4e1 0x131 0xaf 0xaf 0xaf 0x4ea 0x133 0xb0 0xb0 0xb0 0x4f4 0x136 0xb1 0xb1 0xb1 0x4fd 0x138 0xb2 0xb2 0xb2 0x506 0x13a 0xb3 0xb3 0xb3 0x510 0x13c 0xb4 0xb4 0xb4 0x519 0x13f 0xb5 0xb5 0xb5 0x522 0x141 0xb6 0xb6 0xb6 0x52c 0x143 0xb7 0xb7 0xb7 0x535 0x146 0xb8 0xb8 0xb8 0x53e 0x148 0xb9 0xb9 0xb9 0x548 0x14a 0xba 0xba 0xba 0x551 0x14c 0xbb 0xbb 0xbb 0x55b 0x14f 0xbc 0xbc 0xbc 0x564 0x151 0xbd 0xbd 0xbd 0x56e 0x153 0xbe 0xbe 0xbe 0x577 0x156 0xbf 0xbf 0xbf 0x581 0x158 0xc0 0xc0 0xc0 0x58a 0x15a 0xc1 0xc1 0xc1 0x594 0x15d 0xc2 0xc2 0xc2 0x59d 0x15f 0xc3 0xc3 0xc3 0x5a7 0x161 0xc4 0xc4 0xc4 0x5b1 0x164 0xc5 0xc5 0xc5 0x5ba 0x166 0xc6 0xc6 0xc6 0x5c4 0x168 0xc7 0xc7 0xc7 0x5cd 0x16b 0xc8 0xc8 0xc8 0x5d7 0x16d 0xc9 0xc9 0xc9 0x5e1 0x16f 0xca 0xca 0xca 0x5ea 0x172 0xcb 0xcb 0xcb 0x5f4 0x174 0xcc 0xcc 0xcc 0x5fe 0x177 0xcd 0xcd 0xcd 0x608 0x179 0xce 0xce 0xce 0x611 0x17b 0xcf 0xcf 0xcf 0x61b 0x17e 0xd0 0xd0 0xd0 0x625 0x180 0xd1 0xd1 0xd1 0x62f 0x183 0xd2 0xd2 0xd2 0x638 0x185 0xd3 0xd3 0xd3 0x642 0x187 0xd4 0xd4 0xd4 0x64c 0x18a 0xd5 0xd5 0xd5 0x656 0x18c 0xd6 0xd6 0xd6 0x660 0x18f 0xd7 0xd7 0xd7 0x66a 0x191 0xd8 0xd8 0xd8 0x673 0x193 0xd9 0xd9 0xd9 0x67d 0x196 0xda 0xda 0xda 0x687 0x198 0xdb 0xdb 0xdb 0x691 0x19b 0xdc 0xdc 0xdc 0x69b 0x19d 0xdd 0xdd 0xdd 0x6a5 0x19f 0xde 0xde 0xde 0x6af 0x1a2 0xdf 0xdf 0xdf 0x6b9 0x1a4 0xe0 0xe0 0xe0 0x6c3 0x1a7 0xe1 0xe1 0xe1 0x6cd 0x1a9 0xe2 0xe2 0xe2 0x6d7 0x1ac 0xe3 0xe3 0xe3 0x6e1 0x1ae 0xe4 0xe4 0xe4 0x6eb 0x1b1 0xe5 0xe5 0xe5 0x6f5 0x1b3 0xe6 0xe6 0xe6 0x6ff 0x1b5 0xe7 0xe7 0xe7 0x709 0x1b8 0xe8 0xe8 0xe8 0x713 0x1ba 0xe9 0xe9 0xe9 0x71d 0x1bd 0xea 0xea 0xea 0x728 0x1bf 0xeb 0xeb 0xeb 0x732 0x1c2 0xec 0xec 0xec 0x73c 0x1c4 0xed 0xed 0xed 0x746 0x1c7 0xee 0xee 0xee 0x750 0x1c9 0xef 0xef 0xef 0x75a 0x1cc 0xf0 0xf0 0xf0 0x765 0x1ce 0xf1 0xf1 0xf1 0x76f 0x1d1 0xf2 0xf2 0xf2 0x779 0x1d3 0xf3 0xf3 0xf3 0x783 0x1d6 0xf4 0xf4 0xf4 0x78d 0x1d8 0xf5 0xf5 0xf5 0x798 0x1db 0xf6 0xf6 0xf6 0x7a2 0x1dd 0xf7 0xf7 0xf7 0x7ac 0x1e0 0xf8 0xf8 0xf8 0x7b7 0x1e2 0xf9 0xf9 0xf9 0x7c1 0x1e5 0xfa 0xfa 0xfa 0x7cb 0x1e7 0xfb 0xfb 0xfb 0x7d6 0x1ea 0xfc 0xfc 0xfc 0x7e0 0x1ec 0xfd 0xfd 0xfd 0x7ea 0x1ef 0xfe 0xfe 0xfe 0x7f5 0x1f1 0xff 0xff 0xff 0x7ff 0x1f4>;
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 d8 14 00 0e];
				samsung,flash_gamma_pre_tx_cmds1_revA = <0x29000000 0x2c0 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000001 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100000a 0x2c003>;
				samsung,vrr_tx_cmds_revA = <0x29000000 0x4b0 0xae6829 0x00 0x76801 0x30013001 0x30290000 0x04 0xb0003af2 0x29000000 0x2f2 0x290000 0x04 0xb00006bd 0x29000000 0x6bd 0xb1400 0x1290000 0x02 0xbd012900 0x00 0x4b00015 0xbd290000 0x02 0xbd402900 0x00 0x4b00006 0xf2290000 0x03 0xf2000029 0x00 0x4b000 0xdf22900 0x00 0x3f20000 0x29000000 0x360 0x8002900 0x00 0x4b00037 0x68290000 0x05 0x68000000 0x11290000 0x03 0xb9010129 0x00 0x4b003 0xda672900 0x00 0x2670029 0x1000000 0x2f70f>;
				samsung,ldi_debug6_rx_cmds_revA = [06 01 00 00 00 00 01 e9 02 00 00];
				qcom,display-type = "primary";
				qcom,mdss-dsi-pixel-packing = "loose";
				samsung,display_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 02 29 00 29 01 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,poc_post_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				label = "ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA";
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 06 e0 01 00 50];
				qcom,platform-reset-gpio = <0x93 0x0e 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = "\0=\t";
				qcom,mdss-dsi-lane-3-state;
				samsung,hbm_candela_map_table_revA = <0x00 0x100 0x100 0x0a 0x1f6 0x01 0x101 0x101 0x14 0x1f8 0x02 0x102 0x102 0x1e 0x1fa 0x03 0x103 0x103 0x28 0x1fc 0x04 0x104 0x104 0x32 0x1fe 0x05 0x105 0x105 0x3c 0x200 0x06 0x106 0x106 0x46 0x202 0x07 0x107 0x107 0x50 0x204 0x08 0x108 0x108 0x5a 0x206 0x09 0x109 0x109 0x64 0x208 0x0a 0x10a 0x10a 0x6e 0x209 0x0b 0x10b 0x10b 0x78 0x20b 0x0c 0x10c 0x10c 0x82 0x20d 0x0d 0x10d 0x10d 0x8c 0x20f 0x0e 0x10e 0x10e 0x96 0x211 0x0f 0x10f 0x10f 0xa1 0x213 0x10 0x110 0x110 0xab 0x215 0x11 0x111 0x111 0xb5 0x217 0x12 0x112 0x112 0xbf 0x219 0x13 0x113 0x113 0xc9 0x21b 0x14 0x114 0x114 0xd3 0x21d 0x15 0x115 0x115 0xdd 0x21f 0x16 0x116 0x116 0xe7 0x221 0x17 0x117 0x117 0xf1 0x223 0x18 0x118 0x118 0xfb 0x225 0x19 0x119 0x119 0x105 0x227 0x1a 0x11a 0x11a 0x10f 0x229 0x1b 0x11b 0x11b 0x119 0x22b 0x1c 0x11c 0x11c 0x123 0x22d 0x1d 0x11d 0x11d 0x12d 0x22f 0x1e 0x11e 0x11e 0x137 0x231 0x1f 0x11f 0x11f 0x141 0x233 0x20 0x120 0x120 0x14b 0x235 0x21 0x121 0x121 0x155 0x237 0x22 0x122 0x122 0x15f 0x239 0x23 0x123 0x123 0x169 0x23b 0x24 0x124 0x124 0x173 0x23c 0x25 0x125 0x125 0x17d 0x23e 0x26 0x126 0x126 0x187 0x240 0x27 0x127 0x127 0x191 0x242 0x28 0x128 0x128 0x19b 0x244 0x29 0x129 0x129 0x1a5 0x246 0x2a 0x12a 0x12a 0x1af 0x248 0x2b 0x12b 0x12b 0x1b9 0x24a 0x2c 0x12c 0x12c 0x1c3 0x24c 0x2d 0x12d 0x12d 0x1ce 0x24e 0x2e 0x12e 0x12e 0x1d8 0x250 0x2f 0x12f 0x12f 0x1e2 0x252 0x30 0x130 0x130 0x1ec 0x254 0x31 0x131 0x131 0x1f6 0x256 0x32 0x132 0x132 0x200 0x258 0x33 0x133 0x133 0x20a 0x25a 0x34 0x134 0x134 0x214 0x25c 0x35 0x135 0x135 0x21e 0x25e 0x36 0x136 0x136 0x228 0x260 0x37 0x137 0x137 0x232 0x262 0x38 0x138 0x138 0x23c 0x264 0x39 0x139 0x139 0x246 0x266 0x3a 0x13a 0x13a 0x250 0x268 0x3b 0x13b 0x13b 0x25a 0x26a 0x3c 0x13c 0x13c 0x264 0x26c 0x3d 0x13d 0x13d 0x26e 0x26e 0x3e 0x13e 0x13e 0x278 0x26f 0x3f 0x13f 0x13f 0x282 0x271 0x40 0x140 0x140 0x28c 0x273 0x41 0x141 0x141 0x296 0x275 0x42 0x142 0x142 0x2a0 0x277 0x43 0x143 0x143 0x2aa 0x279 0x44 0x144 0x144 0x2b4 0x27b 0x45 0x145 0x145 0x2be 0x27d 0x46 0x146 0x146 0x2c8 0x27f 0x47 0x147 0x147 0x2d2 0x281 0x48 0x148 0x148 0x2dc 0x283 0x49 0x149 0x149 0x2e6 0x285 0x4a 0x14a 0x14a 0x2f1 0x287 0x4b 0x14b 0x14b 0x2fb 0x289 0x4c 0x14c 0x14c 0x305 0x28b 0x4d 0x14d 0x14d 0x30f 0x28d 0x4e 0x14e 0x14e 0x319 0x28f 0x4f 0x14f 0x14f 0x323 0x291 0x50 0x150 0x150 0x32d 0x293 0x51 0x151 0x151 0x337 0x295 0x52 0x152 0x152 0x341 0x297 0x53 0x153 0x153 0x34b 0x299 0x54 0x154 0x154 0x355 0x29b 0x55 0x155 0x155 0x35f 0x29d 0x56 0x156 0x156 0x369 0x29f 0x57 0x157 0x157 0x373 0x2a1 0x58 0x158 0x158 0x37d 0x2a2 0x59 0x159 0x159 0x387 0x2a4 0x5a 0x15a 0x15a 0x391 0x2a6 0x5b 0x15b 0x15b 0x39b 0x2a8 0x5c 0x15c 0x15c 0x3a5 0x2aa 0x5d 0x15d 0x15d 0x3af 0x2ac 0x5e 0x15e 0x15e 0x3b9 0x2ae 0x5f 0x15f 0x15f 0x3c3 0x2b0 0x60 0x160 0x160 0x3cd 0x2b2 0x61 0x161 0x161 0x3d7 0x2b4 0x62 0x162 0x162 0x3e1 0x2b6 0x63 0x163 0x163 0x3eb 0x2b8 0x64 0x164 0x164 0x3f5 0x2ba 0x65 0x165 0x165 0x3ff 0x2bc 0x66 0x166 0x166 0x409 0x2be 0x67 0x167 0x167 0x414 0x2c0 0x68 0x168 0x168 0x41e 0x2c2 0x69 0x169 0x169 0x428 0x2c4 0x6a 0x16a 0x16a 0x432 0x2c6 0x6b 0x16b 0x16b 0x43c 0x2c8 0x6c 0x16c 0x16c 0x446 0x2ca 0x6d 0x16d 0x16d 0x450 0x2cc 0x6e 0x16e 0x16e 0x45a 0x2ce 0x6f 0x16f 0x16f 0x464 0x2d0 0x70 0x170 0x170 0x46e 0x2d2 0x71 0x171 0x171 0x478 0x2d4 0x72 0x172 0x172 0x482 0x2d6 0x73 0x173 0x173 0x48c 0x2d7 0x74 0x174 0x174 0x496 0x2d9 0x75 0x175 0x175 0x4a0 0x2db 0x76 0x176 0x176 0x4aa 0x2dd 0x77 0x177 0x177 0x4b4 0x2df 0x78 0x178 0x178 0x4be 0x2e1 0x79 0x179 0x179 0x4c8 0x2e3 0x7a 0x17a 0x17a 0x4d2 0x2e5 0x7b 0x17b 0x17b 0x4dc 0x2e7 0x7c 0x17c 0x17c 0x4e6 0x2e9 0x7d 0x17d 0x17d 0x4f0 0x2eb 0x7e 0x17e 0x17e 0x4fa 0x2ed 0x7f 0x17f 0x17f 0x504 0x2ef 0x80 0x180 0x180 0x50e 0x2f1 0x81 0x181 0x181 0x518 0x2f3 0x82 0x182 0x182 0x522 0x2f5 0x83 0x183 0x183 0x52c 0x2f7 0x84 0x184 0x184 0x537 0x2f9 0x85 0x185 0x185 0x541 0x2fb 0x86 0x186 0x186 0x54b 0x2fd 0x87 0x187 0x187 0x555 0x2ff 0x88 0x188 0x188 0x55f 0x301 0x89 0x189 0x189 0x569 0x303 0x8a 0x18a 0x18a 0x573 0x305 0x8b 0x18b 0x18b 0x57d 0x307 0x8c 0x18c 0x18c 0x587 0x309 0x8d 0x18d 0x18d 0x591 0x30a 0x8e 0x18e 0x18e 0x59b 0x30c 0x8f 0x18f 0x18f 0x5a5 0x30e 0x90 0x190 0x190 0x5af 0x310 0x91 0x191 0x191 0x5b9 0x312 0x92 0x192 0x192 0x5c3 0x314 0x93 0x193 0x193 0x5cd 0x316 0x94 0x194 0x194 0x5d7 0x318 0x95 0x195 0x195 0x5e1 0x31a 0x96 0x196 0x196 0x5eb 0x31c 0x97 0x197 0x197 0x5f5 0x31e 0x98 0x198 0x198 0x5ff 0x320 0x99 0x199 0x199 0x609 0x322 0x9a 0x19a 0x19a 0x613 0x324 0x9b 0x19b 0x19b 0x61d 0x326 0x9c 0x19c 0x19c 0x627 0x328 0x9d 0x19d 0x19d 0x631 0x32a 0x9e 0x19e 0x19e 0x63b 0x32c 0x9f 0x19f 0x19f 0x645 0x32e 0xa0 0x1a0 0x1a0 0x64f 0x330 0xa1 0x1a1 0x1a1 0x65a 0x332 0xa2 0x1a2 0x1a2 0x664 0x334 0xa3 0x1a3 0x1a3 0x66e 0x336 0xa4 0x1a4 0x1a4 0x678 0x338 0xa5 0x1a5 0x1a5 0x682 0x33a 0xa6 0x1a6 0x1a6 0x68c 0x33c 0xa7 0x1a7 0x1a7 0x696 0x33d 0xa8 0x1a8 0x1a8 0x6a0 0x33f 0xa9 0x1a9 0x1a9 0x6aa 0x341 0xaa 0x1aa 0x1aa 0x6b4 0x343 0xab 0x1ab 0x1ab 0x6be 0x345 0xac 0x1ac 0x1ac 0x6c8 0x347 0xad 0x1ad 0x1ad 0x6d2 0x349 0xae 0x1ae 0x1ae 0x6dc 0x34b 0xaf 0x1af 0x1af 0x6e6 0x34d 0xb0 0x1b0 0x1b0 0x6f0 0x34f 0xb1 0x1b1 0x1b1 0x6fa 0x351 0xb2 0x1b2 0x1b2 0x704 0x353 0xb3 0x1b3 0x1b3 0x70e 0x355 0xb4 0x1b4 0x1b4 0x718 0x357 0xb5 0x1b5 0x1b5 0x722 0x359 0xb6 0x1b6 0x1b6 0x72c 0x35b 0xb7 0x1b7 0x1b7 0x736 0x35d 0xb8 0x1b8 0x1b8 0x740 0x35f 0xb9 0x1b9 0x1b9 0x74a 0x361 0xba 0x1ba 0x1ba 0x754 0x363 0xbb 0x1bb 0x1bb 0x75e 0x365 0xbc 0x1bc 0x1bc 0x768 0x366 0xbd 0x1bd 0x1bd 0x772 0x368 0xbe 0x1be 0x1be 0x77d 0x36b 0xbf 0x1bf 0x1bf 0x787 0x36d 0xc0 0x1c0 0x1c0 0x791 0x36f 0xc1 0x1c1 0x1c1 0x79b 0x370 0xc2 0x1c2 0x1c2 0x7a5 0x372 0xc3 0x1c3 0x1c3 0x7af 0x374 0xc4 0x1c4 0x1c4 0x7b9 0x376 0xc5 0x1c5 0x1c5 0x7c3 0x378 0xc6 0x1c6 0x1c6 0x7cd 0x37a 0xc7 0x1c7 0x1c7 0x7d7 0x37c 0xc8 0x1c8 0x1c8 0x7e1 0x37e 0xc9 0x1c9 0x1c9 0x7eb 0x380 0xca 0x1ca 0x1ca 0x7f5 0x382 0xcb 0x1cb 0x1fe 0x7ff 0x384>;
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00 00];
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				samsung,lpm_60nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 01 30 01 00 50];
				samsung,rsc_4_frame_idle;
				samsung,poc_post_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				ss,test_mode = <0x61e>;
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00 00];
				samsung,poc_read_addr_idx = <0x06 0x07 0x08>;
				samsung,copr_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 4c e1 03 1f 00 00 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 00 23 02 2f 00 43 02 4f 00 00 00 00 08 9f 06 e7 00 13 02 1f 00 53 02 5f 00 03 02 0f 00 63 02 6f 00 00 00 00 08 9f 06 e7 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,support_lp_rx_err_recovery;
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00 00];
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a>;
				samsung,poc_read_rx_cmds_revA = [06 01 00 00 00 00 01 6e 80 00 00];
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				samsung,poc_image_size = <0x4000>;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00 00];
				samsung,esd-irq-trigger1 = "falling";
				samsung,udc_start_addr = <0xbd000>;
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 39 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 03 b9 01 00 29 00 00 00 00 00 04 b0 03 da 67 29 00 00 00 00 00 02 67 00 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 04 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 30 01 00 50 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 04 b0 00 b4 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,disp-model = "AMF759ZE01";
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 04 20 01 00 50];
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dynamic-mode-switch-enabled;
				samsung,poc_write_loop_data_add_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6000000 0x29 0x02 0x2c003 0x29000000 0xcc1 0x00 0x32000000 0xc0800029 0x00 0x2c003>;
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 06 18 01 00 50];
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				qcom,mdss-dsi-lane-0-state;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 66 01 00 17];
				samsung,vrr_gm2_gamma_comp_tx_cmds_revA = [29 01 00 00 00 00 01 00 29 00 00 00 00 00 04 b0 03 db 67 29 00 00 00 00 00 26 67 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 12 68 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,mcd_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 01 42 cb 29 01 00 00 00 00 02 cb 00 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 a5 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 89 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,support_factory_panel_swap;
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 d8 0b 00 03];
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				samsung,poc_enable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3f1f1a2>;
				qcom,mdss-dsi-t-clk-pre = <0x24>;
				samsung,vint_tx_cmds_revA = [29 01 00 00 00 00 02 f4 00];
				qcom,mdss-dsi-panel-hdr-enabled;
				samsung,support_lfd;
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 00 00];
				samsung,support_gpara;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				samsung,support_gamma_mode2;
				samsung,poc_pre_read_tx_cmds_revA = <0x29000000 0x2c0 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000001 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100000a 0x2c003>;
				samsung,ldi_debug7_rx_cmds_revA = [06 01 00 00 00 00 01 03 01 00 00];
				samsung,ub-con-det = <0x57b 0x04 0x00>;
				phandle = <0x756>;
				samsung,poc_write_addr_idx = <0x06 0x07 0x08>;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 09 b1 29 00 00 00 00 00 02 b1 19 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 03 51 07 ff];
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				samsung,two_byte_gpara;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00 00];
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				samsung,poc_disable_tx_cmds_revA = <0x29000000 0x3f0 0xa5a52900 0x00 0x3f1a5a5>;
				samsung,poc_pre_write_tx_cmds_revA = <0x29000000 0x2c0 0x2290000 0x20004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000002 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100001a 0x2c003>;
				qcom,mdss-dsi-tx-eot-append;
				samsung,poc_erase_sector_addr_idx = <0x06 0x07 0x08>;
				qcom,mdss-dsi-border-color = <0x00>;
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 21 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 51 00 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00 00];
				samsung,poc_read_delay_us = <0x46>;
				samsung,lpm-power-control-supply-min-voltage = <0x186a00>;
				samsung,lpm-power-control;
				samsung,poc_write_data_size = <0x80>;
				samsung,poc_write_loop_256byte_tx_cmds_revA = <0x29000000 0x816c 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				samsung,poc_write_loop_cnt = <0x80>;
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00 00];
				qcom,mdss-brightness-default-level = <0xff>;
				samsung,lpm-power-control-supply-name = "panel_vddr";
				samsung,lpm_2nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 07 95 01 00 50];
				samsung,mipisel-on_val = <0x01>;
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,platform-te-gpio = <0x93 0x52 0x00>;
				samsung,hbm_candela_map_table_revB = <0x00 0x100 0x100 0x808 0x1f6 0x01 0x101 0x101 0x810 0x1f8 0x02 0x102 0x102 0x818 0x1fa 0x03 0x103 0x103 0x820 0x1fc 0x04 0x104 0x104 0x827 0x1fe 0x05 0x105 0x105 0x82f 0x200 0x06 0x106 0x106 0x837 0x202 0x07 0x107 0x107 0x83f 0x204 0x08 0x108 0x108 0x847 0x206 0x09 0x109 0x109 0x84f 0x208 0x0a 0x10a 0x10a 0x857 0x20a 0x0b 0x10b 0x10b 0x85f 0x20c 0x0c 0x10c 0x10c 0x867 0x20e 0x0d 0x10d 0x10d 0x86f 0x210 0x0e 0x10e 0x10e 0x877 0x212 0x0f 0x10f 0x10f 0x87e 0x213 0x10 0x110 0x110 0x886 0x215 0x11 0x111 0x111 0x88f 0x217 0x12 0x112 0x112 0x897 0x219 0x13 0x113 0x113 0x89f 0x21b 0x14 0x114 0x114 0x8a7 0x21d 0x15 0x115 0x115 0x8af 0x21f 0x16 0x116 0x116 0x8b7 0x221 0x17 0x117 0x117 0x8bf 0x223 0x18 0x118 0x118 0x8c7 0x225 0x19 0x119 0x119 0x8ce 0x227 0x1a 0x11a 0x11a 0x8d6 0x229 0x1b 0x11b 0x11b 0x8de 0x22b 0x1c 0x11c 0x11c 0x8e6 0x22d 0x1d 0x11d 0x11d 0x8ee 0x22f 0x1e 0x11e 0x11e 0x8f6 0x231 0x1f 0x11f 0x11f 0x8fe 0x233 0x20 0x120 0x120 0x906 0x235 0x21 0x121 0x121 0x90e 0x237 0x22 0x122 0x122 0x916 0x239 0x23 0x123 0x123 0x91d 0x23a 0x24 0x124 0x124 0x925 0x23c 0x25 0x125 0x125 0x92d 0x23e 0x26 0x126 0x126 0x935 0x240 0x27 0x127 0x127 0x93d 0x242 0x28 0x128 0x128 0x945 0x244 0x29 0x129 0x129 0x94d 0x246 0x2a 0x12a 0x12a 0x955 0x248 0x2b 0x12b 0x12b 0x95d 0x24a 0x2c 0x12c 0x12c 0x965 0x24c 0x2d 0x12d 0x12d 0x96c 0x24e 0x2e 0x12e 0x12e 0x974 0x250 0x2f 0x12f 0x12f 0x97c 0x252 0x30 0x130 0x130 0x984 0x254 0x31 0x131 0x131 0x98c 0x256 0x32 0x132 0x132 0x994 0x258 0x33 0x133 0x133 0x99d 0x25a 0x34 0x134 0x134 0x9a5 0x25c 0x35 0x135 0x135 0x9ad 0x25e 0x36 0x136 0x136 0x9b5 0x260 0x37 0x137 0x137 0x9bc 0x262 0x38 0x138 0x138 0x9c4 0x264 0x39 0x139 0x139 0x9cc 0x266 0x3a 0x13a 0x13a 0x9d4 0x268 0x3b 0x13b 0x13b 0x9dc 0x26a 0x3c 0x13c 0x13c 0x9e4 0x26c 0x3d 0x13d 0x13d 0x9ec 0x26e 0x3e 0x13e 0x13e 0x9f4 0x270 0x3f 0x13f 0x13f 0x9fc 0x272 0x40 0x140 0x140 0xa04 0x274 0x41 0x141 0x141 0xa0c 0x276 0x42 0x142 0x142 0xa13 0x277 0x43 0x143 0x143 0xa1b 0x279 0x44 0x144 0x144 0xa23 0x27b 0x45 0x145 0x145 0xa2b 0x27d 0x46 0x146 0x146 0xa33 0x27f 0x47 0x147 0x147 0xa3b 0x281 0x48 0x148 0x148 0xa43 0x283 0x49 0x149 0x149 0xa4b 0x285 0x4a 0x14a 0x14a 0xa53 0x287 0x4b 0x14b 0x14b 0xa5b 0x289 0x4c 0x14c 0x14c 0xa62 0x28b 0x4d 0x14d 0x14d 0xa6a 0x28d 0x4e 0x14e 0x14e 0xa72 0x28f 0x4f 0x14f 0x14f 0xa7a 0x291 0x50 0x150 0x150 0xa82 0x293 0x51 0x151 0x151 0xa8a 0x295 0x52 0x152 0x152 0xa92 0x297 0x53 0x153 0x153 0xa9a 0x299 0x54 0x154 0x154 0xaa3 0x29b 0x55 0x155 0x155 0xaab 0x29d 0x56 0x156 0x156 0xab2 0x29e 0x57 0x157 0x157 0xaba 0x2a0 0x58 0x158 0x158 0xac2 0x2a2 0x59 0x159 0x159 0xaca 0x2a4 0x5a 0x15a 0x15a 0xad2 0x2a6 0x5b 0x15b 0x15b 0xada 0x2a8 0x5c 0x15c 0x15c 0xae2 0x2aa 0x5d 0x15d 0x15d 0xaea 0x2ac 0x5e 0x15e 0x15e 0xaf2 0x2ae 0x5f 0x15f 0x15f 0xafa 0x2b0 0x60 0x160 0x160 0xb01 0x2b2 0x61 0x161 0x161 0xb09 0x2b4 0x62 0x162 0x162 0xb11 0x2b6 0x63 0x163 0x163 0xb19 0x2b8 0x64 0x164 0x164 0xb21 0x2ba 0x65 0x165 0x165 0xb29 0x2bc 0x66 0x166 0x166 0xb31 0x2be 0x67 0x167 0x167 0xb39 0x2c0 0x68 0x168 0x168 0xb41 0x2c2 0x69 0x169 0x169 0xb49 0x2c4 0x6a 0x16a 0x16a 0xb50 0x2c6 0x6b 0x16b 0x16b 0xb58 0x2c8 0x6c 0x16c 0x16c 0xb60 0x2ca 0x6d 0x16d 0x16d 0xb68 0x2cc 0x6e 0x16e 0x16e 0xb70 0x2ce 0x6f 0x16f 0x16f 0xb78 0x2d0 0x70 0x170 0x170 0xb80 0x2d2 0x71 0x171 0x171 0xb88 0x2d4 0x72 0x172 0x172 0xb90 0x2d6 0x73 0x173 0x173 0xb98 0x2d8 0x74 0x174 0x174 0xba0 0x2da 0x75 0x175 0x175 0xba7 0x2db 0x76 0x176 0x176 0xbaf 0x2dd 0x77 0x177 0x177 0xbb8 0x2df 0x78 0x178 0x178 0xbc0 0x2e1 0x79 0x179 0x179 0xbc8 0x2e3 0x7a 0x17a 0x17a 0xbd0 0x2e5 0x7b 0x17b 0x17b 0xbd8 0x2e7 0x7c 0x17c 0x17c 0xbe0 0x2e9 0x7d 0x17d 0x17d 0xbe8 0x2eb 0x7e 0x17e 0x17e 0xbf0 0x2ed 0x7f 0x17f 0x17f 0xbf7 0x2ef 0x80 0x180 0x180 0xbff 0x2f1 0x81 0x181 0x181 0xc07 0x2f3 0x82 0x182 0x182 0xc0f 0x2f5 0x83 0x183 0x183 0xc17 0x2f7 0x84 0x184 0x184 0xc1f 0x2f9 0x85 0x185 0x185 0xc27 0x2fb 0x86 0x186 0x186 0xc2f 0x2fd 0x87 0x187 0x187 0xc37 0x2ff 0x88 0x188 0x188 0xc3f 0x301 0x89 0x189 0x189 0xc46 0x302 0x8a 0x18a 0x18a 0xc4e 0x304 0x8b 0x18b 0x18b 0xc56 0x306 0x8c 0x18c 0x18c 0xc5e 0x308 0x8d 0x18d 0x18d 0xc66 0x30a 0x8e 0x18e 0x18e 0xc6e 0x30c 0x8f 0x18f 0x18f 0xc76 0x30e 0x90 0x190 0x190 0xc7e 0x310 0x91 0x191 0x191 0xc86 0x312 0x92 0x192 0x192 0xc8e 0x314 0x93 0x193 0x193 0xc95 0x316 0x94 0x194 0x194 0xc9d 0x318 0x95 0x195 0x195 0xca5 0x31a 0x96 0x196 0x196 0xcad 0x31c 0x97 0x197 0x197 0xcb5 0x31e 0x98 0x198 0x198 0xcbd 0x320 0x99 0x199 0x199 0xcc6 0x322 0x9a 0x19a 0x19a 0xcce 0x324 0x9b 0x19b 0x19b 0xcd6 0x326 0x9c 0x19c 0x19c 0xcde 0x328 0x9d 0x19d 0x19d 0xce5 0x32a 0x9e 0x19e 0x19e 0xced 0x32c 0x9f 0x19f 0x19f 0xcf5 0x32e 0xa0 0x1a0 0x1a0 0xcfd 0x330 0xa1 0x1a1 0x1a1 0xd05 0x332 0xa2 0x1a2 0x1a2 0xd0d 0x334 0xa3 0x1a3 0x1a3 0xd15 0x336 0xa4 0x1a4 0x1a4 0xd1d 0x338 0xa5 0x1a5 0x1a5 0xd25 0x33a 0xa6 0x1a6 0x1a6 0xd2d 0x33c 0xa7 0x1a7 0x1a7 0xd35 0x33e 0xa8 0x1a8 0x1a8 0xd3c 0x33f 0xa9 0x1a9 0x1a9 0xd44 0x341 0xaa 0x1aa 0x1aa 0xd4c 0x343 0xab 0x1ab 0x1ab 0xd54 0x345 0xac 0x1ac 0x1ac 0xd5c 0x347 0xad 0x1ad 0x1ad 0xd64 0x349 0xae 0x1ae 0x1ae 0xd6c 0x34b 0xaf 0x1af 0x1af 0xd74 0x34d 0xb0 0x1b0 0x1b0 0xd7c 0x34f 0xb1 0x1b1 0x1b1 0xd84 0x351 0xb2 0x1b2 0x1b2 0xd8b 0x353 0xb3 0x1b3 0x1b3 0xd93 0x355 0xb4 0x1b4 0x1b4 0xd9b 0x357 0xb5 0x1b5 0x1b5 0xda3 0x359 0xb6 0x1b6 0x1b6 0xdab 0x35b 0xb7 0x1b7 0x1b7 0xdb3 0x35d 0xb8 0x1b8 0x1b8 0xdbb 0x35f 0xb9 0x1b9 0x1b9 0xdc3 0x361 0xba 0x1ba 0x1ba 0xdcc 0x363 0xbb 0x1bb 0x1bb 0xdd4 0x365 0xbc 0x1bc 0x1bc 0xddb 0x366 0xbd 0x1bd 0x1bd 0xde3 0x368 0xbe 0x1be 0x1be 0xdeb 0x36a 0xbf 0x1bf 0x1bf 0xdf3 0x36c 0xc0 0x1c0 0x1c0 0xdfb 0x36e 0xc1 0x1c1 0x1c1 0xe03 0x370 0xc2 0x1c2 0x1c2 0xe0b 0x372 0xc3 0x1c3 0x1c3 0xe13 0x374 0xc4 0x1c4 0x1c4 0xe1b 0x376 0xc5 0x1c5 0x1c5 0xe23 0x378 0xc6 0x1c6 0x1c6 0xe2a 0x37a 0xc7 0x1c7 0x1c7 0xe32 0x37c 0xc8 0x1c8 0x1c8 0xe3a 0x37e 0xc9 0x1c9 0x1c9 0xe42 0x380 0xca 0x1ca 0x1ca 0xe4a 0x382 0xcb 0x1cb 0x1fe 0xe52 0x384>;
				samsung,ldi_debug_logbuf_rx_cmds_revA = [06 01 00 00 00 00 01 9c 0f 00 00];
				samsung,support_lpm;
				samsung,aod_candela_map_table_revA = <0x00 0x00 0x0a 0x00 0x02 0x01 0x0b 0x1b 0x00 0x0a 0x02 0x1c 0x30 0x00 0x1e 0x03 0x31 0xff 0x00 0x3c>;
				samsung,support_gct;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-brightness-max-level = <0x1fe>;
				samsung,level2_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 fc 5a 5a];

				qcom,mdss-dsi-display-timings {

					qxga60hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 01 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-h-front-porch = <0x4c>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3600800 0x29000000 0x4b0 0x6f229 0x00 0x3f200 0x8290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,mdss-dsi-v-back-porch = <0x42>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = <0x29010000 0x39f 0xa5a52900 0x00 0x3f05a5a 0x5000000 0x128 0x5000000 0x110 0x29010000 0x780003f0 0xa5a52901 0x00 0x39f5a5a>;
						qcom,mdss-dsi-timing-default;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x3f>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					qxga96hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x60>;
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 00 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-h-front-porch = <0x4c>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-timing-switch-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 7c 01 7c 01 7c 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 06 f2 29 00 00 00 00 00 03 f2 01 cc 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,mdss-dsi-v-back-porch = <0x43>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = <0x29010000 0x39f 0xa5a52900 0x00 0x3f05a5a 0x5000000 0x128 0x5000000 0x110 0x29010000 0x780003f0 0xa5a52901 0x00 0x39f5a5a>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x3e>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					qxga120hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 00 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-h-front-porch = <0x4c>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3600800 0x29000000 0x4b0 0x6f229 0x00 0x3f200 0x8290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,mdss-dsi-v-back-porch = <0x44>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = <0x29010000 0x39f 0xa5a52900 0x00 0x3f05a5a 0x5000000 0x128 0x5000000 0x110 0x29010000 0x780003f0 0xa5a52901 0x00 0x39f5a5a>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x3d>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					qxga48hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x30>;
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 01 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-h-front-porch = <0x4c>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-timing-switch-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 7c 01 7c 01 7c 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 03 bd 00 01 29 00 00 00 00 00 04 b0 00 06 f2 29 00 00 00 00 00 03 f2 01 cc 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,mdss-dsi-v-back-porch = <0x41>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = <0x29010000 0x39f 0xa5a52900 0x00 0x3f05a5a 0x5000000 0x128 0x5000000 0x110 0x29010000 0x780003f0 0xa5a52901 0x00 0x39f5a5a>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x40>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};

				qcom,panel-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,panel-supply-entry@3 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-pre-on-sleep = <0x00>;
						reg = <0x03>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-name = "panel_vddr";
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-pre-on-sleep = <0x00>;
						reg = <0x01>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@2 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x0a>;
						qcom,supply-name = "panel_vci";
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-pre-on-sleep = <0x00>;
						reg = <0x02>;
						qcom,supply-min-voltage = <0x2dc6c0>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-pre-on-sleep = <0x00>;
						reg = <0x00>;
						qcom,supply-min-voltage = <0x1b7740>;
					};
				};

				samsung,br_tables {

					vrr120@0 {
						samsung,flash_table_normal_gamma_offset = <0xb76f6>;
						samsung,flash_gamma_data_read_addr = <0x06 0x07 0x08>;
						samsung,flash_table_hbm_gamma_offset = <0xb7762>;
						samsung,flash_gamma_data_read_size = <0x09 0x0a 0x0b>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_video {
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-min-refresh-rate = <0x3c>;
				qcom,dsi-panel-gpio-address = <0xf100000 0x1000>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-max-refresh-rate = <0x78>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-panel-gpio-names = "reg-gpio\0reset-gpio";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,dsi-supported-dfps-list = <0x78 0x5a 0x3c>;
				qcom,dsi-panel-gpio-pins = <0x0c 0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-hdr-enabled;
				phandle = <0x5de>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0xff>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1b 08 07 0d 0b 08 08 05 02 04 00 17 0c];
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_cmd {
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,ulps-enabled;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd command mode dsi panel";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				phandle = <0x70a>;
				qcom,dsi-select-sec-clocks = "mux_byte_clk1\0mux_pixel_clk1";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5c0>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1b 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD {
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-pan-physical-width-dimension = <0x3c>;
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD";
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0x639c>;
				samsung,candela_map_table_revA = <0x00 0x00 0x02 0x05 0x01 0x02 0x02 0x06 0x02 0x03 0x03 0x07 0x03 0x04 0x04 0x08 0x04 0x05 0x05 0x09 0x05 0x06 0x06 0x0a 0x06 0x07 0x07 0x0b 0x07 0x08 0x08 0x0c 0x08 0x09 0x09 0x0d 0x09 0x0a 0x0a 0x0e 0x0a 0x0b 0x0b 0x0f 0x0b 0x0c 0x0c 0x10 0x0c 0x0d 0x0d 0x11 0x0d 0x0e 0x0e 0x13 0x0e 0x0f 0x0f 0x14 0x0f 0x10 0x10 0x15 0x10 0x11 0x11 0x16 0x11 0x12 0x12 0x18 0x12 0x13 0x13 0x19 0x13 0x14 0x14 0x1b 0x14 0x15 0x15 0x1d 0x15 0x16 0x16 0x1e 0x16 0x17 0x18 0x20 0x17 0x19 0x1a 0x22 0x18 0x1b 0x1c 0x25 0x19 0x1d 0x1d 0x27 0x1a 0x1e 0x20 0x29 0x1b 0x21 0x22 0x2c 0x1c 0x23 0x24 0x2f 0x1d 0x25 0x26 0x32 0x1e 0x27 0x28 0x35 0x1f 0x29 0x2b 0x38 0x20 0x2c 0x2e 0x3c 0x21 0x2f 0x31 0x40 0x22 0x32 0x34 0x44 0x23 0x35 0x38 0x48 0x24 0x39 0x3b 0x4d 0x25 0x3c 0x3f 0x52 0x26 0x40 0x43 0x57 0x27 0x44 0x47 0x5d 0x28 0x48 0x4c 0x62 0x29 0x4d 0x50 0x69 0x2a 0x51 0x56 0x6f 0x2b 0x57 0x5b 0x77 0x2c 0x5c 0x61 0x7e 0x2d 0x62 0x68 0x86 0x2e 0x69 0x6e 0x8f 0x2f 0x6f 0x76 0x98 0x30 0x77 0x7d 0xa2 0x31 0x7e 0x85 0xac 0x32 0x86 0x8e 0xb7 0x33 0x8f 0x96 0xc3 0x34 0x97 0xa0 0xcf 0x35 0xa1 0xaa 0xdc 0x36 0xab 0xb5 0xea 0x37 0xb6 0xc1 0xf9 0x38 0xc2 0xcd 0x109 0x39 0xce 0xda 0x11a 0x3a 0xdb 0xe6 0x12c 0x3b 0xe7 0xf2 0x13c 0x3c 0xf3 0xfe 0x14d 0x3d 0xff 0xff 0x168>;
				qcom,display-type = "primary";
				qcom,mdss-dsi-pixel-packing = "loose";
				label = "ss_dsi_panel_PBA_BOOTING_FHD";
				qcom,platform-reset-gpio = <0x93 0x16 0x00>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				phandle = <0x71a>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-brightness-max-level = <0x639c>;

				qcom,mdss-dsi-display-timings {

					fhd@0 {
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
						qcom,mdss-dsi-h-front-porch = <0xa4>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-panel-clockrate = <0x35866480>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1b 08 07 0d 0b 08 08 05 02 04 00 17 0c];
						qcom,mdss-dsi-v-back-porch = <0x03>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-v-front-porch = <0x09>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				qcom,ulps-enabled;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x711>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 07 02 02 04 04 02 02 01 02 04 00 08 07];
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 00 04 04 08 07 05 05 03 02 04 00 0e 09];
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,poms-align-panel-vsync;
				qcom,ulps-enabled;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x70f>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@3 {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 0d 0c 08 08 05 02 04 00 17 0c];
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x21c 0x28 0x21c 0x28 0x21c 0x28>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@1 {
						qcom,video-to-cmd-mode-switch-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 11 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0b];
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,video-to-cmd-mode-switch-commands-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 15 06 05 0a 09 06 06 04 02 04 00 12 0a];
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@4 {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsi-h-back-porch = <0x348>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 24 0a 09 10 0e 0a 0a 07 02 04 00 1d 0e];
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x168 0x28 0x168 0x28 0x168 0x28>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x564>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@2 {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 15 06 06 0a 09 06 06 04 02 04 00 12 0b];
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@0 {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,cmd-to-video-mode-switch-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0c];
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 15 06 05 0a 09 06 06 04 02 04 00 12 0a];
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-cmd-mode;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,cmd-to-video-mode-switch-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_sw43404_amoled_wqhd_video {
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-name = "sw43404 amoled video mode dsi boe panel with DSC";
				qcom,dsi-panel-gpio-address = <0xf100000 0x1000>;
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0src_byte_clk0\0src_pixel_clk0\0shadow_byte_clk0\0shadow_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0x3ff>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x37>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-panel-gpio-names = "reg-gpio\0reset-gpio";
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-dyn-clk-list = <0x1fdf1000 0x1fbd1100 0x1f9b1200>;
				qcom,mdss-dsi-lane-0-state;
				qcom,dsi-panel-gpio-pins = <0x0c 0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				phandle = <0x5da>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-brightness-max-level = <0xff>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-nolp-command = [05 01 00 00 00 00 02 38 00];
						qcom,mdss-dsi-lp1-command = [05 01 00 00 00 00 02 39 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xb40>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x39010000 0x3b0 0xa5000701 0x00 0x2010039 0x1000000 0x6b200 0x5d048049 0x15010000 0x23d 0x10150100 0x02 0x36001501 0x00 0x2550839 0x1000000 0x9f800 0x810082d 0x2d39 0x100003c 0x35100 0x50100 0x500002 0x11003901 0x00 0x3b03404 0x39010000 0x5c1 0x46 0x39010000 0x3b0 0xa5000a01 0x00 0x80110000 0x8930800b 0x4005a002 0xd002d002 0xd0020002 0x6800204e 0xa8000a00 0xc002300 0x1c180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x390100 0x03 0xb0a50015 0x1000000 0x2e018 0x39010000 0xcc0 0x536f51 0x5051344f 0x5a331905 0x1000078 0x22900>;
						qcom,mdss-dsi-h-front-porch = <0x0a>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x0a>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-lp1-command-state = "dsi_lp_mode";
						qcom,mdss-dsc-slice-height = <0xb4>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 14 05 05 13 1e 05 05 06 02 04 00 12 0a];
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_ext_bridge_1080p {
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "ext video mode dsi bridge";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-ext-bridge-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-force-clock-lane-hs;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-t-clk-pre = <0x24>;
				phandle = <0x70e>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x2c>;
						qcom,mdss-dsi-panel-height = <0x438>;
						qcom,mdss-dsi-h-front-porch = <0x58>;
						qcom,mdss-dsi-h-back-porch = <0x94>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x780>;
						qcom,mdss-dsi-v-pulse-width = <0x05>;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 18 22 08 08 08 02 04 00 1a 0c];
						qcom,mdss-dsi-v-back-porch = <0x24>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x04>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qsync_wqhd_video {
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-name = "Sharp 2k video mode qsync dsi panel";
				qcom,mdss-pan-physical-height-dimension = <0x86>;
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				phandle = <0x706>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5c0>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,platform-bklight-en-gpio = <0x93 0x0d 0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x39010000 0x2ff 0xd0390100 0x02 0x75403901 0x1000 0x2f14039 0x1000000 0x2ff10 0x39010000 0x1000062c 0x1020408 0x10390100 0x02 0xffd03901 0x00 0x2750039 0x1000010 0x2f100 0x39010000 0x2ff 0x10390100 0x02 0xfb013901 0x00 0x2ba0339 0x1000000 0x2bc08 0x39010000 0x2c0 0x83390100 0x11 0xc1892800 0x8020002 0x6800d500 0xa0db709 0x89390100 0x03 0xc210f039 0x1000000 0x2d500 0x39010000 0x2d6 0x390100 0x02 0xde003901 0x00 0x2e10039 0x1000000 0x2e501 0x39010000 0x2bb 0x3390100 0x02 0xf6703901 0x00 0x2f78039 0x1000000 0x5be00 0x10001039 0x1000000 0x23500 0x39010000 0x244 0x390100 0x02 0xff203901 0x00 0x2fb0139 0x1000000 0x28702 0x39010000 0x25d 0x390100 0x02 0x5e143901 0x00 0x25feb39 0x1000000 0x2ff26 0x39010000 0x2fb 0x1390100 0x02 0x60003901 0x00 0x2620139 0x1000000 0x24000 0x39010000 0x2ff 0x28390100 0x02 0xfb013901 0x00 0x2910239 0x1000000 0x2ffe0 0x39010000 0x2fb 0x1390100 0x02 0x48813901 0x00 0x28e0939 0x1000000 0x2fff0 0x39010000 0x2fb 0x1390100 0x02 0x33203901 0x00 0x2343539 0x1000000 0x2ff10 0x5010000 0x78000111 0x5010000 0x78000129>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05 05 06 02 04 00 12 09];
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0xa30>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};
				};
			};

			qcom,mdss_dsi_sim_vdc_vid {
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "Simulator video mode VDC dsi panel";
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				phandle = <0x717>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,vdc-version-release = <0x00>;
						qcom,src-color-space = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x01 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,vdc-slice-width = <0x2d0>;
						qcom,compression-mode = "vdc";
						qcom,vdc-slice-height = <0x100>;
						qcom,src-chroma-format = <0x00>;
						qcom,vdc-version = <0x12>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,vdc-bit-per-component = <0x08>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-h-front-porch = <0x12c>;
						qcom,mdss-dsi-h-back-porch = <0x30>;
						qcom,vdc-bit-per-pixel = <0x06>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [01 05 01 01 03 03 01 01 01 02 04 00 06 06];
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,vdc-slice-per-pkt = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_dual_sim_dsc_375_cmd {
				qcom,ulps-enabled;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x715>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 09 03 03 05 05 03 03 01 02 04 00 09 08];
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			ss_dsi_panel_S6E3FAB_AMB623ZF01_HD {
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,ulps-enabled;
				samsung,packet_size_tx_cmds_revA = [37 01 00 00 00 00 02 07 00];
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				samsung,lpm_ctrl_hlpm_off_tx_cmds_revA = [29 00 00 00 00 00 02 bb 00];
				qcom,mdss-dsi-bl-min-level = <0x01>;
				samsung,hmt_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 07 9a 29 00 00 00 00 00 03 b0 c9 9a 29 00 00 00 00 00 02 9a 01 29 00 00 00 00 00 39 cb 00 11 9d 9d 00 00 00 00 00 db db 9b 8d de d3 d1 c3 cf c4 c1 ce db 5b 5b db 9b cd 9e d3 d1 c3 cf c4 c1 db db db c0 80 00 00 00 00 80 80 80 80 80 80 00 03 00 0e 00 00 00 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 51 07 ff 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,smart_dimming_mtp_tx_cmds_revA = [29 00 00 00 00 00 23 c8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				qcom,mdss-pan-physical-width-dimension = <0x36>;
				samsung,delayed-display-on = <0x01>;
				samsung,lpm_swire_delay = <0x28>;
				qcom,platform-sec-reset-gpio = <0x93 0x11 0x00>;
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				samsung,center_gamma_60hs_rx_cmds_revA = [06 01 00 00 00 00 01 c8 22 6f];
				qcom,dsi-sec-ctrl-num = <0x01>;
				samsung,ldi_debug8_rx_cmds_revA = [06 01 00 00 00 00 01 a2 59 00];
				samsung,lpm_ctrl_hlpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 07 7d 40];
				ss,self_display = <0x617>;
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3FAB_AMB623ZF01_HD";
				samsung,lpm_ctrl_alpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 05 08 40];
				qcom,mdss-pan-physical-height-dimension = <0x94>;
				samsung,poc_write_loop_start_tx_cmds_revA = [29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03];
				samsung,flash_spi_wr_status_reg1 = [08 00 02 01 00];
				samsung,level0_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5];
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				samsung,spi_if_sel_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 28 d8 29 00 00 00 00 00 02 d8 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_ctrl_alpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 08 08 40];
				samsung,flash_spi_er = [08 00 04 00 00 00 00];
				samsung,esd-irq-gpio1 = <0x93 0x2a 0x00>;
				samsung,poc_write_delay_us = <0x190>;
				qcom,esd-check-enabled;
				samsung,ldi_debug_pps2_rx_cmds_revA = [06 01 00 00 00 00 01 a2 2c 2d];
				samsung,display_off_tx_cmds_revA = <0x29000000 0x39f 0xa5a50501 0x00 0x1282900 0x00 0x39f5a5a>;
				samsung,panel-vendor = "SDC";
				samsung,ldi_debug5_rx_cmds_revA = [06 01 00 00 00 00 01 0f 01 00];
				samsung,support_dynamic_mipi_clk;
				samsung,poc_pre_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 00 02 00 00 00 00 10 04 29 01 00 00 0a 00 02 c0 03];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x8c5 0x11105050 0xa050a029 0x00 0x8c511 0x105050f2 0x50f22900 0x00 0x8c51110 0x5050a050 0xa0290000 0x08 0xc5111050 0x4daf4daf>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x00 0x00 0x01 0x01 0x02 0x00 0x00 0x03 0x01 0x03 0x00 0x00 0x03 0x01 0x04 0x00 0x00 0x01 0x02 0x0b 0x2942 0x2a56 0x01 0x02 0x0c 0x25be 0x26d2 0x01 0x02 0x0d 0x48a 0x4a2 0x02 0x02 0x0d 0x4a3 0x4c4 0x03 0x02 0x0d 0x4c5 0x5e9 0x01 0x02 0x0e 0x601 0x6ca 0x01 0x02 0x0f 0x1105 0x116a 0x01 0x02 0x11 0x8bd 0x98a 0x01 0x02 0x11 0x98b 0x9be 0x02 0x02 0x11 0x9bf 0x9cd 0x03 0x02 0x11 0x9ce 0xa03 0x01 0x02 0x12 0xb79 0xbd9 0x01 0x02 0x12 0xbda 0xbec 0x02 0x02 0x12 0xbed 0xc10 0x03 0x03 0x5b 0x00 0x257 0x01 0x03 0x5c 0x258 0x4af 0x01 0x03 0x5d 0x4b0 0x4b1 0x01 0x03 0x5d 0x4b2 0x4f8 0x02 0x03 0x5d 0x4f9 0x53d 0x03 0x03 0x5d 0x53e 0x79d 0x01 0x03 0x5e 0x79e 0x95f 0x01 0x03 0x5f 0x960 0xa59 0x01 0x03 0x61 0xabe 0xc70 0x01 0x03 0x61 0xc71 0xcd9 0x02 0x03 0x61 0xcda 0xcf6 0x03 0x03 0x61 0xcf7 0xd79 0x01 0x03 0x62 0xd7a 0xe53 0x01 0x03 0x62 0xe54 0xe78 0x02 0x03 0x62 0xe79 0xed7 0x03 0x03 0x66 0x1392 0x143b 0x01 0x03 0x67 0x143c 0x149f 0x01 0x03 0x68 0x14a0 0x14a9 0x02 0x03 0x68 0x14aa 0x1503 0x03 0x03 0x6b 0x1662 0x16d9 0x01 0x03 0x6c 0x16da 0x170f 0x03 0x03 0x6c 0x1710 0x176f 0x01 0x03 0x6d 0x1770 0x1805 0x01 0x03 0x6e 0x1806 0x1931 0x01 0x03 0x6f 0x1932 0x19c7 0x01 0x03 0x73 0x1f68 0x21f1 0x01 0x03 0x74 0x21f2 0x2231 0x03 0x03 0x74 0x2232 0x234f 0x01 0x03 0x76 0x23fa 0x2403 0x02 0x03 0x76 0x2404 0x2471 0x03 0x03 0x76 0x2472 0x25bb 0x01 0x03 0x77 0x25bc 0x2629 0x01 0x03 0x78 0x262a 0x268d 0x01 0x03 0x7a 0x26c0 0x2877 0x01 0x03 0x7c 0x8d68 0x8dfd 0x01 0x03 0x80 0x9376 0x93dc 0x02 0x03 0x80 0x93dd 0x9569 0x01 0x03 0x81 0x956a 0x9636 0x01 0x03 0x81 0x9637 0x9681 0x02 0x03 0x81 0x9682 0x96c2 0x03 0x03 0x81 0x96c3 0x96f9 0x01 0x03 0x82 0x96fa 0x99ff 0x01 0x03 0x82 0x9a00 0x9a74 0x02 0x03 0x82 0x9a75 0x9ae1 0x01 0x03 0x83 0x9ae2 0x9db3 0x01 0x03 0x83 0x9db4 0x9e2c 0x02 0x03 0x83 0x9e2d 0xa16c 0x01 0x03 0x83 0xa16d 0xa1d5 0x02 0x03 0x83 0xa1d6 0xa1f2 0x03 0x03 0x83 0xa1f3 0xa275 0x01 0x03 0x84 0xa276 0xa37f 0x01 0x03 0x84 0xa380 0xa406 0x02 0x03 0x84 0xa407 0xa40b 0x03 0x03 0x84 0xa40c 0xa738 0x01 0x03 0x84 0xa739 0xa7c3 0x02 0x03 0x84 0xa7c4 0xa7c4 0x03 0x03 0x84 0xa7c5 0xaa45 0x01 0x03 0x8a 0xd7c8 0xda68 0x01 0x03 0x8a 0xda69 0xdaf4 0x02 0x03 0x8a 0xdaf5 0xdda3 0x01 0x03 0x9c 0x10384 0x10682 0x01 0x03 0x9c 0x10683 0x106d8 0x02 0x03 0x9c 0x106d9 0x10707 0x03 0x03 0xa1 0x10bea 0x10d47 0x01 0x04 0x33 0x00 0x00 0x03 0x04 0x34 0x00 0x00 0x02 0x04 0x35 0x00 0x00 0x01 0x04 0x36 0x00 0x00 0x01 0x04 0x37 0x00 0x00 0x01 0x04 0x38 0x00 0x00 0x03 0x05 0x3d 0x00 0x00 0x01 0x05 0x3e 0x00 0x00 0x01 0x05 0x47 0x00 0x00 0x03 0x07 0x104 0x2a6e8 0x2a7ec 0x03 0x07 0x104 0x2a7ed 0x2ba5c 0x01 0x07 0x107 0x2d2a8 0x2dfb4 0x01 0x07 0x107 0x2dfb5 0x2e298 0x02 0x07 0x107 0x2e299 0x2edec 0x03 0x07 0x11b 0x25030 0x25d64 0x03 0x07 0x11b 0x25d65 0x27344 0x01 0x07 0x146 0x1e208 0x1fd4c 0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				samsung,acl_off_tx_cmds_revA = [29 00 00 00 00 00 02 55 00];
				qcom,mdss-dsi-underflow-color = <0xff>;
				samsung,acl_on_tx_cmds_revA = [29 00 00 00 00 00 03 b0 90 9b 29 00 00 00 00 00 08 9b 00 00 00 24 63 00 00 29 00 00 00 00 00 03 b0 9f 9b 29 00 00 00 00 00 02 9b 00 29 00 00 00 00 00 02 55 01];
				samsung,level2_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 fc a5 a5];
				qcom,mdss-dsi-t-clk-post = <0x19>;
				samsung,ldi_debug2_rx_cmds_revA = [06 01 00 00 00 00 01 ee 01 00];
				qcom,mdss-dsi-lane-2-state;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 08 c5 11 10 50 50 a0 50 a0 29 00 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,poc_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 20 00 00 00 00 00 00 18 04 29 00 00 00 00 00 02 c0 03];
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];
				samsung,level1_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 a5 a5];
				samsung,pointing_gpara;
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c8 22 00];
				samsung,dia_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 3b 91 29 01 00 00 00 00 02 91 01 29 01 00 00 00 00 03 f0 a5 5a];
				samsung,flash_gamma_tx_cmds_revA = [39 01 00 00 00 00 0a c1 00 00 6b 00 00 00 c1 00 00 39 01 00 00 0a 00 02 c0 03];
				samsung,lpm_ctrl_hlpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 04 89 40];
				samsung,ccb_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b7 00 2a 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,flash_spi_rd_manufacture_id = [08 00 01 9f 08 00 01];
				samsung,poc_erase_delay_us = <0x61a80>;
				samsung,support_poc_driver;
				samsung,level0_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 9f 5a 5a];
				samsung,lpm_ctrl_hlpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 07 7d 40];
				samsung,flash_spi_wr_enable = <0x8000106>;
				samsung,gamma_mode2_hbm_tx_cmds_revA = [29 01 00 00 00 00 02 53 e0 29 01 00 00 00 00 03 b0 05 c6 29 01 00 00 00 00 03 c6 00 00 29 01 00 00 00 00 03 b0 80 9a 29 01 00 00 00 00 02 9a 80 29 01 00 00 00 00 03 b0 0b 92 29 01 00 00 00 00 02 92 6f 29 01 00 00 00 00 03 b0 2d c6 29 01 00 00 00 00 02 c6 19 29 01 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 f7 0f];
				samsung,dynamic_mipi_clk_timing_table = <0x2da83b80 0x2d7a74c0 0x2da83b80 0x2f62bcc0>;
				samsung,lpm_off_aor_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 f2 b0 29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 08 c6 01 77 ff 0d c0 16 01 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 01 6e 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];
				samsung,copr_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 e1 00 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-mdp-trigger = "none";
				samsung,vrr_tx_cmds_revC = [29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 03 b0 42 cb 29 00 00 00 00 00 09 cb 32 66 32 66 32 66 32 66 29 00 00 00 00 00 03 b0 62 cb 29 00 00 00 00 00 09 cb 18 50 18 50 18 50 18 50 29 00 00 00 00 00 03 b0 00 9a 29 00 00 00 00 00 02 9a 00 29 00 00 00 00 00 05 b9 00 00 00 00 29 00 00 00 00 00 02 f2 b2 29 00 00 00 00 00 03 b0 01 f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 03 b0 06 f2 29 00 00 00 00 00 03 f2 00 00 29 00 00 00 00 00 03 b0 0b f2 29 00 00 00 00 00 03 f2 00 00 29 00 00 00 00 00 02 f7 0f];
				qcom,mdss-dsi-bl-max-level = <0x1fe>;
				samsung,support_early_id_read;
				samsung,support_vrr_based_bl;
				samsung,support_ddi_spi;
				samsung,poc_post_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00 29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 02 c0 00];
				qcom,mdss-dsi-panel-blackness-level = <0x05>;
				samsung,flash_gamma_post_tx_cmds_revA = [39 01 00 00 00 00 02 c0 00 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 f1 a5 a5];
				samsung,pll_ssc_disabled;
				samsung,esc-clk-128M;
				samsung,support_hmt;
				samsung,poc_read_tx_cmds_revA = <0x29000000 0xec1 0x6b 0x00 0x04 0x1290000 0x02 0xc0032900 0x00 0x3b00cfb>;
				samsung,mcd_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 19 f4 29 01 00 00 00 00 02 f4 10 29 01 00 00 00 00 03 b0 32 cb 29 01 00 00 00 00 04 cb 0f 00 02 29 01 00 00 00 00 03 b0 59 cb 29 01 00 00 00 00 02 cb 6f 29 01 00 00 00 00 03 b0 6f cb 29 01 00 00 00 00 04 cb 0f 00 02 29 01 00 00 00 00 03 b0 95 cb 29 01 00 00 00 00 02 cb 6f 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 00 9e ab 00 29 01 00 00 00 00 03 b0 04 cc 29 01 00 00 00 00 02 cc 12 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 d1 9a 29 00 00 00 00 00 04 9a 08 08 40 29 00 00 00 00 00 02 53 23 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,flash_spi_rd_data = [08 00 04 03 00 00 00 08 10 00];
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 6e 01 00];
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x08 0x02 0x01 0x01 0x01 0x0a 0x02 0x02 0x02 0x02 0x0c 0x03 0x03 0x03 0x03 0x0e 0x04 0x04 0x04 0x04 0x11 0x04 0x05 0x05 0x05 0x14 0x05 0x06 0x06 0x06 0x18 0x06 0x07 0x07 0x07 0x1b 0x07 0x08 0x08 0x08 0x1f 0x08 0x09 0x09 0x09 0x22 0x08 0x0a 0x0a 0x0a 0x26 0x09 0x0b 0x0b 0x0b 0x2a 0x0a 0x0c 0x0c 0x0c 0x2e 0x0b 0x0d 0x0d 0x0d 0x33 0x0c 0x0e 0x0e 0x0e 0x37 0x0d 0x0f 0x0f 0x0f 0x3b 0x0f 0x10 0x10 0x10 0x40 0x10 0x11 0x11 0x11 0x44 0x11 0x12 0x12 0x12 0x49 0x12 0x13 0x13 0x13 0x4e 0x13 0x14 0x14 0x14 0x53 0x14 0x15 0x15 0x15 0x57 0x15 0x16 0x16 0x16 0x5c 0x17 0x17 0x17 0x17 0x61 0x18 0x18 0x18 0x18 0x66 0x19 0x19 0x19 0x19 0x6c 0x1a 0x1a 0x1a 0x1a 0x71 0x1c 0x1b 0x1b 0x1b 0x76 0x1d 0x1c 0x1c 0x1c 0x7b 0x1e 0x1d 0x1d 0x1d 0x81 0x20 0x1e 0x1e 0x1e 0x86 0x21 0x1f 0x1f 0x1f 0x8c 0x22 0x20 0x20 0x20 0x91 0x24 0x21 0x21 0x21 0x97 0x25 0x22 0x22 0x22 0x9d 0x26 0x23 0x23 0x23 0xa2 0x28 0x24 0x24 0x24 0xa8 0x29 0x25 0x25 0x25 0xae 0x2a 0x26 0x26 0x26 0xb4 0x2c 0x27 0x27 0x27 0xba 0x2d 0x28 0x28 0x28 0xbf 0x2f 0x29 0x29 0x29 0xc5 0x30 0x2a 0x2a 0x2a 0xcb 0x32 0x2b 0x2b 0x2b 0xd2 0x33 0x2c 0x2c 0x2c 0xd8 0x35 0x2d 0x2d 0x2d 0xde 0x36 0x2e 0x2e 0x2e 0xe4 0x38 0x2f 0x2f 0x2f 0xea 0x39 0x30 0x30 0x30 0xf1 0x3b 0x31 0x31 0x31 0xf7 0x3c 0x32 0x32 0x32 0xfd 0x3e 0x33 0x33 0x33 0x104 0x3f 0x34 0x34 0x34 0x10a 0x41 0x35 0x35 0x35 0x111 0x43 0x36 0x36 0x36 0x117 0x44 0x37 0x37 0x37 0x11e 0x46 0x38 0x38 0x38 0x124 0x47 0x39 0x39 0x39 0x12b 0x49 0x3a 0x3a 0x3a 0x131 0x4b 0x3b 0x3b 0x3b 0x138 0x4c 0x3c 0x3c 0x3c 0x13f 0x4e 0x3d 0x3d 0x3d 0x146 0x50 0x3e 0x3e 0x3e 0x14c 0x51 0x3f 0x3f 0x3f 0x153 0x53 0x40 0x40 0x40 0x15a 0x55 0x41 0x41 0x41 0x161 0x56 0x42 0x42 0x42 0x168 0x58 0x43 0x43 0x43 0x16f 0x5a 0x44 0x44 0x44 0x176 0x5b 0x45 0x45 0x45 0x17d 0x5d 0x46 0x46 0x46 0x184 0x5f 0x47 0x47 0x47 0x18b 0x60 0x48 0x48 0x48 0x192 0x62 0x49 0x49 0x49 0x199 0x64 0x4a 0x4a 0x4a 0x1a0 0x66 0x4b 0x4b 0x4b 0x1a7 0x67 0x4c 0x4c 0x4c 0x1af 0x69 0x4d 0x4d 0x4d 0x1b6 0x6b 0x4e 0x4e 0x4e 0x1bd 0x6d 0x4f 0x4f 0x4f 0x1c4 0x6f 0x50 0x50 0x50 0x1cc 0x70 0x51 0x51 0x51 0x1d3 0x72 0x52 0x52 0x52 0x1db 0x74 0x53 0x53 0x53 0x1e2 0x76 0x54 0x54 0x54 0x1e9 0x78 0x55 0x55 0x55 0x1f1 0x79 0x56 0x56 0x56 0x1f8 0x7b 0x57 0x57 0x57 0x200 0x7d 0x58 0x58 0x58 0x207 0x7f 0x59 0x59 0x59 0x20f 0x81 0x5a 0x5a 0x5a 0x217 0x83 0x5b 0x5b 0x5b 0x21e 0x84 0x5c 0x5c 0x5c 0x226 0x86 0x5d 0x5d 0x5d 0x22d 0x88 0x5e 0x5e 0x5e 0x235 0x8a 0x5f 0x5f 0x5f 0x23d 0x8c 0x60 0x60 0x60 0x245 0x8e 0x61 0x61 0x61 0x24c 0x90 0x62 0x62 0x62 0x254 0x92 0x63 0x63 0x63 0x25c 0x94 0x64 0x64 0x64 0x264 0x95 0x65 0x65 0x65 0x26c 0x97 0x66 0x66 0x66 0x274 0x99 0x67 0x67 0x67 0x27b 0x9b 0x68 0x68 0x68 0x283 0x9d 0x69 0x69 0x69 0x28b 0x9f 0x6a 0x6a 0x6a 0x293 0xa1 0x6b 0x6b 0x6b 0x29b 0xa3 0x6c 0x6c 0x6c 0x2a3 0xa5 0x6d 0x6d 0x6d 0x2ab 0xa7 0x6e 0x6e 0x6e 0x2b3 0xa9 0x6f 0x6f 0x6f 0x2bc 0xab 0x70 0x70 0x70 0x2c4 0xad 0x71 0x71 0x71 0x2cc 0xaf 0x72 0x72 0x72 0x2d4 0xb1 0x73 0x73 0x73 0x2dc 0xb3 0x74 0x74 0x74 0x2e4 0xb5 0x75 0x75 0x75 0x2ed 0xb7 0x76 0x76 0x76 0x2f5 0xb9 0x77 0x77 0x77 0x2fd 0xbb 0x78 0x78 0x78 0x305 0xbd 0x79 0x79 0x79 0x30e 0xbf 0x7a 0x7a 0x7a 0x316 0xc1 0x7b 0x7b 0x7b 0x31e 0xc3 0x7c 0x7c 0x7c 0x327 0xc5 0x7d 0x7d 0x7d 0x32f 0xc7 0x7e 0x7e 0x7e 0x337 0xc9 0x7f 0x7f 0x7f 0x340 0xcb 0x80 0x80 0x80 0x348 0xcd 0x81 0x81 0x81 0x351 0xcf 0x82 0x82 0x82 0x359 0xd1 0x83 0x83 0x83 0x362 0xd3 0x84 0x84 0x84 0x36a 0xd6 0x85 0x85 0x85 0x373 0xd8 0x86 0x86 0x86 0x37b 0xda 0x87 0x87 0x87 0x384 0xdc 0x88 0x88 0x88 0x38d 0xde 0x89 0x89 0x89 0x395 0xe0 0x8a 0x8a 0x8a 0x39e 0xe2 0x8b 0x8b 0x8b 0x3a6 0xe4 0x8c 0x8c 0x8c 0x3af 0xe6 0x8d 0x8d 0x8d 0x3b8 0xe9 0x8e 0x8e 0x8e 0x3c1 0xeb 0x8f 0x8f 0x8f 0x3c9 0xed 0x90 0x90 0x90 0x3d2 0xef 0x91 0x91 0x91 0x3db 0xf1 0x92 0x92 0x92 0x3e4 0xf3 0x93 0x93 0x93 0x3ec 0xf5 0x94 0x94 0x94 0x3f5 0xf8 0x95 0x95 0x95 0x3fe 0xfa 0x96 0x96 0x96 0x407 0xfc 0x97 0x97 0x97 0x410 0xfe 0x98 0x98 0x98 0x419 0x100 0x99 0x99 0x99 0x422 0x102 0x9a 0x9a 0x9a 0x42b 0x105 0x9b 0x9b 0x9b 0x433 0x107 0x9c 0x9c 0x9c 0x43c 0x109 0x9d 0x9d 0x9d 0x445 0x10b 0x9e 0x9e 0x9e 0x44e 0x10d 0x9f 0x9f 0x9f 0x457 0x10f 0xa0 0xa0 0xa0 0x460 0x112 0xa1 0xa1 0xa1 0x469 0x114 0xa2 0xa2 0xa2 0x473 0x116 0xa3 0xa3 0xa3 0x47c 0x118 0xa4 0xa4 0xa4 0x485 0x11b 0xa5 0xa5 0xa5 0x48e 0x11d 0xa6 0xa6 0xa6 0x497 0x11f 0xa7 0xa7 0xa7 0x4a0 0x121 0xa8 0xa8 0xa8 0x4a9 0x123 0xa9 0xa9 0xa9 0x4b2 0x126 0xaa 0xaa 0xaa 0x4bc 0x128 0xab 0xab 0xab 0x4c5 0x12a 0xac 0xac 0xac 0x4ce 0x12c 0xad 0xad 0xad 0x4d7 0x12f 0xae 0xae 0xae 0x4e1 0x131 0xaf 0xaf 0xaf 0x4ea 0x133 0xb0 0xb0 0xb0 0x4f3 0x136 0xb1 0xb1 0xb1 0x4fc 0x138 0xb2 0xb2 0xb2 0x506 0x13a 0xb3 0xb3 0xb3 0x50f 0x13c 0xb4 0xb4 0xb4 0x518 0x13f 0xb5 0xb5 0xb5 0x522 0x141 0xb6 0xb6 0xb6 0x52b 0x143 0xb7 0xb7 0xb7 0x535 0x146 0xb8 0xb8 0xb8 0x53e 0x148 0xb9 0xb9 0xb9 0x548 0x14a 0xba 0xba 0xba 0x551 0x14c 0xbb 0xbb 0xbb 0x55a 0x14f 0xbc 0xbc 0xbc 0x564 0x151 0xbd 0xbd 0xbd 0x56d 0x153 0xbe 0xbe 0xbe 0x577 0x156 0xbf 0xbf 0xbf 0x580 0x158 0xc0 0xc0 0xc0 0x58a 0x15a 0xc1 0xc1 0xc1 0x594 0x15d 0xc2 0xc2 0xc2 0x59d 0x15f 0xc3 0xc3 0xc3 0x5a7 0x161 0xc4 0xc4 0xc4 0x5b0 0x164 0xc5 0xc5 0xc5 0x5ba 0x166 0xc6 0xc6 0xc6 0x5c4 0x168 0xc7 0xc7 0xc7 0x5cd 0x16b 0xc8 0xc8 0xc8 0x5d7 0x16d 0xc9 0xc9 0xc9 0x5e0 0x16f 0xca 0xca 0xca 0x5ea 0x172 0xcb 0xcb 0xcb 0x5f4 0x174 0xcc 0xcc 0xcc 0x5fe 0x177 0xcd 0xcd 0xcd 0x607 0x179 0xce 0xce 0xce 0x611 0x17b 0xcf 0xcf 0xcf 0x61b 0x17e 0xd0 0xd0 0xd0 0x625 0x180 0xd1 0xd1 0xd1 0x62e 0x183 0xd2 0xd2 0xd2 0x638 0x185 0xd3 0xd3 0xd3 0x642 0x187 0xd4 0xd4 0xd4 0x64c 0x18a 0xd5 0xd5 0xd5 0x656 0x18c 0xd6 0xd6 0xd6 0x660 0x18f 0xd7 0xd7 0xd7 0x669 0x191 0xd8 0xd8 0xd8 0x673 0x193 0xd9 0xd9 0xd9 0x67d 0x196 0xda 0xda 0xda 0x687 0x198 0xdb 0xdb 0xdb 0x691 0x19b 0xdc 0xdc 0xdc 0x69b 0x19d 0xdd 0xdd 0xdd 0x6a5 0x19f 0xde 0xde 0xde 0x6af 0x1a2 0xdf 0xdf 0xdf 0x6b9 0x1a4 0xe0 0xe0 0xe0 0x6c3 0x1a7 0xe1 0xe1 0xe1 0x6cd 0x1a9 0xe2 0xe2 0xe2 0x6d7 0x1ac 0xe3 0xe3 0xe3 0x6e1 0x1ae 0xe4 0xe4 0xe4 0x6eb 0x1b1 0xe5 0xe5 0xe5 0x6f5 0x1b3 0xe6 0xe6 0xe6 0x6ff 0x1b5 0xe7 0xe7 0xe7 0x709 0x1b8 0xe8 0xe8 0xe8 0x713 0x1ba 0xe9 0xe9 0xe9 0x71d 0x1bd 0xea 0xea 0xea 0x727 0x1bf 0xeb 0xeb 0xeb 0x732 0x1c2 0xec 0xec 0xec 0x73c 0x1c4 0xed 0xed 0xed 0x746 0x1c7 0xee 0xee 0xee 0x750 0x1c9 0xef 0xef 0xef 0x75a 0x1cc 0xf0 0xf0 0xf0 0x764 0x1ce 0xf1 0xf1 0xf1 0x76f 0x1d1 0xf2 0xf2 0xf2 0x779 0x1d3 0xf3 0xf3 0xf3 0x783 0x1d6 0xf4 0xf4 0xf4 0x78d 0x1d8 0xf5 0xf5 0xf5 0x798 0x1db 0xf6 0xf6 0xf6 0x7a2 0x1dd 0xf7 0xf7 0xf7 0x7ac 0x1e0 0xf8 0xf8 0xf8 0x7b7 0x1e2 0xf9 0xf9 0xf9 0x7c1 0x1e5 0xfa 0xfa 0xfa 0x7cb 0x1e7 0xfb 0xfb 0xfb 0x7d6 0x1ea 0xfc 0xfc 0xfc 0x7e0 0x1ec 0xfd 0xfd 0xfd 0x7ea 0x1ef 0xfe 0xfe 0xfe 0x7f5 0x1f1 0xff 0xff 0xff 0x7ff 0x1f4>;
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 a1 14 0b];
				samsung,flash_gamma_pre_tx_cmds1_revA = <0x39010000 0x3f0 0x5a5a3901 0x00 0x3f1f1a2 0x39010000 0x2c0 0x2390100 0x10004 0x71030000 0x39010000 0xac1 0x600 0x00 0x390100 0x10002 0xc0032900 0x00 0xac10000 0x1400000 0x40000039 0x100000a 0x2c003>;
				samsung,vrr_tx_cmds_revA = <0x29000000 0x260 0x290000 0x03 0xb042cb29 0x00 0x9cb00 0x00 0x29 0x00 0x3b062 0xcb290000 0x09 0xcb000000 0x00 0x290000 0x03 0xb0009a29 0x00 0x29a00 0x29000000 0x3b0 0x16f62900 0x00 0x2f60029 0x00 0x5b900 0x29 0x00 0x2f200 0x29000000 0x3b0 0x1f22900 0x00 0x2f20029 0x00 0x3b006 0xf2290000 0x03 0xf2000029 0x00 0x3b00b 0xf2290000 0x03 0xf2000029 0x00 0x2f70f>;
				samsung,spi_if_sel_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 28 d8 29 00 00 00 00 00 02 d8 c0 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,ldi_debug6_rx_cmds_revA = [06 01 00 00 00 00 01 e9 02 00];
				qcom,display-type = "secondary";
				qcom,mdss-dsi-pixel-packing = "loose";
				samsung,display_on_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2901 0x00 0x39fa5a5 0x5010000 0x15000129 0x29010000 0x39f 0x5a5a2900 0x00 0x3f0a5a5>;
				samsung,poc_write_loop_end_tx_cmds_revA = [29 00 00 00 01 00 0e c1 00 00 ff 32 00 00 00 00 00 00 80 04 01];
				samsung,hmt_candela_map_table_revA = <0x00 0x00 0x00 0x199 0x19 0x01 0x01 0x01 0x19f 0x1a 0x02 0x02 0x02 0x1a6 0x1a 0x03 0x03 0x03 0x1ac 0x1a 0x04 0x04 0x04 0x1b3 0x1b 0x05 0x05 0x05 0x1b9 0x1b 0x06 0x06 0x06 0x1c0 0x1c 0x07 0x07 0x07 0x1c6 0x1c 0x08 0x08 0x08 0x1cc 0x1d 0x09 0x09 0x09 0x1d3 0x1d 0x0a 0x0a 0x0a 0x1d9 0x1e 0x0b 0x0b 0x0b 0x1e0 0x1e 0x0c 0x0c 0x0c 0x1e6 0x1f 0x0d 0x0d 0x0d 0x1ed 0x1f 0x0e 0x0e 0x0e 0x1f3 0x20 0x0f 0x0f 0x0f 0x1f9 0x20 0x10 0x10 0x10 0x200 0x21 0x11 0x11 0x11 0x206 0x21 0x12 0x12 0x12 0x20d 0x22 0x13 0x13 0x13 0x213 0x22 0x14 0x14 0x14 0x219 0x22 0x15 0x15 0x15 0x220 0x23 0x16 0x16 0x16 0x226 0x23 0x17 0x17 0x17 0x22d 0x24 0x18 0x18 0x18 0x233 0x24 0x19 0x19 0x19 0x23a 0x25 0x1a 0x1a 0x1a 0x240 0x25 0x1b 0x1b 0x1b 0x246 0x26 0x1c 0x1c 0x1c 0x24d 0x26 0x1d 0x1d 0x1d 0x253 0x27 0x1e 0x1e 0x1e 0x25a 0x27 0x1f 0x1f 0x1f 0x260 0x28 0x20 0x20 0x20 0x267 0x28 0x21 0x21 0x21 0x26d 0x29 0x22 0x22 0x22 0x273 0x29 0x23 0x23 0x23 0x27a 0x2a 0x24 0x24 0x24 0x280 0x2a 0x25 0x25 0x25 0x287 0x2a 0x26 0x26 0x26 0x28d 0x2b 0x27 0x27 0x27 0x294 0x2b 0x28 0x28 0x28 0x29a 0x2c 0x29 0x29 0x29 0x2a0 0x2c 0x2a 0x2a 0x2a 0x2a7 0x2d 0x2b 0x2b 0x2b 0x2ad 0x2d 0x2c 0x2c 0x2c 0x2b4 0x2e 0x2d 0x2d 0x2d 0x2ba 0x2e 0x2e 0x2e 0x2e 0x2c0 0x2f 0x2f 0x2f 0x2f 0x2c7 0x2f 0x30 0x30 0x30 0x2cd 0x30 0x31 0x31 0x31 0x2d4 0x30 0x32 0x32 0x32 0x2da 0x31 0x33 0x33 0x33 0x2e1 0x31 0x34 0x34 0x34 0x2e7 0x32 0x35 0x35 0x35 0x2ed 0x32 0x36 0x36 0x36 0x2f4 0x32 0x37 0x37 0x37 0x2fa 0x33 0x38 0x38 0x38 0x301 0x33 0x39 0x39 0x39 0x307 0x34 0x3a 0x3a 0x3a 0x30e 0x34 0x3b 0x3b 0x3b 0x314 0x35 0x3c 0x3c 0x3c 0x31a 0x35 0x3d 0x3d 0x3d 0x321 0x36 0x3e 0x3e 0x3e 0x327 0x36 0x3f 0x3f 0x3f 0x32e 0x37 0x40 0x40 0x40 0x334 0x37 0x41 0x41 0x41 0x33b 0x38 0x42 0x42 0x42 0x341 0x38 0x43 0x43 0x43 0x347 0x39 0x44 0x44 0x44 0x34e 0x39 0x45 0x45 0x45 0x354 0x3a 0x46 0x46 0x46 0x35b 0x3a 0x47 0x47 0x47 0x361 0x3a 0x48 0x48 0x48 0x367 0x3b 0x49 0x49 0x49 0x36e 0x3b 0x4a 0x4a 0x4a 0x374 0x3c 0x4b 0x4b 0x4b 0x37b 0x3c 0x4c 0x4c 0x4c 0x381 0x3d 0x4d 0x4d 0x4d 0x388 0x3d 0x4e 0x4e 0x4e 0x38e 0x3e 0x4f 0x4f 0x4f 0x394 0x3e 0x50 0x50 0x50 0x39b 0x3f 0x51 0x51 0x51 0x3a1 0x3f 0x52 0x52 0x52 0x3a8 0x40 0x53 0x53 0x53 0x3ae 0x40 0x54 0x54 0x54 0x3b5 0x41 0x55 0x55 0x55 0x3bb 0x41 0x56 0x56 0x56 0x3c1 0x42 0x57 0x57 0x57 0x3c8 0x42 0x58 0x58 0x58 0x3ce 0x42 0x59 0x59 0x59 0x3d5 0x43 0x5a 0x5a 0x5a 0x3db 0x43 0x5b 0x5b 0x5b 0x3e2 0x44 0x5c 0x5c 0x5c 0x3e8 0x44 0x5d 0x5d 0x5d 0x3ee 0x45 0x5e 0x5e 0x5e 0x3f5 0x45 0x5f 0x5f 0x5f 0x3fb 0x46 0x60 0x60 0x60 0x402 0x46 0x61 0x61 0x61 0x408 0x47 0x62 0x62 0x62 0x40f 0x47 0x63 0x63 0x63 0x415 0x48 0x64 0x64 0x64 0x41b 0x48 0x65 0x65 0x65 0x422 0x49 0x66 0x66 0x66 0x428 0x49 0x67 0x67 0x67 0x42f 0x4a 0x68 0x68 0x68 0x435 0x4a 0x69 0x69 0x69 0x43b 0x4a 0x6a 0x6a 0x6a 0x442 0x4b 0x6b 0x6b 0x6b 0x448 0x4b 0x6c 0x6c 0x6c 0x44f 0x4c 0x6d 0x6d 0x6d 0x455 0x4c 0x6e 0x6e 0x6e 0x45c 0x4d 0x6f 0x6f 0x6f 0x462 0x4d 0x70 0x70 0x70 0x468 0x4e 0x71 0x71 0x71 0x46f 0x4e 0x72 0x72 0x72 0x475 0x4f 0x73 0x73 0x73 0x47c 0x4f 0x74 0x74 0x74 0x482 0x50 0x75 0x75 0x75 0x489 0x50 0x76 0x76 0x76 0x48f 0x51 0x77 0x77 0x77 0x495 0x51 0x78 0x78 0x78 0x49c 0x52 0x79 0x79 0x79 0x4a2 0x52 0x7a 0x7a 0x7a 0x4a9 0x52 0x7b 0x7b 0x7b 0x4af 0x53 0x7c 0x7c 0x7c 0x4b6 0x53 0x7d 0x7d 0x7d 0x4bc 0x54 0x7e 0x7e 0x7e 0x4c2 0x54 0x7f 0x7f 0x7f 0x4c9 0x55 0x80 0x80 0x80 0x4cf 0x55 0x81 0x81 0x81 0x4d6 0x56 0x82 0x82 0x82 0x4dc 0x56 0x83 0x83 0x83 0x4e2 0x57 0x84 0x84 0x84 0x4e9 0x57 0x85 0x85 0x85 0x4ef 0x58 0x86 0x86 0x86 0x4f6 0x58 0x87 0x87 0x87 0x4fc 0x59 0x88 0x88 0x88 0x503 0x59 0x89 0x89 0x89 0x509 0x5a 0x8a 0x8a 0x8a 0x50f 0x5a 0x8b 0x8b 0x8b 0x516 0x5a 0x8c 0x8c 0x8c 0x51c 0x5b 0x8d 0x8d 0x8d 0x523 0x5b 0x8e 0x8e 0x8e 0x529 0x5c 0x8f 0x8f 0x8f 0x530 0x5c 0x90 0x90 0x90 0x536 0x5d 0x91 0x91 0x91 0x53c 0x5d 0x92 0x92 0x92 0x543 0x5e 0x93 0x93 0x93 0x549 0x5e 0x94 0x94 0x94 0x550 0x5f 0x95 0x95 0x95 0x556 0x5f 0x96 0x96 0x96 0x55d 0x60 0x97 0x97 0x97 0x563 0x60 0x98 0x98 0x98 0x569 0x61 0x99 0x99 0x99 0x570 0x61 0x9a 0x9a 0x9a 0x576 0x62 0x9b 0x9b 0x9b 0x57d 0x62 0x9c 0x9c 0x9c 0x583 0x62 0x9d 0x9d 0x9d 0x589 0x63 0x9e 0x9e 0x9e 0x590 0x63 0x9f 0x9f 0x9f 0x596 0x64 0xa0 0xa0 0xa0 0x59d 0x64 0xa1 0xa1 0xa1 0x5a3 0x65 0xa2 0xa2 0xa2 0x5aa 0x65 0xa3 0xa3 0xa3 0x5b0 0x66 0xa4 0xa4 0xa4 0x5b6 0x66 0xa5 0xa5 0xa5 0x5bd 0x67 0xa6 0xa6 0xa6 0x5c3 0x67 0xa7 0xa7 0xa7 0x5ca 0x68 0xa8 0xa8 0xa8 0x5d0 0x68 0xa9 0xa9 0xa9 0x5d7 0x69 0xaa 0xaa 0xaa 0x5dd 0x69 0xab 0xab 0xab 0x5e3 0x6a 0xac 0xac 0xac 0x5ea 0x6a 0xad 0xad 0xad 0x5f0 0x6a 0xae 0xae 0xae 0x5f7 0x6b 0xaf 0xaf 0xaf 0x5fd 0x6b 0xb0 0xb0 0xb0 0x604 0x6c 0xb1 0xb1 0xb1 0x60a 0x6c 0xb2 0xb2 0xb2 0x610 0x6d 0xb3 0xb3 0xb3 0x617 0x6d 0xb4 0xb4 0xb4 0x61d 0x6e 0xb5 0xb5 0xb5 0x624 0x6e 0xb6 0xb6 0xb6 0x62a 0x6f 0xb7 0xb7 0xb7 0x631 0x6f 0xb8 0xb8 0xb8 0x637 0x70 0xb9 0xb9 0xb9 0x63d 0x70 0xba 0xba 0xba 0x644 0x71 0xbb 0xbb 0xbb 0x64a 0x71 0xbc 0xbc 0xbc 0x651 0x72 0xbd 0xbd 0xbd 0x657 0x72 0xbe 0xbe 0xbe 0x65d 0x72 0xbf 0xbf 0xbf 0x664 0x73 0xc0 0xc0 0xc0 0x66a 0x73 0xc1 0xc1 0xc1 0x671 0x74 0xc2 0xc2 0xc2 0x677 0x74 0xc3 0xc3 0xc3 0x67e 0x75 0xc4 0xc4 0xc4 0x684 0x75 0xc5 0xc5 0xc5 0x68a 0x76 0xc6 0xc6 0xc6 0x691 0x76 0xc7 0xc7 0xc7 0x697 0x77 0xc8 0xc8 0xc8 0x69e 0x77 0xc9 0xc9 0xc9 0x6a4 0x78 0xca 0xca 0xca 0x6ab 0x78 0xcb 0xcb 0xcb 0x6b1 0x79 0xcc 0xcc 0xcc 0x6b7 0x79 0xcd 0xcd 0xcd 0x6be 0x7a 0xce 0xce 0xce 0x6c4 0x7a 0xcf 0xcf 0xcf 0x6cb 0x7a 0xd0 0xd0 0xd0 0x6d1 0x7b 0xd1 0xd1 0xd1 0x6d8 0x7b 0xd2 0xd2 0xd2 0x6de 0x7c 0xd3 0xd3 0xd3 0x6e4 0x7c 0xd4 0xd4 0xd4 0x6eb 0x7d 0xd5 0xd5 0xd5 0x6f1 0x7d 0xd6 0xd6 0xd6 0x6f8 0x7e 0xd7 0xd7 0xd7 0x6fe 0x7e 0xd8 0xd8 0xd8 0x704 0x7f 0xd9 0xd9 0xd9 0x70b 0x7f 0xda 0xda 0xda 0x711 0x80 0xdb 0xdb 0xdb 0x718 0x80 0xdc 0xdc 0xdc 0x71e 0x81 0xdd 0xdd 0xdd 0x725 0x81 0xde 0xde 0xde 0x72b 0x82 0xdf 0xdf 0xdf 0x731 0x82 0xe0 0xe0 0xe0 0x738 0x82 0xe1 0xe1 0xe1 0x73e 0x83 0xe2 0xe2 0xe2 0x745 0x83 0xe3 0xe3 0xe3 0x74b 0x84 0xe4 0xe4 0xe4 0x752 0x84 0xe5 0xe5 0xe5 0x758 0x85 0xe6 0xe6 0xe6 0x75e 0x85 0xe7 0xe7 0xe7 0x765 0x86 0xe8 0xe8 0xe8 0x76b 0x86 0xe9 0xe9 0xe9 0x772 0x87 0xea 0xea 0xea 0x778 0x87 0xeb 0xeb 0xeb 0x77f 0x88 0xec 0xec 0xec 0x785 0x88 0xed 0xed 0xed 0x78b 0x89 0xee 0xee 0xee 0x792 0x89 0xef 0xef 0xef 0x798 0x8a 0xf0 0xf0 0xf0 0x79f 0x8a 0xf1 0xf1 0xf1 0x7a5 0x8a 0xf2 0xf2 0xf2 0x7ab 0x8b 0xf3 0xf3 0xf3 0x7b2 0x8b 0xf4 0xf4 0xf4 0x7b8 0x8c 0xf5 0xf5 0xf5 0x7bf 0x8c 0xf6 0xf6 0xf6 0x7c5 0x8d 0xf7 0xf7 0xf7 0x7cc 0x8d 0xf8 0xf8 0xf8 0x7d2 0x8e 0xf9 0xf9 0xf9 0x7d8 0x8e 0xfa 0xfa 0xfa 0x7df 0x8f 0xfb 0xfb 0xfb 0x7e5 0x8f 0xfc 0xfc 0xfc 0x7ec 0x90 0xfd 0xfd 0xfd 0x7f2 0x90 0xfe 0xfe 0xfe 0x7f9 0x91 0xff 0xff 0xff 0x7ff 0x91>;
				samsung,poc_post_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				label = "ss_dsi_panel_S6E3FAB_AMB623ZF01_HD";
				samsung,self_grid_off_revA = [29 00 00 00 22 00 03 f0 5a 5a 29 00 00 00 00 00 03 7c 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,elvss_tx_cmds_revA = [29 00 00 00 00 00 04 b5 19 dc 16 29 00 00 00 00 00 03 b0 4a b5 29 00 00 00 00 00 02 b5 00];
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 23];
				qcom,platform-reset-gpio = <0x93 0x11 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x44aa20>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-lane-3-state;
				samsung,hbm_candela_map_table_revA = <0x00 0x100 0x100 0x28 0x1f6 0x01 0x101 0x101 0x30 0x1f8 0x02 0x102 0x102 0x38 0x1fa 0x03 0x103 0x103 0x40 0x1fc 0x04 0x104 0x104 0x47 0x1fe 0x05 0x105 0x105 0x4f 0x200 0x06 0x106 0x106 0x57 0x202 0x07 0x107 0x107 0x5f 0x204 0x08 0x108 0x108 0x67 0x206 0x09 0x109 0x109 0x6f 0x208 0x0a 0x10a 0x10a 0x77 0x20a 0x0b 0x10b 0x10b 0x7f 0x20c 0x0c 0x10c 0x10c 0x87 0x20e 0x0d 0x10d 0x10d 0x8f 0x210 0x0e 0x10e 0x10e 0x97 0x212 0x0f 0x10f 0x10f 0x9e 0x213 0x10 0x110 0x110 0xa6 0x215 0x11 0x111 0x111 0xae 0x217 0x12 0x112 0x112 0xb6 0x219 0x13 0x113 0x113 0xbe 0x21b 0x14 0x114 0x114 0xc6 0x21d 0x15 0x115 0x115 0xce 0x21f 0x16 0x116 0x116 0xd6 0x221 0x17 0x117 0x117 0xde 0x223 0x18 0x118 0x118 0xe6 0x225 0x19 0x119 0x119 0xed 0x227 0x1a 0x11a 0x11a 0xf5 0x229 0x1b 0x11b 0x11b 0xfd 0x22b 0x1c 0x11c 0x11c 0x105 0x22d 0x1d 0x11d 0x11d 0x10d 0x22f 0x1e 0x11e 0x11e 0x115 0x231 0x1f 0x11f 0x11f 0x11d 0x233 0x20 0x120 0x120 0x125 0x235 0x21 0x121 0x121 0x12d 0x237 0x22 0x122 0x122 0x135 0x239 0x23 0x123 0x123 0x13c 0x23a 0x24 0x124 0x124 0x144 0x23c 0x25 0x125 0x125 0x14c 0x23e 0x26 0x126 0x126 0x154 0x240 0x27 0x127 0x127 0x15c 0x242 0x28 0x128 0x128 0x164 0x244 0x29 0x129 0x129 0x16c 0x246 0x2a 0x12a 0x12a 0x174 0x248 0x2b 0x12b 0x12b 0x17c 0x24a 0x2c 0x12c 0x12c 0x184 0x24c 0x2d 0x12d 0x12d 0x18b 0x24e 0x2e 0x12e 0x12e 0x193 0x250 0x2f 0x12f 0x12f 0x19b 0x252 0x30 0x130 0x130 0x1a3 0x254 0x31 0x131 0x131 0x1ab 0x256 0x32 0x132 0x132 0x1b3 0x258 0x33 0x133 0x133 0x1bb 0x25a 0x34 0x134 0x134 0x1c3 0x25c 0x35 0x135 0x135 0x1cb 0x25e 0x36 0x136 0x136 0x1d3 0x260 0x37 0x137 0x137 0x1da 0x262 0x38 0x138 0x138 0x1e2 0x264 0x39 0x139 0x139 0x1ea 0x266 0x3a 0x13a 0x13a 0x1f2 0x268 0x3b 0x13b 0x13b 0x1fa 0x26a 0x3c 0x13c 0x13c 0x202 0x26c 0x3d 0x13d 0x13d 0x20a 0x26e 0x3e 0x13e 0x13e 0x212 0x270 0x3f 0x13f 0x13f 0x21a 0x272 0x40 0x140 0x140 0x222 0x274 0x41 0x141 0x141 0x22a 0x276 0x42 0x142 0x142 0x231 0x277 0x43 0x143 0x143 0x239 0x279 0x44 0x144 0x144 0x241 0x27b 0x45 0x145 0x145 0x249 0x27d 0x46 0x146 0x146 0x251 0x27f 0x47 0x147 0x147 0x259 0x281 0x48 0x148 0x148 0x261 0x283 0x49 0x149 0x149 0x269 0x285 0x4a 0x14a 0x14a 0x271 0x287 0x4b 0x14b 0x14b 0x279 0x289 0x4c 0x14c 0x14c 0x280 0x28b 0x4d 0x14d 0x14d 0x288 0x28d 0x4e 0x14e 0x14e 0x290 0x28f 0x4f 0x14f 0x14f 0x298 0x291 0x50 0x150 0x150 0x2a0 0x293 0x51 0x151 0x151 0x2a8 0x295 0x52 0x152 0x152 0x2b0 0x297 0x53 0x153 0x153 0x2b8 0x299 0x54 0x154 0x154 0x2c0 0x29b 0x55 0x155 0x155 0x2c8 0x29d 0x56 0x156 0x156 0x2cf 0x29e 0x57 0x157 0x157 0x2d7 0x2a0 0x58 0x158 0x158 0x2df 0x2a2 0x59 0x159 0x159 0x2e7 0x2a4 0x5a 0x15a 0x15a 0x2ef 0x2a6 0x5b 0x15b 0x15b 0x2f7 0x2a8 0x5c 0x15c 0x15c 0x2ff 0x2aa 0x5d 0x15d 0x15d 0x307 0x2ac 0x5e 0x15e 0x15e 0x30f 0x2ae 0x5f 0x15f 0x15f 0x317 0x2b0 0x60 0x160 0x160 0x31e 0x2b2 0x61 0x161 0x161 0x326 0x2b4 0x62 0x162 0x162 0x32e 0x2b6 0x63 0x163 0x163 0x336 0x2b8 0x64 0x164 0x164 0x33e 0x2ba 0x65 0x165 0x165 0x346 0x2bc 0x66 0x166 0x166 0x34e 0x2be 0x67 0x167 0x167 0x356 0x2c0 0x68 0x168 0x168 0x35e 0x2c2 0x69 0x169 0x169 0x366 0x2c4 0x6a 0x16a 0x16a 0x36d 0x2c6 0x6b 0x16b 0x16b 0x375 0x2c8 0x6c 0x16c 0x16c 0x37d 0x2ca 0x6d 0x16d 0x16d 0x385 0x2cc 0x6e 0x16e 0x16e 0x38d 0x2ce 0x6f 0x16f 0x16f 0x395 0x2d0 0x70 0x170 0x170 0x39d 0x2d2 0x71 0x171 0x171 0x3a5 0x2d4 0x72 0x172 0x172 0x3ad 0x2d6 0x73 0x173 0x173 0x3b5 0x2d8 0x74 0x174 0x174 0x3bd 0x2da 0x75 0x175 0x175 0x3c4 0x2db 0x76 0x176 0x176 0x3cc 0x2dd 0x77 0x177 0x177 0x3d4 0x2df 0x78 0x178 0x178 0x3dc 0x2e1 0x79 0x179 0x179 0x3e4 0x2e3 0x7a 0x17a 0x17a 0x3ec 0x2e5 0x7b 0x17b 0x17b 0x3f4 0x2e7 0x7c 0x17c 0x17c 0x3fc 0x2e9 0x7d 0x17d 0x17d 0x404 0x2eb 0x7e 0x17e 0x17e 0x40c 0x2ed 0x7f 0x17f 0x17f 0x413 0x2ef 0x80 0x180 0x180 0x41b 0x2f1 0x81 0x181 0x181 0x423 0x2f3 0x82 0x182 0x182 0x42b 0x2f5 0x83 0x183 0x183 0x433 0x2f7 0x84 0x184 0x184 0x43b 0x2f9 0x85 0x185 0x185 0x443 0x2fb 0x86 0x186 0x186 0x44b 0x2fd 0x87 0x187 0x187 0x453 0x2ff 0x88 0x188 0x188 0x45b 0x301 0x89 0x189 0x189 0x462 0x302 0x8a 0x18a 0x18a 0x46a 0x304 0x8b 0x18b 0x18b 0x472 0x306 0x8c 0x18c 0x18c 0x47a 0x308 0x8d 0x18d 0x18d 0x482 0x30a 0x8e 0x18e 0x18e 0x48a 0x30c 0x8f 0x18f 0x18f 0x492 0x30e 0x90 0x190 0x190 0x49a 0x310 0x91 0x191 0x191 0x4a2 0x312 0x92 0x192 0x192 0x4aa 0x314 0x93 0x193 0x193 0x4b1 0x316 0x94 0x194 0x194 0x4b9 0x318 0x95 0x195 0x195 0x4c1 0x31a 0x96 0x196 0x196 0x4c9 0x31c 0x97 0x197 0x197 0x4d1 0x31e 0x98 0x198 0x198 0x4d9 0x320 0x99 0x199 0x199 0x4e1 0x322 0x9a 0x19a 0x19a 0x4e9 0x324 0x9b 0x19b 0x19b 0x4f1 0x326 0x9c 0x19c 0x19c 0x4f9 0x328 0x9d 0x19d 0x19d 0x500 0x32a 0x9e 0x19e 0x19e 0x508 0x32c 0x9f 0x19f 0x19f 0x510 0x32e 0xa0 0x1a0 0x1a0 0x518 0x330 0xa1 0x1a1 0x1a1 0x520 0x332 0xa2 0x1a2 0x1a2 0x528 0x334 0xa3 0x1a3 0x1a3 0x530 0x336 0xa4 0x1a4 0x1a4 0x538 0x338 0xa5 0x1a5 0x1a5 0x540 0x33a 0xa6 0x1a6 0x1a6 0x548 0x33c 0xa7 0x1a7 0x1a7 0x550 0x33e 0xa8 0x1a8 0x1a8 0x557 0x33f 0xa9 0x1a9 0x1a9 0x55f 0x341 0xaa 0x1aa 0x1aa 0x567 0x343 0xab 0x1ab 0x1ab 0x56f 0x345 0xac 0x1ac 0x1ac 0x577 0x347 0xad 0x1ad 0x1ad 0x57f 0x349 0xae 0x1ae 0x1ae 0x587 0x34b 0xaf 0x1af 0x1af 0x58f 0x34d 0xb0 0x1b0 0x1b0 0x597 0x34f 0xb1 0x1b1 0x1b1 0x59f 0x351 0xb2 0x1b2 0x1b2 0x5a6 0x353 0xb3 0x1b3 0x1b3 0x5ae 0x355 0xb4 0x1b4 0x1b4 0x5b6 0x357 0xb5 0x1b5 0x1b5 0x5be 0x359 0xb6 0x1b6 0x1b6 0x5c6 0x35b 0xb7 0x1b7 0x1b7 0x5ce 0x35d 0xb8 0x1b8 0x1b8 0x5d6 0x35f 0xb9 0x1b9 0x1b9 0x5de 0x361 0xba 0x1ba 0x1ba 0x5e6 0x363 0xbb 0x1bb 0x1bb 0x5ee 0x365 0xbc 0x1bc 0x1bc 0x5f5 0x366 0xbd 0x1bd 0x1bd 0x5fd 0x368 0xbe 0x1be 0x1be 0x605 0x36a 0xbf 0x1bf 0x1bf 0x60d 0x36c 0xc0 0x1c0 0x1c0 0x615 0x36e 0xc1 0x1c1 0x1c1 0x61d 0x370 0xc2 0x1c2 0x1c2 0x625 0x372 0xc3 0x1c3 0x1c3 0x62d 0x374 0xc4 0x1c4 0x1c4 0x635 0x376 0xc5 0x1c5 0x1c5 0x63d 0x378 0xc6 0x1c6 0x1c6 0x644 0x37a 0xc7 0x1c7 0x1c7 0x64c 0x37c 0xc8 0x1c8 0x1c8 0x654 0x37e 0xc9 0x1c9 0x1c9 0x65c 0x380 0xca 0x1ca 0x1ca 0x664 0x382 0xcb 0x1cb 0x1cb 0x66c 0x384 0xcc 0x1cc 0x1cc 0x674 0x386 0xcd 0x1cd 0x1cd 0x67c 0x388 0xce 0x1ce 0x1ce 0x684 0x38a 0xcf 0x1cf 0x1cf 0x68c 0x38c 0xd0 0x1d0 0x1d0 0x693 0x38e 0xd1 0x1d1 0x1d1 0x69b 0x390 0xd2 0x1d2 0x1d2 0x6a3 0x392 0xd3 0x1d3 0x1d3 0x6ab 0x394 0xd4 0x1d4 0x1d4 0x6b3 0x396 0xd5 0x1d5 0x1d5 0x6bb 0x398 0xd6 0x1d6 0x1d6 0x6c3 0x39a 0xd7 0x1d7 0x1d7 0x6cb 0x39c 0xd8 0x1d8 0x1d8 0x6d3 0x39e 0xd9 0x1d9 0x1d9 0x6db 0x3a0 0xda 0x1da 0x1da 0x6e3 0x3a2 0xdb 0x1db 0x1db 0x6ea 0x3a3 0xdc 0x1dc 0x1dc 0x6f2 0x3a5 0xdd 0x1dd 0x1dd 0x6fa 0x3a7 0xde 0x1de 0x1de 0x702 0x3a9 0xdf 0x1df 0x1df 0x70a 0x3ab 0xe0 0x1e0 0x1e0 0x712 0x3ad 0xe1 0x1e1 0x1e1 0x71a 0x3af 0xe2 0x1e2 0x1e2 0x722 0x3b1 0xe3 0x1e3 0x1e3 0x72a 0x3b3 0xe4 0x1e4 0x1e4 0x732 0x3b5 0xe5 0x1e5 0x1e5 0x739 0x3b7 0xe6 0x1e6 0x1e6 0x741 0x3b9 0xe7 0x1e7 0x1e7 0x749 0x3bb 0xe8 0x1e8 0x1e8 0x751 0x3bd 0xe9 0x1e9 0x1e9 0x759 0x3bf 0xea 0x1ea 0x1ea 0x761 0x3c1 0xeb 0x1eb 0x1eb 0x769 0x3c3 0xec 0x1ec 0x1ec 0x771 0x3c5 0xed 0x1ed 0x1ed 0x779 0x3c7 0xee 0x1ee 0x1ee 0x781 0x3c9 0xef 0x1ef 0x1ef 0x788 0x3ca 0xf0 0x1f0 0x1f0 0x790 0x3cc 0xf1 0x1f1 0x1f1 0x798 0x3ce 0xf2 0x1f2 0x1f2 0x7a0 0x3d0 0xf3 0x1f3 0x1f3 0x7a8 0x3d2 0xf4 0x1f4 0x1f4 0x7b0 0x3d4 0xf5 0x1f5 0x1f5 0x7b8 0x3d6 0xf6 0x1f6 0x1f6 0x7c0 0x3d8 0xf7 0x1f7 0x1f7 0x7c8 0x3da 0xf8 0x1f8 0x1f8 0x7d0 0x3dc 0xf9 0x1f9 0x1f9 0x7d7 0x3de 0xfa 0x1fa 0x1fa 0x7df 0x3e0 0xfb 0x1fb 0x1fb 0x7e7 0x3e2 0xfc 0x1fc 0x1fc 0x7ef 0x3e4 0xfd 0x1fd 0x1fd 0x7f7 0x3e6 0xfe 0x1fe 0x1fe 0x7ff 0x3e8>;
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00];
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				samsung,rsc_4_frame_idle;
				samsung,poc_post_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,lpm_ctrl_alpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 00 18 00];
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				samsung,flash_spi_wr_status_reg2 = [08 00 02 31 00];
				samsung,level1_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a];
				ss,test_mode = <0x616>;
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00];
				samsung,poc_read_addr_idx = <0x08 0x09 0x0a>;
				samsung,copr_enable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x35e10915 0x15000000 0x00 0x1f00af 0x6300cf 0x830000 0x33f 0x8db009f 0x5300df 0x93008f 0x4300ef 0xa30000 0x33f 0x8db2900 0x00 0x3f0a5a5>;
				samsung,support_lp_rx_err_recovery;
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00];
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a>;
				samsung,poc_read_rx_cmds_revA = [06 01 00 00 00 00 01 fb 01 00];
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				samsung,lpm_on_aor_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 08 f0 29 00 00 00 00 00 07 c6 01 77 ff 0d c0 2f 29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,poc_image_size = <0x86912>;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
				samsung,esd-irq-trigger1 = "falling";
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 f2 b0 00 29 00 00 00 00 00 02 bb 28 29 00 00 00 00 00 03 b0 d1 9a 29 00 00 00 00 00 04 9a 00 00 00 29 00 00 00 00 00 02 69 00 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 b0 22 fd 29 00 00 00 00 00 02 fd 0c 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 02 53 22 29 00 00 00 00 00 03 b0 09 f4 29 00 00 00 00 00 02 f4 8a 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,disp-model = "AMB623ZF01";
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				samsung,flash_spi_wr_status_reg1_end = [08 00 02 01 5e];
				qcom,dynamic-mode-switch-enabled;
				samsung,poc_write_loop_data_add_tx_cmds_revA = [29 00 00 00 00 00 0e c1 00 00 ff 32 00 00 00 00 00 00 40 04 01];
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				samsung,dia_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 3b 91 29 01 00 00 00 00 02 91 02 29 01 00 00 00 00 03 f0 a5 5a];
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				qcom,mdss-dsi-lane-0-state;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 c6 01 07];
				samsung,hmt_disable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3b0af9a 0x29000000 0x39a 0x1862900 0x00 0x3b0c99a 0x29000000 0x29a 0x41290000 0x39 0xcb00119d 0x9d000000 0xdbdb 0x9b8dded3 0xd1c3cec4 0xc1cfdb5b 0x5bdb9bcd 0x9ed3d1c3 0xcec4c1db 0xdbdbc080 0x00 0x80808080 0x8080000b 0x60000 0x290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
				samsung,mcd_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 19 f4 29 01 00 00 00 00 02 f4 0e 29 01 00 00 00 00 03 b0 32 cb 29 01 00 00 00 00 04 cb 0b 00 06 29 01 00 00 00 00 03 b0 59 cb 29 01 00 00 00 00 02 cb 00 29 01 00 00 00 00 03 b0 6f cb 29 01 00 00 00 00 04 cb 0b 00 06 29 01 00 00 00 00 03 b0 95 cb 29 01 00 00 00 00 02 cb 00 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 9c 9e ab 9c 29 01 00 00 00 00 03 b0 04 cc 29 01 00 00 00 00 02 cc 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,support_factory_panel_swap;
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 a1 0b 00];
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				samsung,lpm_on_aor_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 11 e0 29 00 00 00 00 00 07 c6 01 77 ff 0d c0 2f 29 00 00 00 00 00 02 f2 b2 29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,poc_enable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3f1f1a2>;
				samsung,lpm_ctrl_hlpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 00 1b 00];
				qcom,mdss-dsi-t-clk-pre = <0x18>;
				samsung,vint_tx_cmds_revA = [29 00 00 00 00 00 03 b0 19 f4 29 00 00 00 00 00 02 f4 00];
				qcom,mdss-dsi-panel-hdr-enabled;
				samsung,lpm_ctrl_alpm_off_tx_cmds_revA = [29 00 00 00 00 00 02 bb 00];
				samsung,flash_spi_wr_page_program = [08 01 04 02 00 00 00 01 02 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 05 06 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 1e 5f];
				samsung,acl_map_table_revA = <0x02 0x01 0x03 0x01 0x04 0x01 0x05 0x01 0x06 0x01 0x07 0x01 0x08 0x01 0x09 0x01 0x0a 0x01 0x0b 0x01 0x0c 0x01 0x0d 0x01 0x0e 0x01 0x0f 0x01 0x10 0x01 0x11 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x18 0x01 0x19 0x01 0x1b 0x01 0x1d 0x01 0x1e 0x01 0x20 0x01 0x22 0x01 0x25 0x01 0x27 0x01 0x29 0x01 0x2c 0x01 0x2f 0x01 0x32 0x01 0x35 0x01 0x38 0x01 0x3c 0x01 0x40 0x01 0x44 0x01 0x48 0x01 0x4d 0x01 0x52 0x01 0x57 0x01 0x5d 0x01 0x62 0x01 0x69 0x01 0x6f 0x01 0x77 0x01 0x7e 0x01 0x86 0x01 0x8f 0x01 0x98 0x01 0xa2 0x01 0xac 0x01 0xb7 0x01 0xc3 0x01 0xcf 0x01 0xdc 0x01 0xea 0x01 0xf9 0x01 0x109 0x01 0x11a 0x01 0x12c 0x01 0x13c 0x01 0x14d 0x01 0x15e 0x01 0x165 0x01 0x16d 0x01 0x174 0x01 0x17c 0x01 0x183 0x01 0x18b 0x01 0x193 0x01 0x19c 0x01 0x1a4 0x01>;
				samsung,gm2_gamma_comp_revA = [29 01 00 00 00 00 00 00 00];
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 03 b0 00 00];
				samsung,support_gpara;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				samsung,support_gamma_mode2;
				samsung,poc_pre_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 29 01 00 00 1e 00 02 c0 03];
				samsung,ldi_debug7_rx_cmds_revA = [06 01 00 00 00 00 01 03 01 00];
				samsung,ub-con-det = <0x57b 0x03 0x00>;
				phandle = <0x74a>;
				qcom,dsi-select-sec-clocks = "mux_byte_clk1\0mux_pixel_clk1";
				samsung,lpm_ctrl_alpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 08 08 40];
				samsung,poc_write_addr_idx = <0x08 0x09 0x0a>;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 b0 05 c6 29 00 00 00 00 00 03 c6 16 00 29 00 00 00 00 00 03 b0 0b 92 29 00 00 00 00 00 02 92 6f 29 00 00 00 00 00 03 b0 2d c6 29 00 00 00 00 00 02 c6 19 29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 f7 0f];
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				samsung,ldi_debug_pps1_rx_cmds_revA = [06 01 00 00 00 00 01 a2 2d 00];
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00];
				samsung,poc_disable_tx_cmds_revA = <0x29000000 0x3f0 0xa5a52900 0x00 0x3f1a5a5>;
				samsung,poc_pre_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 00 02 00 00 00 00 10 04 29 01 00 00 0a 00 02 c0 03];
				samsung,hw_cursor_tx_cmds_revA = [29 00 00 00 00 00 0f e4 00 01 00 04 00 00 05 00 66 00 00 00 3c 1e];
				qcom,mdss-dsi-tx-eot-append;
				samsung,mdnie_tx_cmds_revA = [39 01 00 00 00 00 00 00 00];
				samsung,gamma_mode2_hmt_tx_cmds_revA = [29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 f7 0f];
				samsung,poc_erase_sector_addr_idx = <0x05 0x06 0x07>;
				qcom,mdss-dsi-border-color = <0x00>;
				samsung,ccb_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 b7 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 0b b1 29 00 00 00 00 00 02 b1 00 29 00 00 00 00 00 02 bb 20 29 00 00 00 00 00 03 b0 09 f4 29 00 00 00 00 00 02 f4 ca 29 00 00 00 00 00 03 51 00 00 29 01 00 00 00 00 02 53 20 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,flash_spi_wr_status_reg2_end = [08 00 02 31 02];
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00];
				samsung,poc_read_delay_us = <0x46>;
				samsung,poc_write_data_size = <0x100>;
				samsung,poc_write_loop_256byte_tx_cmds_revA = [29 00 00 00 00 00 03 b0 0d c1 29 00 00 00 00 00 81 c1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 03 b0 8d c1 29 00 00 00 00 00 81 c1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 02 c0 03];
				samsung,poc_write_loop_cnt = <0x100>;
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
				qcom,mdss-brightness-default-level = <0xff>;
				samsung,enter_hbm_ce_lux = <0x9c40>;
				samsung,hmt_elvss_tx_cmds_revA = [29 00 00 00 00 00 04 b5 00 00 16];
				samsung,self_grid_on_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0xd7c0001 0x1f0000 0x437 0x95f2901 0x00 0x3f0a5a5>;
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				samsung,manual_dbv_tx_cmds_revA = [29 00 00 00 00 00 04 6a 07 ff 01];
				samsung,center_gamma_120hs_rx_cmds_revA = [06 01 00 00 00 00 01 c9 22 25];
				qcom,platform-te-gpio = <0x93 0x53 0x00>;
				samsung,ldi_debug_logbuf_rx_cmds_revA = [06 01 00 00 00 00 01 9c ff 00];
				samsung,support_lpm;
				samsung,aod_candela_map_table_revA = <0x00 0x00 0x0a 0x00 0x02 0x01 0x0b 0x1b 0x00 0x0a 0x02 0x1c 0x30 0x00 0x1e 0x03 0x31 0xff 0x00 0x3c>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-rx-eot-ignore;
				samsung,flash_spi_rd_status_reg1 = [08 00 01 05 08 00 01];
				qcom,mdss-brightness-max-level = <0x1fe>;
				samsung,level2_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 fc 5a 5a];

				qcom,mdss-dsi-display-timings {

					hd96hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x60>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x14>;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26020 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x30a>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					hd48hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x30>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x14>;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26000 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0xf69>;
						qcom,mdss-mdp-transfer-time-us = <0x4e40>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					hd120hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x14>;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26020 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x92>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					hd48phs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x30>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x14>;
						samsung,mdss-dsi-phs-mode;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26020 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,mdss-dsi-v-back-porch = <0x3b>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0xf6a>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					hd60hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x14>;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26000 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0xa78>;
						qcom,mdss-mdp-transfer-time-us = <0x3d32>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					hd60phs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x14>;
						samsung,mdss-dsi-phs-mode;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26020 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,mdss-dsi-v-back-porch = <0x3b>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0xa79>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};

				samsung,gm2_flash_table {

					table3 {
						samsung,gm2_flash_read_start = <0x782b0>;
						samsung,gm2_flash_read_end = <0x782b1>;
					};

					table1 {
						samsung,gm2_flash_read_start = <0x78000>;
						samsung,gm2_flash_read_end = <0x78157>;
					};

					table4 {
						samsung,gm2_flash_read_start = <0x7840c>;
						samsung,gm2_flash_read_end = <0x7840c>;
					};

					table2 {
						samsung,gm2_flash_read_start = <0x78158>;
						samsung,gm2_flash_read_end = <0x782af>;
					};
				};

				qcom,panel-sec-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,panel-supply-entry@3 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-pre-on-sleep = <0x00>;
						reg = <0x03>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-name = "panel_vddr_sub";
						qcom,supply-max-voltage = <0x19f0a0>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-off-sleep = <0x02>;
						reg = <0x01>;
						qcom,supply-min-voltage = <0x19f0a0>;
					};

					qcom,panel-supply-entry@2 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x0c>;
						qcom,supply-name = "panel_vci_sub";
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-pre-on-sleep = <0x00>;
						reg = <0x02>;
						qcom,supply-min-voltage = <0x2dc6c0>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-pre-on-sleep = <0x00>;
						reg = <0x00>;
						qcom,supply-min-voltage = <0x1b7740>;
					};
				};

				samsung,br_tables {

					vrr120@0 {
						samsung,flash_gamma_data_read_addr = <0x04 0x05 0x06>;
						samsung,flash_gamma_data_read_size = <0x07 0x08 0x09>;
					};
				};
			};

			qcom,mdss_dsi_sw43404_fhd_plus_cmd {
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-pan-physical-width-dimension = <0x44>;
				qcom,mdss-dsi-panel-name = "sw43404 amoled boe fhd+ panel with DSC";
				qcom,mdss-pan-physical-height-dimension = <0x8a>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x5db>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 0a 01 00 00 00 00 80 11 00 00 89 30 80 08 70 04 38 02 1c 02 1c 02 1c 02 00 02 0e 00 20 34 29 00 07 00 0c 00 2e 00 31 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 03 b0 a5 00 15 01 00 00 00 00 02 5e 10 39 01 00 00 00 00 06 b9 bf 11 40 00 30 39 01 00 00 00 00 09 f8 00 08 10 08 2d 00 00 2d 15 01 00 00 00 00 02 55 08 05 01 00 00 1e 00 02 11 00 15 01 00 00 78 00 02 3d 01 39 01 00 00 00 00 03 b0 a5 00 05 01 00 00 78 00 02 35 00 05 01 00 00 3c 00 02 29 00];
						qcom,mdss-dsi-h-front-porch = <0xa0>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x48>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x10e>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			ss_dsi_panel_S6E3XA1_AMF755ZE01_QXGA {
				qcom,ulps-enabled;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				samsung,alpm_rx_cmds_revA = [06 01 00 00 00 00 01 bb 01 08];
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				qcom,mdss-pan-physical-width-dimension = <0x96>;
				samsung,delayed-display-on = <0x01>;
				ss,mafpc = <0x61d>;
				samsung,flash_vbias_hs_temp_cold_offset = <0x46>;
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				samsung,lpm_ctrl_hlpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 0a bb 39 0c 06 da 06 da 00 90 00];
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3XA1_AMF755ZE01_QXGA";
				qcom,mdss-pan-physical-height-dimension = <0x78>;
				samsung,level0_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5];
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				samsung,esd-irq-gpio1 = <0x579 0x04 0x00>;
				samsung,flash_vbias_ns_temp_cold_offset = <0x1c>;
				qcom,esd-check-enabled;
				samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];
				samsung,panel-vendor = "SDC";
				samsung,support_dynamic_mipi_clk;
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x8c5 0xd00c829 0xf290f29 0x00 0x8c50d 0xc828e1 0x28e12900 0x00 0x8c50d00 0xc8290f29 0xf290000 0x08 0xc50d00c8 0x2a1c2a1c>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x00 0x00 0x02 0x01 0x02 0x00 0x00 0x01 0x01 0x03 0x00 0x00 0x02 0x01 0x04 0x00 0x00 0x01 0x02 0x0b 0x2942 0x2a56 0x01 0x02 0x0c 0x25be 0x26d2 0x01 0x02 0x0d 0x48a 0x57c 0x01 0x02 0x0d 0x57d 0x5e9 0x03 0x02 0x0e 0x601 0x6ca 0x01 0x02 0x0f 0x1105 0x111d 0x03 0x02 0x0f 0x111e 0x112f 0x02 0x02 0x0f 0x1130 0x116a 0x01 0x02 0x11 0x8bd 0xa03 0x01 0x02 0x12 0xb79 0xc10 0x01 0x03 0x5b 0x00 0x257 0x01 0x03 0x5c 0x258 0x4af 0x01 0x03 0x5d 0x4b0 0x6ad 0x01 0x03 0x5d 0x6ae 0x79d 0x03 0x03 0x5e 0x79e 0x95f 0x01 0x03 0x5f 0x960 0x9a8 0x03 0x03 0x5f 0x9a9 0x9cd 0x02 0x03 0x5f 0x9ce 0xa59 0x01 0x03 0x61 0xabe 0xd79 0x01 0x03 0x62 0xd7a 0xed7 0x01 0x03 0x66 0x1392 0x143b 0x01 0x03 0x67 0x143c 0x149f 0x01 0x03 0x68 0x14a0 0x1503 0x01 0x03 0x6b 0x1662 0x16d9 0x01 0x03 0x6c 0x16da 0x176f 0x03 0x03 0x6d 0x1770 0x177c 0x03 0x03 0x6d 0x177d 0x17a1 0x02 0x03 0x6d 0x17a2 0x1805 0x01 0x03 0x6e 0x1806 0x1931 0x01 0x03 0x6f 0x1932 0x19c7 0x01 0x03 0x73 0x1f68 0x21f1 0x01 0x03 0x74 0x21f2 0x229e 0x03 0x03 0x74 0x229f 0x22c3 0x02 0x03 0x74 0x22c4 0x234f 0x01 0x03 0x76 0x23fa 0x25bb 0x01 0x03 0x77 0x25bc 0x2629 0x01 0x03 0x78 0x262a 0x268d 0x01 0x03 0x7a 0x26c0 0x2877 0x01 0x03 0x7c 0x8d68 0x8dfd 0x01 0x03 0x80 0x9376 0x93cd 0x03 0x03 0x80 0x93ce 0x943d 0x02 0x03 0x80 0x943e 0x9569 0x01 0x03 0x81 0x956a 0x961b 0x03 0x03 0x81 0x961c 0x966d 0x02 0x03 0x81 0x966e 0x96f9 0x01 0x03 0x82 0x96fa 0x99ab 0x01 0x03 0x82 0x99ac 0x9ae1 0x03 0x03 0x83 0x9ae2 0x9c99 0x01 0x03 0x83 0x9c9a 0x9e1d 0x03 0x03 0x83 0x9e1e 0x9e8d 0x02 0x03 0x83 0x9e8e 0xa275 0x01 0x03 0x84 0xa276 0xa3a2 0x03 0x03 0x84 0xa3a3 0xa438 0x02 0x03 0x84 0xa439 0xa8f2 0x01 0x03 0x84 0xa8f3 0xaa45 0x03 0x03 0x8a 0xd7c8 0xd868 0x01 0x03 0x8a 0xd869 0xd9be 0x03 0x03 0x8a 0xd9bf 0xda5c 0x02 0x03 0x8a 0xda5d 0xdda3 0x01 0x03 0x9c 0x10384 0x106f3 0x01 0x03 0x9c 0x106f4 0x10707 0x03 0x03 0xa1 0x10bea 0x10d47 0x01 0x04 0x33 0x00 0x00 0x01 0x04 0x34 0x00 0x00 0x03 0x04 0x35 0x00 0x00 0x01 0x04 0x36 0x00 0x00 0x03 0x04 0x37 0x00 0x00 0x02 0x04 0x38 0x00 0x00 0x03 0x05 0x3d 0x00 0x00 0x03 0x05 0x3e 0x00 0x00 0x01 0x05 0x47 0x00 0x00 0x03 0x07 0x104 0x2a6e8 0x2ac88 0x03 0x07 0x104 0x2ac89 0x2af6c 0x02 0x07 0x104 0x2af6d 0x2ba5c 0x01 0x07 0x107 0x2d2a8 0x2edec 0x01 0x07 0x11b 0x25030 0x27344 0x01 0x07 0x146 0x1e208 0x1fd4c 0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				samsung,acl_off_tx_cmds_revA = [29 01 00 00 00 00 03 b4 00 44 29 01 00 00 00 00 02 55 00];
				samsung,flash_vbias_hs_temp_cool_offset = <0x38>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				samsung,acl_on_tx_cmds_revA = [29 01 00 00 00 00 07 b4 00 55 40 ff 26 50 29 00 00 00 00 00 03 b0 0f b4 29 00 00 00 00 00 02 b4 00 29 01 00 00 00 00 02 55 02];
				samsung,mipisel-gpio = <0x93 0x61 0x00>;
				samsung,flash_vbias_hs_temp_warm_offset = <0x2a>;
				samsung,level2_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 fc a5 a5];
				qcom,mdss-dsi-t-clk-post = <0x1b>;
				qcom,mdss-dsi-lane-2-state;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 08 c5 0d 00 c8 29 0f 29 0f 29 00 00 00 00 00 03 fc a5 a5];
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				samsung,flash_vbias_ns_temp_cool_offset = <0x0e>;
				samsung,pointing_gpara;
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c9 de 00];
				samsung,flash_gamma_tx_cmds_revA = [39 01 00 00 00 00 0a c1 00 00 6b 00 00 00 c0 00 01 39 01 00 00 00 00 02 c0 03];
				samsung,lpm_ctrl_hlpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 0a bb 39 0c 04 20 06 da 00 90 00];
				samsung,flash_vbias_ns_temp_warm_offset = <0x00>;
				samsung,level0_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 9f 5a 5a];
				samsung,lpm_ctrl_hlpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 0a bb 39 0c 06 10 06 da 00 90 00];
				samsung,gamma_mode2_hbm_tx_cmds_revA = [29 00 00 00 00 00 02 53 e0 29 00 00 00 00 00 04 b5 ff cd ff 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 03 b0 bf 93 29 00 00 00 00 00 06 93 27 e1 55 cd 00 29 01 00 00 00 00 02 f7 0f];
				samsung,dynamic_mipi_clk_timing_table = <0x512e7880 0x518a0600 0x512e7880 0x4f27ac00>;
				samsung,support_irc;
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];
				samsung,copr_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 e1 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm-power-control-supply-max-voltage = <0x16e360>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0x1fe>;
				samsung,support_vrr_based_bl;
				qcom,mdss-dsi-panel-blackness-level = <0x05>;
				samsung,flash_gamma_post_tx_cmds_revA = [39 01 00 00 00 00 02 c0 00 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 f1 a5 a5];
				samsung,esc-clk-128M;
				samsung,flash_vbias_mtp_one_mode_len = <0x20>;
				samsung,flash_vbias_start_addr = <0xf0000>;
				samsung,mcd_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 02 c5 08 29 00 00 00 00 00 02 bd 00 29 00 00 00 00 00 03 b0 23 f6 29 00 00 00 00 00 02 f6 24 29 01 00 00 00 00 ec cb 00 25 1d 1d 00 00 00 00 00 df 0f dd e5 d2 e3 9a 90 d9 d0 c7 d0 c2 d0 88 d0 c3 50 df cf dd e5 d2 e3 9a 90 d9 d0 87 d0 82 d0 c8 d0 c3 d0 80 c0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 08 00 00 00 0f 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 50 2e 1a 00 00 00 40 2e 1a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 00 00 00 00 33 00 00 00 00 00 00 50 04 37 40 04 37 00 00 00 00 00 00 f8 04 37 00 00 00 d8 04 37 00 00 00 00 00 00 00 00 00 04 00 00 00 00 00 00 00 00 04 00 08 00 00 00 0f 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 50 5c 35 00 00 00 40 5c 35 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 00 00 00 29 01 00 00 00 00 e4 b7 00 33 00 00 00 00 00 00 50 09 6e 40 09 6e 00 00 00 00 00 00 f8 09 6e 00 00 00 d8 09 6e 00 00 00 00 00 00 00 00 00 24 00 00 00 00 00 00 00 00 04 00 08 00 00 00 0f 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 50 40 0d 00 00 00 40 40 0d 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 00 00 00 00 33 00 00 00 00 00 00 50 02 44 40 02 44 00 00 00 00 00 00 f8 02 44 00 00 00 d8 02 44 00 00 00 00 00 00 00 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 03 b0 08 f2 29 00 00 00 00 00 03 f2 28 50 29 00 00 00 00 00 03 b0 0f f2 29 00 00 00 00 00 03 f2 28 50 29 00 00 00 00 00 03 b0 17 f6 29 00 00 00 00 00 02 f6 00 29 01 00 00 64 00 02 f7 0f 29 00 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 0a bb 39 0c 01 20 06 da 00 90 55 29 00 00 00 00 00 18 bd 01 00 00 80 00 08 40 00 01 70 00 00 00 0b 00 00 00 00 00 00 02 00 14 29 00 00 00 00 00 02 53 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 6e 01 00];
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x04 0x02 0x01 0x01 0x01 0x05 0x02 0x02 0x02 0x02 0x06 0x03 0x03 0x03 0x03 0x07 0x04 0x04 0x04 0x04 0x09 0x04 0x05 0x05 0x05 0x0a 0x05 0x06 0x06 0x06 0x0c 0x06 0x07 0x07 0x07 0x0e 0x07 0x08 0x08 0x08 0x0f 0x08 0x09 0x09 0x09 0x11 0x08 0x0a 0x0a 0x0a 0x13 0x09 0x0b 0x0b 0x0b 0x15 0x0a 0x0c 0x0c 0x0c 0x17 0x0b 0x0d 0x0d 0x0d 0x19 0x0c 0x0e 0x0e 0x0e 0x1b 0x0d 0x0f 0x0f 0x0f 0x1e 0x0f 0x10 0x10 0x10 0x20 0x10 0x11 0x11 0x11 0x22 0x11 0x12 0x12 0x12 0x24 0x12 0x13 0x13 0x13 0x27 0x13 0x14 0x14 0x14 0x29 0x14 0x15 0x15 0x15 0x2c 0x15 0x16 0x16 0x16 0x2e 0x17 0x17 0x17 0x17 0x31 0x18 0x18 0x18 0x18 0x33 0x19 0x19 0x19 0x19 0x36 0x1a 0x1a 0x1a 0x1a 0x38 0x1c 0x1b 0x1b 0x1b 0x3b 0x1d 0x1c 0x1c 0x1c 0x3e 0x1e 0x1d 0x1d 0x1d 0x40 0x20 0x1e 0x1e 0x1e 0x43 0x21 0x1f 0x1f 0x1f 0x46 0x22 0x20 0x20 0x20 0x49 0x24 0x21 0x21 0x21 0x4b 0x25 0x22 0x22 0x22 0x4e 0x26 0x23 0x23 0x23 0x51 0x28 0x24 0x24 0x24 0x54 0x29 0x25 0x25 0x25 0x57 0x2a 0x26 0x26 0x26 0x5a 0x2c 0x27 0x27 0x27 0x5d 0x2d 0x28 0x28 0x28 0x60 0x2f 0x29 0x29 0x29 0x63 0x30 0x2a 0x2a 0x2a 0x66 0x32 0x2b 0x2b 0x2b 0x69 0x33 0x2c 0x2c 0x2c 0x6c 0x35 0x2d 0x2d 0x2d 0x6f 0x36 0x2e 0x2e 0x2e 0x72 0x38 0x2f 0x2f 0x2f 0x75 0x39 0x30 0x30 0x30 0x78 0x3b 0x31 0x31 0x31 0x7b 0x3c 0x32 0x32 0x32 0x7f 0x3e 0x33 0x33 0x33 0x82 0x3f 0x34 0x34 0x34 0x85 0x41 0x35 0x35 0x35 0x88 0x43 0x36 0x36 0x36 0x8b 0x44 0x37 0x37 0x37 0x8f 0x46 0x38 0x38 0x38 0x92 0x47 0x39 0x39 0x39 0x95 0x49 0x3a 0x3a 0x3a 0x99 0x4b 0x3b 0x3b 0x3b 0x9c 0x4c 0x3c 0x3c 0x3c 0x9f 0x4e 0x3d 0x3d 0x3d 0xa3 0x50 0x3e 0x3e 0x3e 0xa6 0x51 0x3f 0x3f 0x3f 0xaa 0x53 0x40 0x40 0x40 0xad 0x55 0x41 0x41 0x41 0xb0 0x56 0x42 0x42 0x42 0xb4 0x58 0x43 0x43 0x43 0xb7 0x5a 0x44 0x44 0x44 0xbb 0x5b 0x45 0x45 0x45 0xbe 0x5d 0x46 0x46 0x46 0xc2 0x5f 0x47 0x47 0x47 0xc5 0x60 0x48 0x48 0x48 0xc9 0x62 0x49 0x49 0x49 0xcc 0x64 0x4a 0x4a 0x4a 0xd0 0x66 0x4b 0x4b 0x4b 0xd4 0x67 0x4c 0x4c 0x4c 0xd7 0x69 0x4d 0x4d 0x4d 0xdb 0x6b 0x4e 0x4e 0x4e 0xde 0x6d 0x4f 0x4f 0x4f 0xe2 0x6f 0x50 0x50 0x50 0xe6 0x70 0x51 0x51 0x51 0xe9 0x72 0x52 0x52 0x52 0xed 0x74 0x53 0x53 0x53 0xf1 0x76 0x54 0x54 0x54 0xf5 0x78 0x55 0x55 0x55 0xf8 0x79 0x56 0x56 0x56 0xfc 0x7b 0x57 0x57 0x57 0x100 0x7d 0x58 0x58 0x58 0x104 0x7f 0x59 0x59 0x59 0x107 0x81 0x5a 0x5a 0x5a 0x10b 0x83 0x5b 0x5b 0x5b 0x10f 0x84 0x5c 0x5c 0x5c 0x113 0x86 0x5d 0x5d 0x5d 0x117 0x88 0x5e 0x5e 0x5e 0x11a 0x8a 0x5f 0x5f 0x5f 0x11e 0x8c 0x60 0x60 0x60 0x122 0x8e 0x61 0x61 0x61 0x126 0x90 0x62 0x62 0x62 0x12a 0x92 0x63 0x63 0x63 0x12e 0x94 0x64 0x64 0x64 0x132 0x95 0x65 0x65 0x65 0x136 0x97 0x66 0x66 0x66 0x13a 0x99 0x67 0x67 0x67 0x13e 0x9b 0x68 0x68 0x68 0x142 0x9d 0x69 0x69 0x69 0x146 0x9f 0x6a 0x6a 0x6a 0x14a 0xa1 0x6b 0x6b 0x6b 0x14e 0xa3 0x6c 0x6c 0x6c 0x152 0xa5 0x6d 0x6d 0x6d 0x156 0xa7 0x6e 0x6e 0x6e 0x15a 0xa9 0x6f 0x6f 0x6f 0x15e 0xab 0x70 0x70 0x70 0x162 0xad 0x71 0x71 0x71 0x166 0xaf 0x72 0x72 0x72 0x16a 0xb1 0x73 0x73 0x73 0x16e 0xb3 0x74 0x74 0x74 0x172 0xb5 0x75 0x75 0x75 0x176 0xb7 0x76 0x76 0x76 0x17a 0xb9 0x77 0x77 0x77 0x17e 0xbb 0x78 0x78 0x78 0x182 0xbd 0x79 0x79 0x79 0x187 0xbf 0x7a 0x7a 0x7a 0x18b 0xc1 0x7b 0x7b 0x7b 0x18f 0xc3 0x7c 0x7c 0x7c 0x193 0xc5 0x7d 0x7d 0x7d 0x197 0xc7 0x7e 0x7e 0x7e 0x19c 0xc9 0x7f 0x7f 0x7f 0x1a0 0xcb 0x80 0x80 0x80 0x1a4 0xcd 0x81 0x81 0x81 0x1a8 0xcf 0x82 0x82 0x82 0x1ac 0xd1 0x83 0x83 0x83 0x1b1 0xd3 0x84 0x84 0x84 0x1b5 0xd6 0x85 0x85 0x85 0x1b9 0xd8 0x86 0x86 0x86 0x1bd 0xda 0x87 0x87 0x87 0x1c2 0xdc 0x88 0x88 0x88 0x1c6 0xde 0x89 0x89 0x89 0x1ca 0xe0 0x8a 0x8a 0x8a 0x1cf 0xe2 0x8b 0x8b 0x8b 0x1d3 0xe4 0x8c 0x8c 0x8c 0x1d7 0xe6 0x8d 0x8d 0x8d 0x1dc 0xe9 0x8e 0x8e 0x8e 0x1e0 0xeb 0x8f 0x8f 0x8f 0x1e4 0xed 0x90 0x90 0x90 0x1e9 0xef 0x91 0x91 0x91 0x1ed 0xf1 0x92 0x92 0x92 0x1f2 0xf3 0x93 0x93 0x93 0x1f6 0xf5 0x94 0x94 0x94 0x1fa 0xf8 0x95 0x95 0x95 0x1ff 0xfa 0x96 0x96 0x96 0x203 0xfc 0x97 0x97 0x97 0x208 0xfe 0x98 0x98 0x98 0x20c 0x100 0x99 0x99 0x99 0x211 0x102 0x9a 0x9a 0x9a 0x215 0x105 0x9b 0x9b 0x9b 0x219 0x107 0x9c 0x9c 0x9c 0x21e 0x109 0x9d 0x9d 0x9d 0x222 0x10b 0x9e 0x9e 0x9e 0x227 0x10d 0x9f 0x9f 0x9f 0x22b 0x10f 0xa0 0xa0 0xa0 0x230 0x112 0xa1 0xa1 0xa1 0x234 0x114 0xa2 0xa2 0xa2 0x239 0x116 0xa3 0xa3 0xa3 0x23e 0x118 0xa4 0xa4 0xa4 0x242 0x11b 0xa5 0xa5 0xa5 0x247 0x11d 0xa6 0xa6 0xa6 0x24b 0x11f 0xa7 0xa7 0xa7 0x250 0x121 0xa8 0xa8 0xa8 0x254 0x123 0xa9 0xa9 0xa9 0x259 0x126 0xaa 0xaa 0xaa 0x25e 0x128 0xab 0xab 0xab 0x262 0x12a 0xac 0xac 0xac 0x267 0x12c 0xad 0xad 0xad 0x26b 0x12f 0xae 0xae 0xae 0x270 0x131 0xaf 0xaf 0xaf 0x275 0x133 0xb0 0xb0 0xb0 0x279 0x136 0xb1 0xb1 0xb1 0x27e 0x138 0xb2 0xb2 0xb2 0x283 0x13a 0xb3 0xb3 0xb3 0x287 0x13c 0xb4 0xb4 0xb4 0x28c 0x13f 0xb5 0xb5 0xb5 0x291 0x141 0xb6 0xb6 0xb6 0x295 0x143 0xb7 0xb7 0xb7 0x29a 0x146 0xb8 0xb8 0xb8 0x29f 0x148 0xb9 0xb9 0xb9 0x2a3 0x14a 0xba 0xba 0xba 0x2a8 0x14c 0xbb 0xbb 0xbb 0x2ad 0x14f 0xbc 0xbc 0xbc 0x2b2 0x151 0xbd 0xbd 0xbd 0x2b6 0x153 0xbe 0xbe 0xbe 0x2bb 0x156 0xbf 0xbf 0xbf 0x2c0 0x158 0xc0 0xc0 0xc0 0x2c5 0x15a 0xc1 0xc1 0xc1 0x2c9 0x15d 0xc2 0xc2 0xc2 0x2ce 0x15f 0xc3 0xc3 0xc3 0x2d3 0x161 0xc4 0xc4 0xc4 0x2d8 0x164 0xc5 0xc5 0xc5 0x2dd 0x166 0xc6 0xc6 0xc6 0x2e1 0x168 0xc7 0xc7 0xc7 0x2e6 0x16b 0xc8 0xc8 0xc8 0x2eb 0x16d 0xc9 0xc9 0xc9 0x2f0 0x16f 0xca 0xca 0xca 0x2f5 0x172 0xcb 0xcb 0xcb 0x2fa 0x174 0xcc 0xcc 0xcc 0x2fe 0x177 0xcd 0xcd 0xcd 0x303 0x179 0xce 0xce 0xce 0x308 0x17b 0xcf 0xcf 0xcf 0x30d 0x17e 0xd0 0xd0 0xd0 0x312 0x180 0xd1 0xd1 0xd1 0x317 0x183 0xd2 0xd2 0xd2 0x31c 0x185 0xd3 0xd3 0xd3 0x321 0x187 0xd4 0xd4 0xd4 0x326 0x18a 0xd5 0xd5 0xd5 0x32a 0x18c 0xd6 0xd6 0xd6 0x32f 0x18f 0xd7 0xd7 0xd7 0x334 0x191 0xd8 0xd8 0xd8 0x339 0x193 0xd9 0xd9 0xd9 0x33e 0x196 0xda 0xda 0xda 0x343 0x198 0xdb 0xdb 0xdb 0x348 0x19b 0xdc 0xdc 0xdc 0x34d 0x19d 0xdd 0xdd 0xdd 0x352 0x19f 0xde 0xde 0xde 0x357 0x1a2 0xdf 0xdf 0xdf 0x35c 0x1a4 0xe0 0xe0 0xe0 0x361 0x1a7 0xe1 0xe1 0xe1 0x366 0x1a9 0xe2 0xe2 0xe2 0x36b 0x1ac 0xe3 0xe3 0xe3 0x370 0x1ae 0xe4 0xe4 0xe4 0x375 0x1b1 0xe5 0xe5 0xe5 0x37a 0x1b3 0xe6 0xe6 0xe6 0x37f 0x1b5 0xe7 0xe7 0xe7 0x384 0x1b8 0xe8 0xe8 0xe8 0x389 0x1ba 0xe9 0xe9 0xe9 0x38e 0x1bd 0xea 0xea 0xea 0x393 0x1bf 0xeb 0xeb 0xeb 0x398 0x1c2 0xec 0xec 0xec 0x39d 0x1c4 0xed 0xed 0xed 0x3a2 0x1c7 0xee 0xee 0xee 0x3a8 0x1c9 0xef 0xef 0xef 0x3ad 0x1cc 0xf0 0xf0 0xf0 0x3b2 0x1ce 0xf1 0xf1 0xf1 0x3b7 0x1d1 0xf2 0xf2 0xf2 0x3bc 0x1d3 0xf3 0xf3 0xf3 0x3c1 0x1d6 0xf4 0xf4 0xf4 0x3c6 0x1d8 0xf5 0xf5 0xf5 0x3cb 0x1db 0xf6 0xf6 0xf6 0x3d0 0x1dd 0xf7 0xf7 0xf7 0x3d6 0x1e0 0xf8 0xf8 0xf8 0x3db 0x1e2 0xf9 0xf9 0xf9 0x3e0 0x1e5 0xfa 0xfa 0xfa 0x3e5 0x1e7 0xfb 0xfb 0xfb 0x3ea 0x1ea 0xfc 0xfc 0xfc 0x3ef 0x1ec 0xfd 0xfd 0xfd 0x3f5 0x1ef 0xfe 0xfe 0xfe 0x3fa 0x1f1 0xff 0xff 0xff 0x3ff 0x1f4>;
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 d8 14 0e];
				samsung,flash_gamma_pre_tx_cmds1_revA = <0x39010000 0x3f0 0x5a5a3901 0x00 0x3f1f1a2 0x39010000 0x2c0 0x2390100 0x10004 0x71030000 0x39010000 0xac1 0x600 0x00 0x390100 0x10002 0xc0032900 0x00 0xac10000 0x1000200 0x80000039 0x100000a 0x2c003>;
				samsung,vrr_tx_cmds_revA = <0x29010000 0x100 0x29000000 0x3f0 0x5a5a2900 0x00 0x18bd0100 0x800012 0x60000170 0x0b 0x00 0x200 0x44290000 0x05 0xf24114ba 0x40290000 0x03 0x60080129 0x00 0x3b005 0xf2290000 0x03 0xf2000029 0x00 0x3b00c 0xf2290000 0x03 0xf2000029 0x00 0x3b043 0xb1290000 0x19 0xb1070007 0x70007 0x70007 0x70007 0x70007 0x6dc01 0x20290000 0x03 0xb02ff429 0x00 0x8f400 0x00 0x2900 0x00 0x3b047f4 0x29000000 0x9f4 0x00 0x00 0x29000000 0x2b9 0x1290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
				qcom,display-type = "primary";
				qcom,mdss-dsi-pixel-packing = "loose";
				samsung,display_on_tx_cmds_revA = <0x29010000 0x39f 0xa5a50501 0x00 0x1292901 0x00 0x39f5a5a>;
				label = "ss_dsi_panel_S6E3XA1_AMF755ZE01_QXGA";
				samsung,self_grid_off_revA = [29 00 00 00 22 00 03 f0 5a 5a 29 00 00 00 00 00 03 7c 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 23];
				qcom,platform-reset-gpio = <0x93 0x0e 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = "\0=\t";
				qcom,mdss-dsi-lane-3-state;
				samsung,flash_vbias_tot_len = <0x59>;
				samsung,flash_vbias_one_mode_len = <0x16>;
				samsung,hbm_candela_map_table_revA = <0x00 0x100 0x100 0x05 0x1f6 0x01 0x101 0x101 0x0a 0x1f8 0x02 0x102 0x102 0x0f 0x1fa 0x03 0x103 0x103 0x14 0x1fc 0x04 0x104 0x104 0x19 0x1fe 0x05 0x105 0x105 0x1e 0x200 0x06 0x106 0x106 0x23 0x202 0x07 0x107 0x107 0x28 0x204 0x08 0x108 0x108 0x2d 0x206 0x09 0x109 0x109 0x32 0x208 0x0a 0x10a 0x10a 0x37 0x20a 0x0b 0x10b 0x10b 0x3c 0x20b 0x0c 0x10c 0x10c 0x41 0x20d 0x0d 0x10d 0x10d 0x46 0x20f 0x0e 0x10e 0x10e 0x4b 0x211 0x0f 0x10f 0x10f 0x50 0x213 0x10 0x110 0x110 0x55 0x215 0x11 0x111 0x111 0x5a 0x217 0x12 0x112 0x112 0x5f 0x219 0x13 0x113 0x113 0x64 0x21b 0x14 0x114 0x114 0x69 0x21d 0x15 0x115 0x115 0x6e 0x21f 0x16 0x116 0x116 0x73 0x221 0x17 0x117 0x117 0x78 0x223 0x18 0x118 0x118 0x7d 0x225 0x19 0x119 0x119 0x82 0x227 0x1a 0x11a 0x11a 0x87 0x229 0x1b 0x11b 0x11b 0x8c 0x22b 0x1c 0x11c 0x11c 0x91 0x22d 0x1d 0x11d 0x11d 0x96 0x22f 0x1e 0x11e 0x11e 0x9b 0x231 0x1f 0x11f 0x11f 0xa0 0x233 0x20 0x120 0x120 0xa5 0x235 0x21 0x121 0x121 0xaa 0x237 0x22 0x122 0x122 0xaf 0x239 0x23 0x123 0x123 0xb5 0x23b 0x24 0x124 0x124 0xba 0x23d 0x25 0x125 0x125 0xbf 0x23e 0x26 0x126 0x126 0xc4 0x240 0x27 0x127 0x127 0xc9 0x242 0x28 0x128 0x128 0xce 0x244 0x29 0x129 0x129 0xd3 0x246 0x2a 0x12a 0x12a 0xd8 0x248 0x2b 0x12b 0x12b 0xdd 0x24a 0x2c 0x12c 0x12c 0xe2 0x24c 0x2d 0x12d 0x12d 0xe7 0x24e 0x2e 0x12e 0x12e 0xec 0x250 0x2f 0x12f 0x12f 0xf1 0x252 0x30 0x130 0x130 0xf6 0x254 0x31 0x131 0x131 0xfb 0x256 0x32 0x132 0x132 0x100 0x258 0x33 0x133 0x133 0x105 0x25a 0x34 0x134 0x134 0x10a 0x25c 0x35 0x135 0x135 0x10f 0x25e 0x36 0x136 0x136 0x114 0x260 0x37 0x137 0x137 0x119 0x262 0x38 0x138 0x138 0x11e 0x264 0x39 0x139 0x139 0x123 0x266 0x3a 0x13a 0x13a 0x128 0x268 0x3b 0x13b 0x13b 0x12d 0x26a 0x3c 0x13c 0x13c 0x132 0x26c 0x3d 0x13d 0x13d 0x137 0x26e 0x3e 0x13e 0x13e 0x13c 0x270 0x3f 0x13f 0x13f 0x141 0x271 0x40 0x140 0x140 0x146 0x273 0x41 0x141 0x141 0x14b 0x275 0x42 0x142 0x142 0x150 0x277 0x43 0x143 0x143 0x155 0x279 0x44 0x144 0x144 0x15a 0x27b 0x45 0x145 0x145 0x15f 0x27d 0x46 0x146 0x146 0x164 0x27f 0x47 0x147 0x147 0x169 0x281 0x48 0x148 0x148 0x16e 0x283 0x49 0x149 0x149 0x173 0x285 0x4a 0x14a 0x14a 0x178 0x287 0x4b 0x14b 0x14b 0x17d 0x289 0x4c 0x14c 0x14c 0x182 0x28b 0x4d 0x14d 0x14d 0x187 0x28d 0x4e 0x14e 0x14e 0x18c 0x28f 0x4f 0x14f 0x14f 0x191 0x291 0x50 0x150 0x150 0x196 0x293 0x51 0x151 0x151 0x19b 0x295 0x52 0x152 0x152 0x1a0 0x297 0x53 0x153 0x153 0x1a5 0x299 0x54 0x154 0x154 0x1aa 0x29b 0x55 0x155 0x155 0x1af 0x29d 0x56 0x156 0x156 0x1b4 0x29e 0x57 0x157 0x157 0x1b9 0x2a0 0x58 0x158 0x158 0x1be 0x2a2 0x59 0x159 0x159 0x1c3 0x2a4 0x5a 0x15a 0x15a 0x1c8 0x2a6 0x5b 0x15b 0x15b 0x1cd 0x2a8 0x5c 0x15c 0x15c 0x1d2 0x2aa 0x5d 0x15d 0x15d 0x1d7 0x2ac 0x5e 0x15e 0x15e 0x1dc 0x2ae 0x5f 0x15f 0x15f 0x1e1 0x2b0 0x60 0x160 0x160 0x1e6 0x2b2 0x61 0x161 0x161 0x1eb 0x2b4 0x62 0x162 0x162 0x1f0 0x2b6 0x63 0x163 0x163 0x1f5 0x2b8 0x64 0x164 0x164 0x1fa 0x2ba 0x65 0x165 0x165 0x1ff 0x2bc 0x66 0x166 0x166 0x204 0x2be 0x67 0x167 0x167 0x20a 0x2c0 0x68 0x168 0x168 0x20f 0x2c2 0x69 0x169 0x169 0x214 0x2c4 0x6a 0x16a 0x16a 0x219 0x2c6 0x6b 0x16b 0x16b 0x21e 0x2c8 0x6c 0x16c 0x16c 0x223 0x2ca 0x6d 0x16d 0x16d 0x228 0x2cc 0x6e 0x16e 0x16e 0x22d 0x2ce 0x6f 0x16f 0x16f 0x232 0x2d0 0x70 0x170 0x170 0x237 0x2d2 0x71 0x171 0x171 0x23c 0x2d4 0x72 0x172 0x172 0x241 0x2d6 0x73 0x173 0x173 0x246 0x2d8 0x74 0x174 0x174 0x24b 0x2da 0x75 0x175 0x175 0x250 0x2db 0x76 0x176 0x176 0x255 0x2dd 0x77 0x177 0x177 0x25a 0x2df 0x78 0x178 0x178 0x25f 0x2e1 0x79 0x179 0x179 0x264 0x2e3 0x7a 0x17a 0x17a 0x269 0x2e5 0x7b 0x17b 0x17b 0x26e 0x2e7 0x7c 0x17c 0x17c 0x273 0x2e9 0x7d 0x17d 0x17d 0x278 0x2eb 0x7e 0x17e 0x17e 0x27d 0x2ed 0x7f 0x17f 0x17f 0x282 0x2ef 0x80 0x180 0x180 0x287 0x2f1 0x81 0x181 0x181 0x28c 0x2f3 0x82 0x182 0x182 0x291 0x2f5 0x83 0x183 0x183 0x296 0x2f7 0x84 0x184 0x184 0x29b 0x2f9 0x85 0x185 0x185 0x2a0 0x2fb 0x86 0x186 0x186 0x2a5 0x2fd 0x87 0x187 0x187 0x2aa 0x2ff 0x88 0x188 0x188 0x2af 0x301 0x89 0x189 0x189 0x2b4 0x303 0x8a 0x18a 0x18a 0x2b9 0x305 0x8b 0x18b 0x18b 0x2be 0x306 0x8c 0x18c 0x18c 0x2c3 0x308 0x8d 0x18d 0x18d 0x2c8 0x30a 0x8e 0x18e 0x18e 0x2cd 0x30c 0x8f 0x18f 0x18f 0x2d2 0x30e 0x90 0x190 0x190 0x2d7 0x310 0x91 0x191 0x191 0x2dc 0x312 0x92 0x192 0x192 0x2e1 0x314 0x93 0x193 0x193 0x2e6 0x316 0x94 0x194 0x194 0x2eb 0x318 0x95 0x195 0x195 0x2f0 0x31a 0x96 0x196 0x196 0x2f5 0x31c 0x97 0x197 0x197 0x2fa 0x31e 0x98 0x198 0x198 0x2ff 0x320 0x99 0x199 0x199 0x304 0x322 0x9a 0x19a 0x19a 0x309 0x324 0x9b 0x19b 0x19b 0x30e 0x326 0x9c 0x19c 0x19c 0x313 0x328 0x9d 0x19d 0x19d 0x318 0x32a 0x9e 0x19e 0x19e 0x31d 0x32c 0x9f 0x19f 0x19f 0x322 0x32e 0xa0 0x1a0 0x1a0 0x327 0x330 0xa1 0x1a1 0x1a1 0x32c 0x331 0xa2 0x1a2 0x1a2 0x331 0x333 0xa3 0x1a3 0x1a3 0x336 0x335 0xa4 0x1a4 0x1a4 0x33b 0x337 0xa5 0x1a5 0x1a5 0x340 0x339 0xa6 0x1a6 0x1a6 0x345 0x33b 0xa7 0x1a7 0x1a7 0x34a 0x33d 0xa8 0x1a8 0x1a8 0x34f 0x33f 0xa9 0x1a9 0x1a9 0x354 0x341 0xaa 0x1aa 0x1aa 0x359 0x343 0xab 0x1ab 0x1ab 0x35f 0x345 0xac 0x1ac 0x1ac 0x364 0x347 0xad 0x1ad 0x1ad 0x369 0x349 0xae 0x1ae 0x1ae 0x36e 0x34b 0xaf 0x1af 0x1af 0x373 0x34d 0xb0 0x1b0 0x1b0 0x378 0x34f 0xb1 0x1b1 0x1b1 0x37d 0x351 0xb2 0x1b2 0x1b2 0x382 0x353 0xb3 0x1b3 0x1b3 0x387 0x355 0xb4 0x1b4 0x1b4 0x38c 0x357 0xb5 0x1b5 0x1b5 0x391 0x359 0xb6 0x1b6 0x1b6 0x396 0x35b 0xb7 0x1b7 0x1b7 0x39b 0x35d 0xb8 0x1b8 0x1b8 0x3a0 0x35f 0xb9 0x1b9 0x1b9 0x3a5 0x361 0xba 0x1ba 0x1ba 0x3aa 0x363 0xbb 0x1bb 0x1bb 0x3af 0x365 0xbc 0x1bc 0x1bc 0x3b4 0x367 0xbd 0x1bd 0x1bd 0x3b9 0x369 0xbe 0x1be 0x1be 0x3be 0x36b 0xbf 0x1bf 0x1bf 0x3c3 0x36d 0xc0 0x1c0 0x1c0 0x3c8 0x36e 0xc1 0x1c1 0x1c1 0x3cd 0x370 0xc2 0x1c2 0x1c2 0x3d2 0x372 0xc3 0x1c3 0x1c3 0x3d7 0x374 0xc4 0x1c4 0x1c4 0x3dc 0x376 0xc5 0x1c5 0x1c5 0x3e1 0x378 0xc6 0x1c6 0x1c6 0x3e6 0x37a 0xc7 0x1c7 0x1c7 0x3eb 0x37c 0xc8 0x1c8 0x1c8 0x3f0 0x37e 0xc9 0x1c9 0x1c9 0x3f5 0x380 0xca 0x1ca 0x1ca 0x3fa 0x382 0xcb 0x1cb 0x1fe 0x3ff 0x384>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				samsung,rsc_4_frame_idle;
				samsung,flash_vbias_checksum_offset = <0x56>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				ss,test_mode = <0x61c>;
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00];
				samsung,copr_enable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x35e10915 0x15000000 0x00 0x31f001f 0x227004f 0x2570000 0x89f 0x6e70007 0x20f0067 0x26f0007 0x1f7007f 0x2870000 0x89f 0x6e72901 0x00 0x3f0a5a5>;
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00];
				qcom,mdss-dsi-reset-sequence = <0x00 0x01 0x01 0x05>;
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
				samsung,esd-irq-trigger1 = "falling";
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 0a bb 39 0c 01 20 06 da 00 90 00 29 00 00 00 00 00 18 bd 01 00 00 80 00 08 40 00 01 70 00 02 00 0b 00 00 00 00 00 00 02 00 14 29 00 00 00 00 00 03 b0 66 f4 29 00 00 00 00 00 02 f4 04 29 00 00 00 00 00 02 53 22 29 00 00 00 00 00 03 b0 0b f4 29 00 00 00 00 00 02 f4 aa 29 00 00 00 00 00 02 b9 01 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,disp-model = "AMF759ZE01";
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dynamic-mode-switch-enabled;
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				qcom,mdss-dsi-lane-0-state;
				samsung,vrr_gm2_gamma_comp_tx_cmds_revA = [29 00 00 00 00 00 03 b0 6f c8 29 00 00 00 00 00 70 c8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 03 b0 13 c7 29 00 00 00 00 00 95 c7 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,mcd_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 02 c5 0d 29 00 00 00 00 00 03 b0 23 f6 29 00 00 00 00 00 02 f6 00 29 01 00 00 00 00 ec cb 00 25 1d 1d 00 00 00 00 00 df 0f dd e5 d2 e3 9a 90 d9 d0 c7 d0 c2 d0 88 d0 c3 50 df cf dd e5 d2 e3 9a 90 d9 d0 87 d0 82 d0 c8 d0 c3 d0 80 c0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 14 00 08 00 00 00 1f 00 02 00 06 02 00 00 00 00 00 00 00 00 00 00 00 00 50 2e 1a 00 00 00 40 2e 1a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 00 00 00 00 2d 00 00 00 00 00 00 50 04 36 40 04 36 00 00 00 00 00 00 f8 04 36 00 00 00 d8 04 36 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 14 00 08 00 00 00 1f 00 02 00 06 02 00 00 00 00 00 00 00 00 00 00 00 00 50 0b 34 00 00 00 40 0b 34 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 00 00 00 29 01 00 00 00 00 e4 b7 00 2d 00 00 00 00 00 00 50 09 36 40 09 36 00 00 00 00 00 00 f8 09 2e 00 00 00 d8 09 2e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 14 00 08 00 00 00 1f 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 50 30 0d 00 00 00 40 30 0d 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 00 00 00 00 2d 00 00 00 00 00 00 50 02 44 40 02 44 00 00 00 00 00 00 f8 02 44 00 00 00 d8 02 44 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 03 b0 08 f2 29 00 00 00 00 00 03 f2 14 50 29 00 00 00 00 00 03 b0 0f f2 29 00 00 00 00 00 03 f2 14 50 29 00 00 00 00 00 03 b0 17 f6 29 00 00 00 00 00 02 f6 3d 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,support_factory_panel_swap;
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 d8 0b 03];
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				samsung,lpm_ctrl_hlpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 0a bb 39 0c 01 20 06 da 00 90 00];
				qcom,mdss-dsi-t-clk-pre = <0x24>;
				samsung,vint_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3b01cf4 0x29000000 0x2f4 0x10290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
				qcom,mdss-dsi-panel-hdr-enabled;
				samsung,vbias_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 f4 20 2f];
				samsung,adjust_te_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 06 b9 01 06 d6 06 fb 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,support_lfd;
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 03 b0 00 00];
				samsung,support_gpara;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				samsung,support_gamma_mode2;
				samsung,ub-con-det = <0x57b 0x04 0x00>;
				phandle = <0x74f>;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 04 b5 19 cd 16 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 03 b0 bf 93 29 00 00 00 00 00 06 93 27 e1 55 cd 00 29 01 00 00 00 00 02 f7 0f];
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-tx-eot-append;
				samsung,mafpc_crc_pass_data = [62 2d];
				qcom,mdss-dsi-border-color = <0x00>;
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 0b f4 29 00 00 00 00 00 02 f4 ea 29 00 00 00 00 00 02 bb 21 29 00 00 00 00 00 02 53 28 39 00 00 00 00 00 03 b0 53 b5 39 01 00 00 0a 00 02 b5 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm-power-control-supply-min-voltage = <0x16e360>;
				samsung,lpm-power-control;
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
				qcom,mdss-brightness-default-level = <0xff>;
				samsung,lpm-power-control-supply-name = "panel_vddr";
				samsung,self_grid_on_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 0e 7c 00 01 00 1f 00 00 00 00 08 9f 06 e7 1e 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,mipisel-on_val = <0x01>;
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,platform-te-gpio = <0x93 0x52 0x00>;
				samsung,support_lpm;
				samsung,aod_candela_map_table_revA = <0x00 0x00 0x0a 0x00 0x02 0x01 0x0b 0x1b 0x00 0x0a 0x02 0x1c 0x30 0x00 0x1e 0x03 0x31 0xff 0x00 0x3c>;
				samsung,support_gct;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-brightness-max-level = <0x1fe>;
				samsung,level2_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 fc 5a 5a];

				qcom,mdss-dsi-display-timings {

					qxga60hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x38>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 2c 00 00 00 05 01 00 00 78 00 01 11 29 00 00 00 00 00 03 b0 0a cb 29 00 00 00 00 00 02 cb 0f 29 01 00 00 00 00 02 f7 0f 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 03 ed 04 40 29 00 00 00 00 00 02 9b 00 29 00 00 00 00 00 0d b9 11 06 e5 06 fb 00 00 00 00 11 01 03 29 00 00 00 00 00 18 bd 01 00 00 80 00 02 40 00 01 70 00 00 00 0b 00 00 00 00 00 00 02 00 14 29 00 00 00 00 00 05 f2 41 14 ba 40 29 00 00 00 00 00 03 60 08 01 29 00 00 00 00 00 03 b0 05 f2 29 00 00 00 00 00 03 f2 00 08 29 00 00 00 00 00 03 b0 0c f2 29 00 00 00 00 00 03 f2 00 08 29 00 00 00 00 00 03 b0 43 b1 29 00 00 00 00 00 19 b1 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 06 dc 01 20 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 0b b1 29 00 00 00 00 00 02 b1 08 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 9d 64 29 00 00 00 00 00 02 64 09 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,mdss-dsi-h-front-porch = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-timing-switch-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 05 f2 41 14 ba 40 29 00 00 00 00 00 03 60 08 01 29 00 00 00 00 00 03 b0 05 f2 29 00 00 00 00 00 03 f2 00 08 29 00 00 00 00 00 03 b0 0c f2 29 00 00 00 00 00 03 f2 00 08 29 00 00 00 00 00 03 b0 43 b1 29 00 00 00 00 00 19 b1 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 06 dc 01 20 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,mdss-dsi-v-pulse-width = <0x38>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 08 03 04 00 24 1b];
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 47 f4 29 00 00 00 00 00 08 f4 88 88 88 88 88 88 88 05 00 00 00 00 00 01 28 05 01 00 00 0a 00 01 10 29 00 00 00 00 00 03 b0 0a cb 29 00 00 00 00 00 02 cb 4f 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 04 f2 29 00 00 00 00 00 02 f2 02 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 07 ef 29 00 00 00 00 00 02 ef 55 29 00 00 00 00 00 02 f7 0f 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-timing-default;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x36>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					qxga96hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x60>;
						qcom,mdss-dsi-h-pulse-width = <0x38>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 2c 00 00 00 05 01 00 00 78 00 01 11 29 00 00 00 00 00 03 b0 0a cb 29 00 00 00 00 00 02 cb 0f 29 01 00 00 00 00 02 f7 0f 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 03 ed 04 40 29 00 00 00 00 00 02 9b 00 29 00 00 00 00 00 0d b9 01 06 e5 06 fb 00 00 00 00 11 01 03 29 00 00 00 00 00 18 bd 01 00 00 80 00 01 40 00 01 70 00 00 00 0b 00 00 00 00 00 00 02 00 14 29 00 00 00 00 00 05 f2 41 14 ba 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b0 05 f2 29 00 00 00 00 00 03 f2 01 cc 29 00 00 00 00 00 03 b0 43 b1 29 00 00 00 00 00 19 b1 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 97 01 69 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 0b b1 29 00 00 00 00 00 02 b1 08 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 9d 64 29 00 00 00 00 00 02 64 09 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,mdss-dsi-h-front-porch = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-timing-switch-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 05 f2 41 14 ba 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b0 05 f2 29 00 00 00 00 00 03 f2 01 cc 29 00 00 00 00 00 03 b0 43 b1 29 00 00 00 00 00 03 b1 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 97 01 69 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,mdss-dsi-v-pulse-width = <0x38>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 08 03 04 00 24 1b];
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 47 f4 29 00 00 00 00 00 08 f4 88 88 88 88 88 88 88 05 00 00 00 00 00 01 28 05 01 00 00 0a 00 01 10 29 00 00 00 00 00 03 b0 0a cb 29 00 00 00 00 00 02 cb 4f 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 04 f2 29 00 00 00 00 00 02 f2 02 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 07 ef 29 00 00 00 00 00 02 ef 55 29 00 00 00 00 00 02 f7 0f 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x38>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					qxga120hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x38>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 2c 00 00 00 05 01 00 00 78 00 01 11 29 00 00 00 00 00 03 b0 0a cb 29 00 00 00 00 00 02 cb 0f 29 01 00 00 00 00 02 f7 0f 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 03 ed 04 40 29 00 00 00 00 00 02 9b 00 29 00 00 00 00 00 0d b9 01 06 e5 06 fb 00 00 00 00 11 01 03 29 00 00 00 00 00 18 bd 01 00 00 80 00 01 40 00 01 70 00 00 00 0b 00 00 00 00 00 00 02 00 14 29 00 00 00 00 00 05 f2 41 14 ba 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b0 05 f2 29 00 00 00 00 00 03 f2 00 08 29 00 00 00 00 00 03 b0 0c f2 29 00 00 00 00 00 03 f2 00 08 29 00 00 00 00 00 03 b0 43 b1 29 00 00 00 00 00 19 b1 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 06 dc 01 20 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 0b b1 29 00 00 00 00 00 02 b1 08 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 9d 64 29 00 00 00 00 00 02 64 09 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,mdss-dsi-h-front-porch = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-timing-switch-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 05 f2 41 14 ba 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b0 05 f2 29 00 00 00 00 00 03 f2 00 08 29 00 00 00 00 00 03 b0 0c f2 29 00 00 00 00 00 03 f2 00 08 29 00 00 00 00 00 03 b0 43 b1 29 00 00 00 00 00 19 b1 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 07 00 06 dc 01 20 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,mdss-dsi-v-pulse-width = <0x38>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 08 03 04 00 24 1b];
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 47 f4 29 00 00 00 00 00 08 f4 88 88 88 88 88 88 88 05 00 00 00 00 00 01 28 05 01 00 00 0a 00 01 10 29 00 00 00 00 00 03 b0 0a cb 29 00 00 00 00 00 02 cb 4f 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 04 f2 29 00 00 00 00 00 02 f2 02 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 07 ef 29 00 00 00 00 00 02 ef 55 29 00 00 00 00 00 02 f7 0f 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x34>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					qxga48hs {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x30>;
						qcom,mdss-dsi-h-pulse-width = <0x38>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 2c 00 00 00 05 01 00 00 78 00 01 11 29 00 00 00 00 00 03 b0 0a cb 29 00 00 00 00 00 02 cb 0f 29 01 00 00 00 00 02 f7 0f 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 03 ed 04 40 29 00 00 00 00 00 02 9b 00 29 00 00 00 00 00 0d b9 11 06 e5 06 fb 00 00 00 00 11 01 03 29 00 00 00 00 00 18 bd 01 00 00 80 00 02 40 00 01 70 00 00 00 0b 00 00 00 00 00 00 02 00 14 29 00 00 00 00 00 05 f2 41 14 ba 40 29 00 00 00 00 00 03 60 08 01 29 00 00 00 00 00 03 b0 0c f2 29 00 00 00 00 00 03 f2 01 cc 29 00 00 00 00 00 03 b0 43 b1 29 00 00 00 00 00 19 b1 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 97 01 69 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 0b b1 29 00 00 00 00 00 02 b1 08 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 9d 64 29 00 00 00 00 00 02 64 09 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,mdss-dsi-h-front-porch = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-timing-switch-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 05 f2 41 14 ba 40 29 00 00 00 00 00 03 60 08 01 29 00 00 00 00 00 03 b0 0c f2 29 00 00 00 00 00 03 f2 01 cc 29 00 00 00 00 00 03 b0 43 b1 29 00 00 00 00 00 19 b1 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 c4 08 97 01 69 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,mdss-dsi-v-pulse-width = <0x38>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 08 03 04 00 24 1b];
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 47 f4 29 00 00 00 00 00 08 f4 88 88 88 88 88 88 88 05 00 00 00 00 00 01 28 05 01 00 00 0a 00 01 10 29 00 00 00 00 00 03 b0 0a cb 29 00 00 00 00 00 02 cb 4f 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 04 f2 29 00 00 00 00 00 02 f2 02 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 b0 07 ef 29 00 00 00 00 00 02 ef 55 29 00 00 00 00 00 02 f7 0f 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x3c>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};

				qcom,panel-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,panel-supply-entry@3 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-pre-on-sleep = <0x00>;
						reg = <0x03>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-name = "panel_vddr";
						qcom,supply-max-voltage = <0x186a00>;
						qcom,supply-pre-on-sleep = <0x00>;
						reg = <0x01>;
						qcom,supply-min-voltage = <0x186a00>;
					};

					qcom,panel-supply-entry@2 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x0a>;
						qcom,supply-name = "panel_vci";
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-pre-on-sleep = <0x00>;
						reg = <0x02>;
						qcom,supply-min-voltage = <0x2dc6c0>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-disable-load = <0x64>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-pre-on-sleep = <0x00>;
						reg = <0x00>;
						qcom,supply-min-voltage = <0x1b7740>;
					};
				};

				samsung,br_tables {

					vrr60@0 {
						samsung,flash_gamma_data_read_addr = <0x04 0x05 0x06>;
					};
				};
			};

			qcom,mdss_dsi_sim_video {
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-panel-hdr-enabled;
				phandle = <0x710>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x00 0x01 0x02 0x00 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-h-front-porch = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x08>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [01 05 01 01 03 03 01 01 01 02 04 00 06 06];
						qcom,mdss-dsi-v-back-porch = <0x06>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};
				};
			};

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-name = "mmcx";
					qcom,supply-max-voltage = <0x00>;
					reg = <0x00>;
					qcom,supply-min-voltage = <0x00>;
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_cmd {
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,ulps-enabled;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,dsi-panel-gpio-address = <0xf100000 0x1000>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-panel-gpio-names = "reg-gpio\0reset-gpio\0platform-te-gpio";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,dsi-panel-gpio-pins = <0x0c 0x18 0x52>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x5dc>;
				qcom,dsi-select-sec-clocks = "mux_byte_clk1\0mux_pixel_clk1";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0xff>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0a];
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@2 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 16 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_60hz_cmd {
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x0a 0x01 0x14>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-dyn-clk-list = <0x137f18e0 0x136a4d09 0x13558133>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x5dd>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0xff>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 1e 1e 04 04 03 02 04 00 10 14];
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD_DSI1 {
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x00>;
				qcom,mdss-pan-physical-width-dimension = <0x3c>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-max-level = <0x639c>;
				samsung,candela_map_table_revA = <0x00 0x00 0x02 0x05 0x01 0x02 0x02 0x06 0x02 0x03 0x03 0x07 0x03 0x04 0x04 0x08 0x04 0x05 0x05 0x09 0x05 0x06 0x06 0x0a 0x06 0x07 0x07 0x0b 0x07 0x08 0x08 0x0c 0x08 0x09 0x09 0x0d 0x09 0x0a 0x0a 0x0e 0x0a 0x0b 0x0b 0x0f 0x0b 0x0c 0x0c 0x10 0x0c 0x0d 0x0d 0x11 0x0d 0x0e 0x0e 0x13 0x0e 0x0f 0x0f 0x14 0x0f 0x10 0x10 0x15 0x10 0x11 0x11 0x16 0x11 0x12 0x12 0x18 0x12 0x13 0x13 0x19 0x13 0x14 0x14 0x1b 0x14 0x15 0x15 0x1d 0x15 0x16 0x16 0x1e 0x16 0x17 0x18 0x20 0x17 0x19 0x1a 0x22 0x18 0x1b 0x1c 0x25 0x19 0x1d 0x1d 0x27 0x1a 0x1e 0x20 0x29 0x1b 0x21 0x22 0x2c 0x1c 0x23 0x24 0x2f 0x1d 0x25 0x26 0x32 0x1e 0x27 0x28 0x35 0x1f 0x29 0x2b 0x38 0x20 0x2c 0x2e 0x3c 0x21 0x2f 0x31 0x40 0x22 0x32 0x34 0x44 0x23 0x35 0x38 0x48 0x24 0x39 0x3b 0x4d 0x25 0x3c 0x3f 0x52 0x26 0x40 0x43 0x57 0x27 0x44 0x47 0x5d 0x28 0x48 0x4c 0x62 0x29 0x4d 0x50 0x69 0x2a 0x51 0x56 0x6f 0x2b 0x57 0x5b 0x77 0x2c 0x5c 0x61 0x7e 0x2d 0x62 0x68 0x86 0x2e 0x69 0x6e 0x8f 0x2f 0x6f 0x76 0x98 0x30 0x77 0x7d 0xa2 0x31 0x7e 0x85 0xac 0x32 0x86 0x8e 0xb7 0x33 0x8f 0x96 0xc3 0x34 0x97 0xa0 0xcf 0x35 0xa1 0xaa 0xdc 0x36 0xab 0xb5 0xea 0x37 0xb6 0xc1 0xf9 0x38 0xc2 0xcd 0x109 0x39 0xce 0xda 0x11a 0x3a 0xdb 0xe6 0x12c 0x3b 0xe7 0xf2 0x13c 0x3c 0xf3 0xfe 0x14d 0x3d 0xff 0xff 0x168>;
				qcom,display-type = "secondary";
				qcom,mdss-dsi-pixel-packing = "loose";
				label = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
				qcom,platform-reset-gpio = <0x93 0x16 0x00>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				phandle = <0x73f>;
				qcom,dsi-select-sec-clocks = "mux_byte_clk1\0mux_pixel_clk1";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-brightness-max-level = <0x639c>;

				qcom,mdss-dsi-display-timings {

					fhd60 {
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
						qcom,mdss-dsi-h-front-porch = <0xa4>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-panel-clockrate = <0x35866480>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1b 08 07 0d 0b 08 08 05 02 04 00 17 0c];
						qcom,mdss-dsi-v-back-porch = <0x03>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-v-front-porch = <0x09>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_dual_sim_cmd {
				qcom,ulps-enabled;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x713>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,bl-dsc-cmd-state = "dsi_lp_mode";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@3 {
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 05 09 08 05 05 03 02 04 00 10 0a];
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@1 {
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-h-front-porch = <0x1c>;
						qcom,mdss-dsi-h-back-porch = <0x04>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 06 06 04 04 02 02 04 00 0c 08];
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@2 {
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 0a 03 03 05 05 03 03 01 02 04 00 0a 08];
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@0 {
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x9d8>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 3d 11 10 1b 17 11 11 0c 02 04 00 30 15];
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_10b_cmd {
				qcom,ulps-enabled;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC3:1 10bit dsi panel";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x712>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x1e>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@2 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_sharp_qsync_wqhd_cmd {
				qcom,ulps-enabled;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-name = "Sharp 2k cmd mode qsync dsi panel";
				qcom,mdss-pan-physical-height-dimension = <0x86>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-schedule-line = <0x05>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x705>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5c0>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,platform-bklight-en-gpio = <0x93 0x0d 0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@7 {
						qcom,partial-update-enabled = "single_roi";
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 03 39 01 00 00 00 00 02 17 70 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 03 39 00 00 00 00 00 02 17 70 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 02 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 1c 03 02 02 02 04 00 0a 07];
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};

					timing@5 {
						qcom,video-to-cmd-mode-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 bb 10];
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,video-to-cmd-mode-switch-commands-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 05 be 00 10 00 10 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 12 05 05 06 02 04 00 12 09];
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,video-to-cmd-mode-post-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};

					timing@3 {
						qcom,partial-update-enabled = "single_roi";
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 03 39 01 00 00 00 00 02 17 70 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 03 39 00 00 00 00 00 02 17 70 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 02 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 10 03 03 11 1e 04 04 03 02 04 00 0e 08];
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};

					timing@1 {
						qcom,video-to-cmd-mode-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 bb 10];
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,video-to-cmd-mode-switch-commands-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 05 be 00 10 00 10 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05 05 06 02 04 00 12 09];
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,video-to-cmd-mode-post-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0xa30>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};

					timing@6 {
						qcom,partial-update-enabled = "single_roi";
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 00 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 00 39 00 00 00 00 00 02 17 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 00 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 10 03 03 02 02 04 00 0c 08];
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};

					timing@4 {
						qcom,partial-update-enabled = "single_roi";
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,compression-mode = "dsc";
						qcom,cmd-to-video-mode-switch-commands = <0x39010000 0x52a 0x2cf 0x39010000 0x52b 0x9ff>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 00 39 00 00 00 00 00 02 17 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 03 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 12 05 05 06 02 04 00 12 09];
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
						qcom,cmd-to-video-mode-post-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 13 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 06];
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};

					timing@2 {
						qcom,partial-update-enabled = "single_roi";
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 0a 39 00 00 00 00 00 02 17 30 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 01 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 0a 01 02 0e 1b 02 02 01 02 04 00 09 07];
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};

					timing@0 {
						qcom,partial-update-enabled = "single_roi";
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,compression-mode = "dsc";
						qcom,cmd-to-video-mode-switch-commands = <0x39010000 0x52a 0x2cf 0x39010000 0x52b 0x9ff>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 0a 39 00 00 00 00 00 02 17 30 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 01 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 0b 03 02 10 1c 03 03 02 02 04 00 0b 07];
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
						qcom,cmd-to-video-mode-post-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 13 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 06];
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-cmd-mode;
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};
				};
			};

			qcom,mdss_dsi_sharp_4k_dsc_video {
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-pan-physical-width-dimension = <0x47>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-name = "Sharp 4k video mode dsc dsi panel";
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x77>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-on-check-value = <0x77>;
				phandle = <0x703>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5c0>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,platform-bklight-en-gpio = <0x93 0x0d 0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 14 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_video {
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd video mode dsi panel";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				phandle = <0x70b>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 03 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};
				};
			};

			qcom,mdss_dsi_nt35597_truly_wqxga_cmd {
				qcom,ulps-enabled;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi truly panel without DSC";
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				phandle = <0x708>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5c0>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-panel-jitter = <0x01 0x01>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 21 20 06 06 07 02 04 00 17 16];
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_sharp_qhd_plus_dsc_cmd {
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-name = "Sharp qhd cmd mode dsi panel";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x704>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5c0>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,platform-bklight-en-gpio = <0x93 0x0d 0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 8a 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x48>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc600128a 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x27>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};

					timing@0 {
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 45 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x48>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc6001245 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 13 06 06 06 02 04 00 13 0a];
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x27>;
						qcom,mdss-mdp-transfer-time-us = <0x1efd>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};
				};
			};

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-gamut = <0x1d00 0x60001>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-inverse-pma;
				qcom,sde-vig-qseed-off = <0xa00>;
			};

			qcom,mdss_dsi_dual_sim_video {
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0xc8 0x01 0x14>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				phandle = <0x714>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 17 07 06 0b 0a 07 07 07 04 02 00 14 0b];
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-igc = <0x1260 0x40000>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
			};

			qcom,mdss_dsi_sim_sec_hd_cmd {
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,ulps-enabled;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,platform-sec-reset-gpio = <0x93 0x19 0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-panel-name = "sim hd command mode secondary dsi panel";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-max-level = <0x3ff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,panel-sec-supply-entries = <0x5bf>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x716>;
				qcom,dsi-select-sec-clocks = "mux_byte_clk1\0mux_pixel_clk1";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-on-command = <0x5010000 0x78000111 0x5010000 0x78000129>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 17];
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};
				};
			};

			qcom,sde-sspp-dma-blocks {

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-csc-off = <0x1200>;
					qcom,sde-dma-inverse-pma;
				};

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-csc-off = <0x200>;
					qcom,sde-dma-inverse-pma;
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_cmd {
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-dyn-clk-list = <0xba21dac 0xb95b503 0xb894c5b>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				phandle = <0x70d>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5bf>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0xff>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 02 f7 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 06 b6 6c 00 06 23 af 39 01 00 00 00 00 02 b4 20 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1e 17 04 19 03 02 04 00 00 00];
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-mdp-transfer-time-us = <0x3bc4>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_sharp_1080p_cmd {
				qcom,ulps-enabled;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
				qcom,mdss-pan-physical-height-dimension = <0x75>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,platform-reset-gpio = <0x93 0x18 0x00>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-clockrate = <0x32a9f880>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				phandle = <0x707>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,panel-supply-entries = <0x5c0>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-controller = <0x520>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-bpp = <0x18>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-clockrate = <0x35a4e900>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 18 22 08 08 08 02 04 00 1a 0c];
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};
		};

		jtagmm@7540000 {
			clock-names = "core_clk";
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x15>;
			reg = <0x7540000 0x1000>;
			phandle = <0x3b0>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,jpegdma {
			cam_hw_rd_mid = <0x00>;
			clock-names = "jpegdma_clk_src\0jpegdma_clk";
			reg-names = "jpegdma_hw";
			reg-cam-base = <0x57000>;
			cell-index = <0x00>;
			camss-vdd-supply = <0x29e>;
			interrupts = <0x00 0x1db 0x01>;
			clocks = <0x33 0x4d 0x33 0x4c>;
			clock-cntl-level = "nominal";
			cam_hw_pid = <0x18 0x1b>;
			compatible = "qcom,cam_jpeg_dma";
			src-clock-name = "jpegdma_clk_src";
			status = "ok";
			interrupt-names = "jpegdma";
			reg = <0xac57000 0x4000>;
			regulator-names = "camss-vdd";
			phandle = <0x56e>;
			clock-rates = <0x23c34600 0x00>;
			cam_hw_wr_mid = <0x01>;
		};

		cti@6c61000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-mdss_dl_cti";
			compatible = "arm,primecell";
			reg = <0x6c61000 0x1000>;
			phandle = <0x4a0>;
		};

		cti@601d000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti13";
			compatible = "arm,primecell";
			reg = <0x601d000 0x1000>;
			phandle = <0x492>;
		};

		qcom,msm-dai-tdm-sen-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			phandle = <0x4fd>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x266>;
			};
		};

		apps-smmu@15000000 {
			#global-interrupts = <0x02>;
			#address-cells = <0x01>;
			dma-coherent;
			interconnects = <0x91 0x02 0x92 0x211>;
			reg-names = "base\0tcu-base";
			interrupts = <0x00 0x40 0x04 0x00 0x41 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04 0x00 0x19c 0x04 0x00 0x1a2 0x04 0x00 0x1a3 0x04 0x00 0x1a5 0x04 0x00 0x1a7 0x04 0x00 0x1a8 0x04 0x00 0x1a9 0x04 0x00 0x2b2 0x04 0x00 0x2b3 0x04 0x00 0x2b4 0x04 0x00 0x2b5 0x04 0x00 0x2b6 0x04 0x00 0x2b7 0x04 0x00 0x2b8 0x04 0x00 0x2b9 0x04 0x00 0x2c3 0x04>;
			qcom,actlr = <0x800 0x3ff 0x103 0xc00 0x3ff 0x103 0x1000 0x3ff 0x303 0x1400 0x3ff 0x303 0x126 0x34c0 0x303 0x12d 0x24c0 0x303 0x144 0x2420 0x303 0x148 0x3420 0x303 0x149 0x34a0 0x303 0x14c 0x34a0 0x303 0x16f 0x3480 0x303 0x2142 0x4a0 0x303 0x2143 0x14a0 0x303 0x2147 0x420 0x303 0x2161 0x400 0x303 0x2165 0x480 0x303 0x216b 0x1400 0x303 0x216e 0x400 0x303 0x2000 0x4ff 0x103 0x2100 0x403 0x103 0x2104 0x400 0x103 0x2120 0x403 0x103 0x2124 0x400 0x103 0x215c 0x401 0x103>;
			#size-cells = <0x01>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			#iommu-cells = <0x02>;
			compatible = "qcom,qsmmu-v500";
			ranges;
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			phandle = <0x28>;
			qcom,active-only;

			mnoc_sf_1_tbu@151a9000 {
				interconnects = <0xc7 0x11 0x8d 0x200>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xee>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a9000 0x1000 0x15182248 0x08>;
				phandle = <0x431>;
				qcom,active-only;
			};

			mnoc_sf_0_tbu@151a5000 {
				interconnects = <0xc7 0x11 0x8d 0x200>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xed>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a5000 0x1000 0x15182240 0x08>;
				phandle = <0x430>;
				qcom,active-only;
			};

			compute_dsp_0_tbu@15199000 {
				interconnects = <0xc3 0x29 0x8d 0x200>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15199000 0x1000 0x15182228 0x08>;
				phandle = <0x42d>;
				qcom,active-only;
			};

			mnoc_hf_1_tbu@15191000 {
				interconnects = <0xc7 0x27 0x8d 0x200>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xec>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15191000 0x1000 0x15182218 0x08>;
				phandle = <0x42b>;
				qcom,active-only;
			};

			mnoc_hf_0_tbu@1518d000 {
				interconnects = <0xc7 0x27 0x8d 0x200>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xeb>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1518d000 0x1000 0x15182210 0x08>;
				phandle = <0x42a>;
				qcom,active-only;
			};

			anoc_2_tbu@15189000 {
				interconnects = <0x91 0x02 0x92 0x211>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15189000 0x1000 0x15182208 0x08>;
				phandle = <0x429>;
				qcom,active-only;
			};

			anoc_1_tbu@15185000 {
				interconnects = <0x91 0x02 0x92 0x211>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15185000 0x1000 0x15182200 0x08>;
				phandle = <0x428>;
				qcom,active-only;
			};

			anoc_1_pcie_tbu@151a1000 {
				clock-names = "gcc_aggre_noc_pcie_tbu_clk";
				interconnects = <0x91 0x02 0x92 0x211>;
				reg-names = "base\0status-reg";
				clocks = <0x30 0x0d>;
				qcom,stream-id-range = <0x1c00 0x400>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a1000 0x1000 0x15182238 0x08>;
				phandle = <0x42f>;
				qcom,active-only;
			};

			adsp_tbu@1519d000 {
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1519d000 0x1000 0x15182230 0x08>;
				phandle = <0x42e>;
			};

			compute_dsp_1_tbu@15195000 {
				interconnects = <0xc3 0x29 0x8d 0x200>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15195000 0x1000 0x15182220 0x08>;
				phandle = <0x42c>;
				qcom,active-only;
			};
		};

		tpda@6803000 {
			arm,primecell-periphid = <0xbb969>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clock-names = "apb_pclk";
			reg-names = "tpda-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpda-modem";
			qcom,dsb-elem-size = <0x00 0x20>;
			compatible = "arm,primecell";
			qcom,tpda-atid = <0x43>;
			reg = <0x6803000 0x1000>;
			phandle = <0x44a>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x132>;
						phandle = <0x134>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x133>;
						phandle = <0x135>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x131>;
						phandle = <0x126>;
					};
				};
			};
		};

		qcom,msm-imem@146bf000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,msm-imem";
			ranges = <0x00 0x146bf000 0x1000>;
			reg = <0x146bf000 0x1000>;
			phandle = <0x2f2>;

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			upload_cause@66c {
				compatible = "qcom,msm-imem-upload_cause";
				reg = <0x66c 0x04>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};
		};

		samsung,security_mz2@146bfaa4 {
			compatible = "samsung,security_mz2";
			reg = <0x146bfaa4 0x04>;
			phandle = <0x75e>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			reg-names = "base\0global_base";
			interrupts = <0x00 0x245 0x04>;
			compatible = "qcom,bimc-bwmon4";
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x00>;
			qcom,count-unit = <0x10000>;
			reg = <0x90b6400 0x300 0x90b6300 0x200>;
			phandle = <0x3dd>;
			qcom,target-dev = <0x9b>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x23d>;
		};

		clocks {

			xo-board {
				clock-output-names = "xo_board";
				#clock-cells = <0x00>;
				clock-frequency = <0x249f000>;
				compatible = "fixed-clock";
				phandle = <0x3b3>;
			};

			sleep-clk {
				clock-output-names = "sleep_clk";
				#clock-cells = <0x00>;
				clock-frequency = <0x7d00>;
				compatible = "fixed-clock";
				phandle = <0x3b4>;
			};
		};

		stm@6002000 {
			arm,primecell-periphid = <0xbb962>;
			clock-names = "apb_pclk";
			reg-names = "stm-base\0stm-stimulus-base\0stm-debug-status";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-stm";
			compatible = "arm,primecell";
			reg = <0x6002000 0x1000 0x16280000 0x180000 0x7820f0 0x04>;
			phandle = <0x443>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11c>;
						phandle = <0x11f>;
					};
				};
			};
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x4dd>;

			qcom,msm-dai-va-cdc-dma-0-tx {
				qcom,msm-dai-is-island-supported = <0x01>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x26d>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x27c>;
				qcom,msm-cdc-dma-data-align = <0x01>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x276>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x270>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x269>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x268>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x27b>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x275>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x26f>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x27a>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x274>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x26c>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x279>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x273>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x26e>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x27d>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x278>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x272>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x26b>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x26a>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x277>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x271>;
			};
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x23c>;
		};

		tx_core_clk {
			qcom,codec-ext-clk-src = <0x07>;
			#clock-cells = <0x01>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x588>;
			qcom,codec-lpass-clk-id = <0x30c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
		};

		cti@78e0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-apss_cti0";
			compatible = "arm,primecell";
			reg = <0x78e0000 0x1000>;
			phandle = <0x476>;
		};

		qcom,sps {
			qcom,pipe-attr-ee;
			compatible = "qcom,msm-sps-4k";
		};

		cti@601a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti10";
			compatible = "arm,primecell";
			reg = <0x601a000 0x1000>;
			phandle = <0x48f>;
		};

		qcom,dsi-display@1 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
			phandle = <0x75c>;
		};

		tmc@6b05000 {
			arm,primecell-periphid = <0xbb961>;
			coresight-ctis = <0xfe 0xff>;
			cti-flush-trig-num = <0x01>;
			clock-names = "apb_pclk";
			reg-names = "tmc-base";
			cti-reset-trig-num = <0x00>;
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tmc-etf";
			compatible = "arm,primecell";
			reg = <0x6b05000 0x1000>;
			phandle = <0x437>;
			coresight-csr = <0xfd>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x100>;
						phandle = <0x10d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x101>;
						phandle = <0xf9>;
					};
				};
			};
		};

		syscon@152128 {
			compatible = "syscon";
			reg = <0x152128 0x04>;
			phandle = <0x3b>;
		};

		qcom,spss_utils {
			qcom,spss-dev-firmware-name = "spss1d";
			qcom,spss-fuse4-bit = <0x19>;
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-fuse2-addr = <0x780204>;
			qcom,spss-fuse1-addr = <0x780204>;
			qcom,spss-fuse1-bit = <0x09>;
			qcom,pil-size = <0xf0000>;
			qcom,spss-prod-firmware-name = "spss1p";
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			qcom,spss-fuse2-bit = <0x08>;
			qcom,spss-test-firmware-name = "spss1t";
			compatible = "qcom,spss-utils";
			status = "ok";
			pil-mem = <0xd1>;
			qcom,spss-fuse4-addr = <0x780204>;
			qcom,spss-scsr-regs-addr = <0x1880000>;
			phandle = <0x407>;
			qcom,spss-fuse3-bit = <0x0a>;
			qcom,spss-fuse3-addr = <0x7801c0>;
		};

		test_mode_XA2_dtsi {
			samsung,ccd_state_rx_cmds_revA = [06 01 00 00 00 00 01 cd 01 00 00];
			samsung,ccd_pass_val = <0x00>;
			samsung,gray_spot_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 08 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 17 66 29 01 00 00 00 00 02 66 1f 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,micro_short_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 89 29 01 00 00 00 00 03 bf 00 07 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gct_ecc_rx_cmds_revA = [06 01 00 00 00 00 01 f8 01 00 02];
			samsung,gct_enter_tx_cmds_revC = <0x29000000 0x39f 0xa5a50501 0x7800 0x1012900 0x00 0x3f05a5a 0x29000000 0x3f1 0x5a5a2900 0x00 0x3fc5a5a 0x29000000 0x2d0 0x8290000 0x04 0xb0000dc1 0x29000000 0x2c1 0xdb290000 0x04 0xb0002ac1 0x29000000 0x2c1 0xc0290000 0x04 0xb0037e68 0x29000000 0x368 0x1302900 0x00 0x4b00038 0x68290000 0x06 0x68013001 0x500501 0x7800 0x1112900 0x00 0x4b0002a 0xc1290000 0x02 0xc1002900 0x00 0x3f1f1a2 0x29000000 0x4b0 0xdfe29 0x00 0x2fe14 0x29000000 0x4b0 0x21fe29 0x00 0x2fe7a 0x29000000 0x351 0x7ff2900 0x00 0x2532029 0x00 0x29d01 0x29000000 0x5a9e 0x11000089 0x308006e8 0x8a00022 0x4500450 0x2000328 0x20046c 0xf000c 0x2e90177 0x180010f0 0x30c2000 0x60b0b33 0xe1c2a38 0x46546269 0x7077797b 0x7d7e0102 0x1000940 0x9be19fc 0x19fa19f8 0x1a381a78 0x1ab62af6 0x2b342b74 0x3b746bf4 0x290000 0x04 0xb00002d7 0x29010000 0x320002d7 0x4290000 0x04 0xb00026f4 0x29010000 0x2f4 0x290100 0x02 0xfe802901 0x3200 0x2fe0029 0x1000000 0x22c00 0x29010000 0x140002be 0x5290100 0x140002 0xbe002900 0x00 0x2be0729 0x1000014 0x2be00>;
			samsung,brightdot_off_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 30 01 00 50 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gct_mid_tx_cmds_revA = [29 01 00 00 14 00 02 be 05 29 00 00 00 00 00 02 be 00];
			samsung,gct_enter_tx_cmds_revA = <0x29000000 0x39f 0xa5a50501 0x7800 0x1012900 0x00 0x3f05a5a 0x29000000 0x3f1 0x5a5a2900 0x00 0x3fc5a5a 0x29000000 0x2d0 0x8290000 0x04 0xb0000dc1 0x29000000 0x2c1 0xdb290000 0x04 0xb0002ac1 0x29000000 0x2c1 0xc0290000 0x04 0xb0037e68 0x29000000 0x368 0x1302900 0x00 0x4b00038 0x68290000 0x06 0x68013001 0x500501 0x7800 0x1112900 0x00 0x4b0002a 0xc1290000 0x02 0xc1002900 0x00 0x3f1f1a2 0x29000000 0x4b0 0xdfe29 0x00 0x2fe14 0x29000000 0x4b0 0x21fe29 0x00 0x2fe7a 0x29000000 0x351 0x7ff2900 0x00 0x2532029 0x00 0x29d01 0x29000000 0x5a9e 0x11000089 0x308006e8 0x8a00022 0x4500450 0x2000328 0x20046c 0xf000c 0x2e90177 0x180010f0 0x30c2000 0x60b0b33 0xe1c2a38 0x46546269 0x7077797b 0x7d7e0102 0x1000940 0x9be19fc 0x19fa19f8 0x1a381a78 0x1ab62af6 0x2b342b74 0x3b746bf4 0x290000 0x04 0xb00002d7 0x29010000 0x320002d7 0x4290000 0x04 0xb00026f4 0x29010000 0x2f4 0x290100 0x02 0xfe802901 0x3200 0x2fe0029 0x1000000 0x22c00 0x29010000 0x140002be 0x5290100 0x140002 0xbe002900 0x00 0x2be0729 0x1000014 0x2be00>;
			samsung,brightdot_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 22 01 00 50 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,brightdot_on_tx_cmds_revC = <0x29000000 0x3f0 0x5a5a2900 0x00 0x35107ff 0x29000000 0x4b0 0x376829 0x00 0x76801 0x7d00100 0x50290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
			label = "test_mode_XA2_dtsi";
			samsung,brightdot_lf_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 03 b0 0c bd 29 00 00 00 00 00 03 bd 00 ef 29 00 00 00 00 00 03 60 00 ef 29 01 00 00 64 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,brightdot_on_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x35107ff 0x29000000 0x4b0 0x376829 0x00 0x76801 0x7100100 0x50290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
			samsung,ccd_test_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 02 cc 29 00 00 00 00 00 02 cc 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_fail_val = <0x04>;
			samsung,ccd_test_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 02 cc 29 01 00 00 00 00 02 cc 01 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,gct_exit_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 02 d7 29 00 00 00 00 00 02 d7 00 29 00 00 00 00 00 04 b0 00 26 f4 29 00 00 00 00 00 02 f4 00 29 00 00 00 00 00 02 fe 80 29 00 00 00 00 00 02 fe 00 29 00 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 fc a5 a5];
			samsung,gct_checksum_rx_cmds_revA = [06 01 00 00 00 00 01 af 01 00 00];
			phandle = <0x61e>;
			samsung,micro_short_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 75 29 01 00 00 00 00 03 bf 33 25 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,support_gct;
			samsung,gray_spot_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 a5 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 89 29 01 00 00 00 00 04 b0 00 17 66 29 01 00 00 00 00 02 66 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
		};

		funnel@6e05000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-ddr-0";
			compatible = "arm,primecell";
			reg = <0x6e05000 0x1000>;
			phandle = <0x467>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a4>;
						phandle = <0x1a8>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1a7>;
						phandle = <0x1af>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1a5>;
						phandle = <0x1aa>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1a6>;
						phandle = <0x1ae>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a3>;
						phandle = <0x17c>;
					};
				};
			};
		};

		cti@6c13000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-sierra_a6_cti";
			compatible = "arm,primecell";
			status = "disabled";
			reg = <0x6c13000 0x1000>;
			phandle = <0x4a1>;
		};

		tpda@6ac1000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			reg-names = "tpda-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpda-dl-north";
			qcom,dsb-elem-size = <0x00 0x20>;
			compatible = "arm,primecell";
			qcom,tpda-atid = <0x61>;
			reg = <0x6ac1000 0x1000>;
			phandle = <0x455>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x159>;
						phandle = <0x157>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x158>;
						phandle = <0x160>;
					};
				};
			};
		};

		i2c@994000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1ec>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x25e 0x04>;
			clocks = <0x30 0x5c 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x1ed>;
			status = "ok";
			reg = <0x994000 0x4000>;
			phandle = <0x4b9>;
			dmas = <0x1d7 0x00 0x05 0x03 0x40 0x00 0x1d7 0x01 0x05 0x03 0x40 0x00>;
			qcom,clk-freq-out = <0xf4240>;

			tas256x@4c {
				ti,reset-gpio = <0x57b 0x14 0x00>;
				ti,irq-gpio = <0x57b 0x0a 0x00>;
				ti,rcv-only = <0x02>;
				#sound-dai-cells = <0x00>;
				compatible = "ti, tas256x";
				ti,left-channel = <0x4c>;
				status = "ok";
				ti,channels = <0x01>;
				reg = <0x4c>;
				phandle = <0x766>;
			};

			cs35l41@40 {
				cirrus,hw-noise-gate-delay = <0x02>;
				cirrus,bd-suffix = "_1";
				cirrus,dsp-noise-gate-threshold = <0x06>;
				cirrus,dsp-noise-gate-delay = <0x02>;
				cirrus,use-fsync-errata;
				cirrus,hw-noise-gate-select = <0x3f>;
				cirrus,bd-max-temp = <0x6e>;
				VA-supply = <0x641>;
				cirrus,dsp-noise-gate-enable;
				interrupts = <0x0a 0x00>;
				interrupt-parent = <0x57b>;
				cirrus,asp-sdout-hiz = <0x03>;
				#sound-dai-cells = <0x01>;
				reset-gpios = <0x57b 0x13 0x00>;
				cirrus,dsp-part-name = "cs35l40-bot";
				VP-supply = <0x641>;
				compatible = "cirrus,cs35l41";
				reg = <0x40>;
				cirrus,boost-peak-milliamp = <0x1004>;
				phandle = <0x63f>;
				cirrus,right-channel-amp;
				cirrus,mfd-suffix = "_r";
				cirrus,hw-noise-gate-threshold = <0x06>;

				cirrus,gpio-config2 {
					cirrus,gpio-output-enable;
					cirrus,gpio-src-select = <0x02>;
				};

				cirrus,fixed-hw-params {
					cirrus,fixed-width = <0x20>;
				};

				cirrus,pwr-params {
					cirrus,pwr-target-temp = <0xe74>;
					cirrus,pwr-exit-temp = <0xe10>;
				};
			};

			cs35l41@41 {
				cirrus,hw-noise-gate-delay = <0x02>;
				cirrus,bd-suffix = "_0";
				cirrus,dsp-noise-gate-threshold = <0x06>;
				cirrus,dsp-noise-gate-delay = <0x02>;
				cirrus,use-fsync-errata;
				cirrus,hw-noise-gate-select = <0x3f>;
				cirrus,bd-max-temp = <0x64>;
				VA-supply = <0x641>;
				cirrus,dsp-noise-gate-enable;
				interrupts = <0x0a 0x00>;
				interrupt-parent = <0x57b>;
				cirrus,asp-sdout-hiz = <0x03>;
				#sound-dai-cells = <0x01>;
				reset-gpios = <0x57b 0x12 0x00>;
				cirrus,dsp-part-name = "cs35l40-top";
				VP-supply = <0x641>;
				compatible = "cirrus,cs35l41";
				reg = <0x41>;
				cirrus,boost-peak-milliamp = <0x1004>;
				phandle = <0x640>;
				cirrus,mfd-suffix = [00];
				cirrus,hw-noise-gate-threshold = <0x06>;

				cirrus,gpio-config2 {
					cirrus,gpio-output-enable;
					cirrus,gpio-src-select = <0x02>;
				};

				cirrus,fixed-hw-params {
					cirrus,fixed-width = <0x20>;
				};

				cirrus,pwr-params {
					cirrus,pwr-target-temp = <0xf3c>;
					cirrus,pwr-exit-temp = <0xed8>;
				};
			};

			sma1305@1e {
				init-vol = <0x32>;
				sys-clk-id = <0x03>;
				tdm-slot-tx = <0x00>;
				tdm-slot-rx = <0x00>;
				compatible = "siliconmitus,sma1305";
				status = "ok";
				reg = <0x1e>;
				phandle = <0x765>;
				sma1305,gpio-int = <0x57b 0x0a 0x00>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			phandle = <0x4f9>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x262>;
			};
		};

		qcom,msm-eud@88e0000 {
			reg-names = "eud_base\0eud_mode_mgr2";
			interrupts = <0x0b 0x04>;
			interrupt-parent = <0x29>;
			qcom,secure-eud-en;
			compatible = "qcom,msm-eud";
			status = "ok";
			interrupt-names = "eud_irq";
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			phandle = <0x409>;
		};

		cti@7020000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			cpu = <0x10>;
			coresight-name = "coresight-cti-cpu0";
			compatible = "arm,primecell";
			reg = <0x7020000 0x1000>;
			phandle = <0x495>;
		};

		ipcc-self-ping-cdsp {
			interrupts-extended = <0x2c 0x06 0x03 0x04>;
			compatible = "qcom,ipcc-self-ping";
			phandle = <0x412>;
			mboxes = <0x2c 0x06 0x03>;
		};

		i2c@a84000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x206>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x162 0x04>;
			clocks = <0x30 0x66 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x207>;
			status = "ok";
			reg = <0xa84000 0x4000>;
			phandle = <0x4c5>;
			dmas = <0x1f9 0x00 0x01 0x03 0x40 0x00 0x1f9 0x01 0x01 0x03 0x40 0x00>;

			sx9360-i2c@28 {
				sx9360_sub,gainrawfilt_reg = <0x0a>;
				pinctrl-names = "default";
				pinctrl-0 = <0x66f>;
				sx9360_sub,refgainrawfilt_reg = <0x22>;
				sx9360_sub,refagainfreq_reg = <0x36>;
				interrupts = <0x58 0x00>;
				sx9360_sub,hallic_cert_detect = <0x01>;
				interrupt-parent = <0x93>;
				sx9360_sub,resolution_reg = <0x0f>;
				sx9360_sub,nirq-gpio = <0x93 0x58 0x00>;
				sx9360_sub,hallic_fold_detect = <0x01>;
				sx9360_sub,hyst_reg = <0x15>;
				sx9360_sub,refresolution_reg = <0x0f>;
				compatible = "sx9360_sub";
				sx9360_sub,proxthresh_reg = <0x30>;
				status = "okay";
				reg = <0x28>;
				sx9360_sub,againfreq_reg = <0x52>;
			};

			s2asl01-limiter-sub@39 {
				pinctrl-names = "default";
				pinctrl-0 = <0x5f5 0x5f6>;
				limiter,chg_current_fully_turnon = <0x00>;
				compatible = "samsung,s2asl01-limiter";
				status = "okay";
				limiter,sub_bat_det_gpio = <0x93 0x84 0x00>;
				reg = <0x39>;
				phandle = <0x742>;
				limiter,bat_type = <0x02>;
				limiter,sub_bat_enb_gpio = <0x93 0xa7 0x00>;
				limiter,limiter_name = "s2asl01-limiter-sub";
			};
		};

		qcom,trustedvm@d0800000 {
			memory-region = <0xd2>;
			qcom,pas-id = <0x1c>;
			compatible = "qcom,pil-tz-generic";
			status = "disabled";
			qcom,firmware-name = "trustedvm";
		};

		qcom,mpm2-sleep-counter@c221000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			status = "ok";
			arch-compat = "ife";
		};

		qcom,msm-dai-tdm-hsif1-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9080>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9180>;
			phandle = <0x507>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-hsif1-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9080>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x508>;
			};
		};

		qcom,cam-icp {
			icp_pc_en;
			ipe_bps_pc_en;
			num-bps = <0x01>;
			num-ipe = <0x01>;
			num-a5 = <0x01>;
			compat-hw-name = "qcom,a5\0qcom,ipe0\0qcom,bps";
			compatible = "qcom,cam-icp";
			status = "ok";
		};

		qcom,msm-dai-tdm-sep-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9060>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9160>;
			phandle = <0x4ff>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-sep-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9060>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x500>;
			};
		};

		psci {
			method = "smc";
			compatible = "arm,psci-1.0";
		};

		ss_mafpc_FAB_dtsi {
			samsung,mafpc_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_check_tx_post_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0xabf0007 0xff000010 0x29 0x1000000 0x28700 0x29010000 0x27a 0x21290100 0x02 0xdd012901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,mafpc_setting_post_revA = [29 01 00 00 00 00 02 75 01];
			samsung,support_mafpc;
			samsung,mafpc_brightness_scale_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 08 87 29 00 00 00 00 00 04 87 ff ff ff 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_on_factory_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x2d871109 0xf000081 0x8181ffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xfffffff0 0xf0ff2901 0x00 0x3f0a5a5>;
			samsung,mafpc_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			label = "mafpc_FAB_dtsi";
			samsung,mafpc_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 b0 27 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 2d 87 11 09 0f 00 00 81 81 81 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff f0 f0 ff 29 01 00 00 00 00 02 7a 00 29 01 00 00 22 00 02 dd 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,mafpc_setting_pre_revA = [29 01 00 00 01 00 02 75 40 29 01 00 00 00 00 02 87 00];
			phandle = <0x749>;
			samsung,mafpc_crc_pass_data = [58 17];
			samsung,mafpc_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x2d871109 0xf000081 0x8181ffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xfffffff0 0xf0ff2901 0x00 0x3f0a5a5>;
		};

		llcc-pmu@9095000 {
			reg-names = "lagg-base";
			compatible = "qcom,llcc-pmu-ver2";
			reg = <0x9095000 0x300>;
			phandle = <0x3dc>;
		};

		funnel@6c2d000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-dl-center";
			compatible = "arm,primecell";
			reg = <0x6c2d000 0x1000>;
			phandle = <0x45a>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x17f>;
						phandle = <0x181>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x17d>;
						phandle = <0x1b0>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x17b>;
						phandle = <0x154>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x17e>;
						phandle = <0x180>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x17c>;
						phandle = <0x1a3>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x17a>;
						phandle = <0x18e>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						source = <0x162>;
						remote-endpoint = <0x161>;
						phandle = <0x13b>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						source = <0x174>;
						remote-endpoint = <0x173>;
						phandle = <0x144>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						source = <0x170>;
						remote-endpoint = <0x16f>;
						phandle = <0x142>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						source = <0x16c>;
						remote-endpoint = <0x16b>;
						phandle = <0x140>;
					};
				};

				port@c {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0x179>;
						phandle = <0x138>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						source = <0x168>;
						remote-endpoint = <0x167>;
						phandle = <0x13e>;
					};
				};

				port@a {
					reg = <0x0a>;

					endpoint {
						source = <0x176>;
						remote-endpoint = <0x175>;
						phandle = <0x145>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						source = <0x164>;
						remote-endpoint = <0x163>;
						phandle = <0x13c>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						source = <0x172>;
						remote-endpoint = <0x171>;
						phandle = <0x143>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						source = <0x16e>;
						remote-endpoint = <0x16d>;
						phandle = <0x141>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						source = <0x16a>;
						remote-endpoint = <0x169>;
						phandle = <0x13f>;
					};
				};

				port@b {
					reg = <0x0b>;

					endpoint {
						source = <0x178>;
						remote-endpoint = <0x177>;
						phandle = <0x146>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						source = <0x166>;
						remote-endpoint = <0x165>;
						phandle = <0x13d>;
					};
				};
			};
		};

		tpdm@78b0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-llm-gold";
			compatible = "arm,primecell";
			reg = <0x78b0000 0x1000>;
			phandle = <0x460>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18b>;
						phandle = <0x187>;
					};
				};
			};
		};

		samsung,sec_misc {
			qfprom_jtag,reg = <0x784178>;
			msm_power_dou,qfprom_raw_pte_row3_27_nr = <0x01>;
			msm_power_dou,reg = <0x780184>;
			msm_power_dou,qfprom_raw_pte_row3_28_reg = <0x780194>;
			msm_power_dou,bins_shift = <0x1c>;
			msm_power_dou,revision_bit_shift = <0x1e>;
			msm_power_dou,qfprom_raw_pte_row3_27_shift = <0x1b>;
			msm_power_dou,qfprom_raw_pte_row3_28_nr = <0x01>;
			msm_power_dou,qfprom_raw_pte_row3_28_shift = <0x1c>;
			msm_power_dou,qfprom_raw_pte_row3_27_reg = <0x780194>;
		};

		tpdm@6c29000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-ipcc";
			compatible = "arm,primecell";
			reg = <0x6c29000 0x1000>;
			phandle = <0x178>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x181>;
						phandle = <0x17f>;
					};
				};
			};
		};

		tz-log@146bf720 {
			hyplog-address-offset = <0x410>;
			compatible = "qcom,tz-log";
			qcom,hyplog-enabled;
			reg = <0x146bf720 0x3000>;
			phandle = <0x405>;
			hyplog-size-offset = <0x414>;
		};

		qcom,vidc@aa00000 {
			qcom,allowed-clock-rates = <0xe4e1bff 0x14257880 0x15d0b780 0x1a76e700>;
			iris-ctl-supply = <0xc6>;
			#address-cells = <0x01>;
			interconnect-names = "venus-cnoc\0venus-ddr\0venus-llcc";
			clock-names = "gcc_video_axi0\0core_clk\0vcodec_clk";
			vidc,firmware-name = "vpu20_4v";
			interconnects = <0x91 0x02 0x92 0x233 0x8d 0x03 0x8d 0x200 0xc7 0x1f 0x91 0x23e>;
			resets = <0x30 0x23>;
			vcodec-supply = <0x280>;
			interrupts = <0x00 0xae 0x04>;
			clocks = <0x30 0xcc 0x31 0x05 0x31 0x02>;
			#size-cells = <0x01>;
			qcom,reg-presets = <0xb0088 0x00 0x11>;
			compatible = "qcom,msm-vidc\0qcom,lahaina-vidc";
			status = "okay";
			reg = <0xaa00000 0x100000>;
			phandle = <0x513>;
			qcom,proxy-clock-names = "gcc_video_axi0\0core_clk\0vcodec_clk";
			reset-names = "video_axi_reset";
			qcom,clock-configs = <0x00 0x01 0x01>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0xe4e1c0 0x3e8 0xe4e1c0>;
			cache-slice-names = "vidsc0";

			non_secure_cb {
				iommus = <0x28 0x2100 0x400>;
				dma-coherent-hint-cached;
				virtual-addr-pool = <0x25800000 0xba800000>;
				label = "venus_ns";
				compatible = "qcom,msm-vidc,context-bank";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-pagetable = "LLC";
				buffer-types = <0xfff>;
				qcom,iommu-faults = "non-fatal";
			};

			secure_non_pixel_cb {
				iommus = <0x28 0x2104 0x400>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
				label = "venus_sec_non_pixel";
				compatible = "qcom,msm-vidc,context-bank";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-pagetable = "LLC";
				buffer-types = <0x480>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0b>;
			};

			secure_bitstream_cb {
				iommus = <0x28 0x2101 0x404>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				label = "venus_sec_bitstream";
				compatible = "qcom,msm-vidc,context-bank";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-pagetable = "LLC";
				buffer-types = <0x241>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x09>;
			};

			secure_pixel_cb {
				iommus = <0x28 0x2103 0x400>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				label = "venus_sec_pixel";
				compatible = "qcom,msm-vidc,context-bank";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-pagetable = "LLC";
				buffer-types = <0x106>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0a>;
			};
		};

		qcom,gdsc@abf0bf8 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,retain-regs;
			clocks = <0x30 0xcb>;
			regulator-name = "video_cc_mvs0c_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			reg = <0xabf0bf8 0x04>;
			phandle = <0xc6>;
		};

		ssphy@88eb000 {
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd8cc0>;
			clock-names = "aux_clk\0pipe_clk\0pipe_clk_mux\0pipe_clk_ext_src\0ref_clk_src\0ref_clk\0com_aux_clk";
			reg-names = "qmp_phy_base\0pcs_clamp_enable_reg";
			resets = <0x30 0x1f 0x30 0x21>;
			clocks = <0x30 0xc6 0x30 0xc9 0x30 0xca 0x30 0x0a 0x37 0x00 0x30 0xc5 0x30 0xc8>;
			vdd-supply = <0x1e>;
			qcom,qmp-phy-reg-offset = <0x214 0x1208 0x1214 0x240 0x200 0x244>;
			compatible = "qcom,usb-ssphy-qmp-v2";
			qcom,vdd-max-load-uA = <0xb798>;
			status = "disabled";
			reg = <0x88eb000 0x2000 0x88eb28c 0x04>;
			phandle = <0xf6>;
			reset-names = "phy_reset\0phy_phy_reset";
			qcom,qmp-phy-init-seq = <0x94 0x1a 0x00 0x1bc 0x11 0x00 0x158 0x01 0x00 0xbc 0x82 0x00 0xcc 0xab 0x00 0xd0 0xea 0x00 0xd4 0x02 0x00 0x1ac 0xca 0x00 0x1b0 0x1e 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x110 0x24 0x00 0xb0 0x34 0x00 0xac 0x14 0x00 0xa4 0x04 0x00 0x50 0x0a 0x00 0x11c 0x02 0x00 0x118 0x24 0x00 0x16c 0x08 0x00 0xc4 0x82 0x00 0xd8 0xab 0x00 0xdc 0xea 0x00 0xe0 0x02 0x00 0xb8 0x82 0x00 0xb4 0x34 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b4 0xca 0x00 0x1b8 0x1e 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x30 0xde 0x00 0x34 0x07 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x10c 0x02 0x00 0x116c 0xdc 0x00 0x1168 0xbd 0x00 0x1164 0xff 0x00 0x1160 0x7f 0x00 0x115c 0xff 0x00 0x1180 0xa9 0x00 0x117c 0x7b 0x00 0x1178 0xe4 0x00 0x1174 0x24 0x00 0x1170 0x64 0x00 0x1044 0x99 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x1054 0x00 0x00 0x1058 0x04 0x00 0x1030 0x2f 0x00 0x103c 0xff 0x00 0x1040 0x0f 0x00 0x1008 0x0a 0x00 0x10d4 0x54 0x00 0x10d8 0x0f 0x00 0x10ec 0x0f 0x00 0x10f4 0x0a 0x00 0x1110 0x47 0x00 0x1114 0x80 0x00 0x111c 0x04 0x00 0x1124 0x0e 0x00 0x11a4 0x38 0x00 0x1014 0x05 0x00 0x10dc 0x00 0x00 0x1118 0x00 0x00 0xe84 0xa5 0x00 0xe88 0x82 0x00 0xe8c 0x3f 0x00 0xe90 0x3f 0x00 0xee4 0x21 0x00 0xe3c 0x10 0x00 0xe40 0x0e 0x00 0x2c4 0xd0 0x00 0x2c8 0x07 0x00 0x2cc 0x20 0x00 0x2d8 0x13 0x00 0x390 0xe7 0x00 0x394 0x03 0x00 0x388 0xaa 0x00 0x3d0 0x0c 0x00 0x123c 0x07 0x00 0x1218 0xf8 0x00 0x3b0 0x0a 0x00 0x3c0 0x88 0x00 0x3c4 0x13 0x00 0x3dc 0x4b 0x00 0x3ec 0x10 0x00 0x2dc 0x21 0x00 0xffffffff 0xffffffff 0x00>;
			core-supply = <0x1f>;
		};

		qcom,csid2 {
			camss-supply = <0x29e>;
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_2_areg\0ife_2_ahb\0ife_axi_clk";
			reg-names = "csid";
			reg-cam-base = <0xf0200>;
			cell-index = <0x02>;
			interrupts = <0x00 0x280 0x01>;
			clocks = <0x33 0x3f 0x33 0x3e 0x33 0x0e 0x33 0x3d 0x33 0x3c 0x33 0x3b 0x33 0x39 0x33 0x38 0x33 0x3a>;
			ife2-supply = <0x2bb>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			compatible = "qcom,csid580";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			interrupt-names = "csid";
			reg = <0xacf0200 0x1000>;
			regulator-names = "camss\0ife2";
			phandle = <0x562>;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x14257880 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00>;
		};

		interconnect@a0c0000 {
			#interconnect-cells = <0x01>;
			qcom,bcm-voters = <0x8a>;
			compatible = "qcom,lahaina-nsp_noc";
			reg = <0xa0c0000 0x10000>;
			phandle = <0xc3>;
			qcom,bcm-voter-names = "hlos";
		};

		qcom,csiphy5 {
			csi-vdd-1p2-supply = <0x1f>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			csi-vdd-0p9-supply = <0x1e>;
			clock-names = "cphy_rx_clk_src\0csiphy5_clk\0csi5phytimer_clk_src\0csi5phytimer_clk";
			reg-names = "csiphy";
			reg-cam-base = "\0\a@";
			cell-index = <0x05>;
			interrupts = <0x00 0x59 0x01>;
			clocks = <0x33 0x0e 0x33 0x20 0x33 0x1a 0x33 0x19>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			gdscr-supply = <0x29e>;
			rgltr-cntrl-support;
			clock-cntl-level = "nominal";
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			src-clock-name = "csi5phytimer_clk_src";
			status = "ok";
			interrupt-names = "csiphy5";
			reg = <0xac74000 0x2000>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			phandle = <0x52f>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
		};

		funnel@680c000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-modem-q6";
			compatible = "arm,primecell";
			reg = <0x680c000 0x1000>;
			phandle = <0x447>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x12b>;
						phandle = <0x130>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12a>;
						phandle = <0x12d>;
					};
				};
			};
		};

		cti@698b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-turing_q6_cti";
			compatible = "arm,primecell";
			reg = <0x698b000 0x1000>;
			phandle = <0x4a5>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9a>;

			opp-1000 {
				opp-hz = <0x00 0x3b9a>;
			};

			opp-300 {
				opp-hz = <0x00 0x11e1>;
			};

			opp-600 {
				opp-hz = <0x00 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x00 0x300a>;
			};

			opp-466 {
				opp-hz = <0x00 0x1bc6>;
			};

			opp-933 {
				opp-hz = <0x00 0x379c>;
			};

			opp-150 {
				opp-hz = <0x00 0x8f0>;
			};
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x4db>;
		};

		qcom,cpu4-cpu-llcc-lat {
			interconnects = <0x91 0x02 0x91 0x23e>;
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc";
			phandle = <0xae>;
			qcom,active-only;
			operating-points-v2 = <0x9a>;
		};

		mem_dump {
			memory-region = <0xcd>;
			compatible = "qcom,mem-dump";

			c700_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x137>;
				phandle = <0x3ff>;
			};

			l1_icache600 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x66>;
			};

			l2_cache600 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc6>;
			};

			l1_itlb400 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x24>;
			};

			l1_dtlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x46>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x04>;
			};

			l2_tlb400 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x124>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x83>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};

			l1_itlb700 {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x27>;
			};

			l2_tlb700 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x127>;
			};

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x00>;
			};

			l1_dcache600 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x86>;
			};

			c500_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x135>;
				phandle = <0x3fd>;
			};

			l1_icache200 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x62>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x02>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x07>;
			};

			c0_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x130>;
			};

			l1_icache500 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x65>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			l2_cache500 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc5>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			l1_dtlb500 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x45>;
			};

			l2_tlb300 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x123>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			c300_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x133>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x82>;
			};

			l2_tlb0 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x120>;
			};

			l1_itlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x26>;
			};

			l2_tlb600 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x126>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x05>;
			};

			gemnoc {
				qcom,dump-size = <0x100000>;
				qcom,dump-id = <0x162>;
			};

			l1_dcache500 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x85>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <0xe4>;
			};

			l1_icache100 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x61>;
			};

			c100_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x131>;
			};

			etf_slpi {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf3>;
			};

			mhm_scan {
				qcom,dump-size = <0x20000>;
				qcom,dump-id = <0x161>;
			};

			c600_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x136>;
				phandle = <0x3fe>;
			};

			l1_icache400 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x64>;
			};

			etfslpi_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x103>;
			};

			l2_cache400 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc4>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x03>;
			};

			l1_dtlb400 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x44>;
			};

			l2_tlb200 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x122>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x81>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf1>;
			};

			cpuss_reg {
				qcom,dump-size = <0x30000>;
				qcom,dump-id = <0xef>;
			};

			l1_icache700 {
				qcom,dump-size = <0x32100>;
				qcom,dump-id = <0x67>;
			};

			l2_cache700 {
				qcom,dump-size = <0x120100>;
				qcom,dump-id = <0xc7>;
			};

			l1_itlb500 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x25>;
			};

			l1_dtlb700 {
				qcom,dump-size = <0x3a0>;
				qcom,dump-id = <0x47>;
			};

			l2_tlb500 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x125>;
			};

			llcc_1_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x140>;
				phandle = <0x400>;
			};

			l1_icache0 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x60>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			c400_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x134>;
				phandle = <0x3fc>;
			};

			l1_dcache400 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x84>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			llcc_2_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x141>;
				phandle = <0x401>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x01>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x06>;
			};

			llcc_3_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x142>;
				phandle = <0x402>;
			};

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x12100>;
				qcom,dump-id = <0x87>;
			};

			llcc_4_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x143>;
				phandle = <0x403>;
			};

			l1_icache300 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x63>;
			};

			l2_tlb100 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x121>;
			};

			c200_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x132>;
			};
		};

		qcom,msm-pcm {
			qcom,msm-pcm-dsp-id = <0x00>;
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x232>;
		};

		qoslat-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xa0>;

			opp-1 {
				opp-hz = <0x00 0x01>;
			};

			opp-2 {
				opp-hz = <0x00 0x02>;
			};
		};

		erp {
			interrupts = <0x01 0x00 0x04 0x00 0x23 0x04>;
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupt-names = "l1-l2-faultirq\0l3-scu-faultirq";
			phandle = <0x3d7>;
		};

		dsi_panel_pwr_supply_avdd {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x5c0>;

			qcom,panel-supply-entry@1 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-name = "avdd";
				qcom,supply-max-voltage = <0x5b8d80>;
				reg = <0x01>;
				qcom,supply-min-voltage = <0x4630c0>;
			};

			qcom,panel-supply-entry@0 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x2c6f0>;
				qcom,supply-post-on-sleep = <0x14>;
				qcom,supply-name = "vddio";
				qcom,supply-max-voltage = <0x1b7740>;
				reg = <0x00>;
				qcom,supply-min-voltage = <0x1b7740>;
			};
		};

		qcom,msm-sec-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x248>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
		};

		cti@7620000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			cpu = <0x16>;
			coresight-name = "coresight-cti-cpu6";
			compatible = "arm,primecell";
			reg = <0x7620000 0x1000>;
			phandle = <0x49b>;
		};

		tpdm@6850000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-pimem";
			compatible = "arm,primecell";
			reg = <0x6850000 0x1000>;
			phandle = <0x452>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x153>;
						phandle = <0x14f>;
					};
				};
			};
		};

		disp_rdump_region@e1000000 {
			label = "disp_rdump_region";
			reg = <0xe4000000 0x1200000>;
			phandle = <0x524>;
		};

		qcom,gdsc@ad0b070 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,retain-regs;
			clocks = <0x30 0x15>;
			regulator-name = "cam_cc_ife_2_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			reg = <0xad0b070 0x04>;
			phandle = <0x2bb>;
		};

		qcom,gdsc@175004 {
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			regulator-name = "gcc_ufs_card_gdsc";
			compatible = "qcom,gdsc";
			reg = <0x175004 0x04>;
			phandle = <0x3b6>;
		};

		qcom,gdsc@ad0b004 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,retain-regs;
			clocks = <0x30 0x15>;
			regulator-name = "cam_cc_ife_1_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			reg = <0xad0b004 0x04>;
			phandle = <0x2ba>;
		};

		cti@7900000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-apss_cti2";
			compatible = "arm,primecell";
			reg = <0x7900000 0x1000>;
			phandle = <0x478>;
		};

		funnel@6986000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base-dummy\0funnel-base-real";
			qcom,duplicate-funnel;
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-turing_dup";
			compatible = "arm,primecell";
			reg = <0x6986000 0x1000 0x6985000 0x1000>;
			phandle = <0x465>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x198>;
						phandle = <0x1b5>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x197>;
						phandle = <0x1a0>;
					};
				};
			};
		};

		qcom,cam-res-mgr {
			pinctrl-names = "mclk0_active\0mclk0_suspend";
			shared-pctrlgpio-names = "mclk0";
			pinctrl-0 = <0x38c>;
			shared-pinctrlgpios = <0x198>;
			compatible = "qcom,cam-res-mgr";
			pinctrl-1 = <0x38d>;
			status = "ok";
		};

		cti@6e04000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			compatible = "arm,primecell";
			reg = <0x6e04000 0x1000>;
			phandle = <0x47b>;
		};

		qcom,cpu4-cpu-l3-lat {
			interconnects = <0x9e 0x00 0x9e 0x05>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			phandle = <0xa8>;
		};

		cti@6017000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti7";
			compatible = "arm,primecell";
			reg = <0x6017000 0x1000>;
			phandle = <0x48c>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x4dc>;

			qcom,msm-dai-q6-mi2s-prim {
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x241>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x245>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				qcom,msm-dai-q6-mi2s-dev-id = <0x05>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x246>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x244>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x243>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x242>;
			};
		};

		i2c@88c000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x22c>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x249 0x04>;
			clocks = <0x30 0x78 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			samsung,reset-before-trans;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x22d>;
			status = "ok";
			reg = <0x88c000 0x4000>;
			phandle = <0x4d5>;
			dmas = <0x21d 0x00 0x03 0x03 0x40 0x00 0x21d 0x01 0x03 0x03 0x40 0x00>;
			samsung,stop-after-trans;

			touchscreen@49 {
				support_open_short_test;
				pinctrl-names = "on_state\0off_state";
				sync-reportrate-120;
				sec,regulator_boot_on;
				pinctrl-0 = <0x618>;
				sec,tclm_level = <0x02>;
				sec,area-size = <0x85 0x10a 0x155>;
				tsp_io_ldo-supply = <0x61a>;
				sec,ss_touch_num = <0x02>;
				sec,bringup;
				sec,project_name = "q2q\0q2";
				support_mis_calibration_test;
				compatible = "stm,stm_ts";
				sec,irq_gpio = <0x93 0x22 0x00>;
				pinctrl-1 = <0x619>;
				status = "ok";
				tsp_avdd_ldo-supply = <0x61b>;
				sec,firmware_name = "fts9cu59_q2.bin";
				sec,max_coords = <0x1000 0x1000>;
				support_ear_detect_mode;
				reg = <0x49>;
				sec,afe_base = <0x10>;
				sec,support_dual_foldable = <0x02>;
				phandle = <0x74d>;
				support_dex_mode;
				enable_settings_aot;
			};
		};

		gpio_keys {
			pinctrl-names = "default";
			pinctrl-0 = <0x5d7>;
			label = "gpio-keys";
			compatible = "gpio-keys";

			vol_up {
				linux,can-disable;
				label = "volume_up";
				linux,input-type = <0x01>;
				gpio-key,wakeup;
				linux,code = <0x73>;
				debounce-interval = <0x0f>;
				gpios = <0x5d8 0x06 0x01>;
			};
		};

		qcom,snoop-l3-bwmon@9091000 {
			reg-names = "base\0global_base";
			interrupts = <0x00 0xe2 0x04>;
			compatible = "qcom,bimc-bwmon4";
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x00>;
			qcom,count-unit = <0x10000>;
			reg = <0x90b9100 0x300 0x90b9000 0x200>;
			phandle = <0x3df>;
			qcom,target-dev = <0x9f>;
		};

		sec-cisd {
			ovp_power = <0x93 0x55 0x00>;
			ovp_signal = <0x93 0x9a 0x00>;
		};

		qcom,turing@0x98900000 {
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-id = <0x259>;
			qcom,sysmon-id = <0x07>;
			qcom,vdd_mx-uV-uA = <0x180 0x186a0>;
			qcom,ssctl-instance-id = <0x17>;
			clock-names = "xo";
			interconnects = <0xc3 0x29 0x8d 0x200>;
			qcom,proxy-timeout-ms = <0x2710>;
			memory-region = <0xc2>;
			clocks = <0x37 0x00>;
			qcom,complete-ramdump;
			vdd_mx-supply = <0x18>;
			qcom,pas-id = <0x12>;
			qcom,minidump-id = <0x07>;
			interrupts-extended = <0x01 0x00 0x242 0x04 0xc4 0x00 0x00 0xc4 0x02 0x00 0xc4 0x01 0x00 0xc4 0x03 0x00>;
			compatible = "qcom,pil-tz-generic";
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,minidump-as-elf32;
			reg = <0x98900000 0x1400000>;
			qcom,smem-states = <0xc5 0x00>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			qcom,firmware-name = "cdsp";
		};

		modem_etm0 {
			qcom,inst-id = <0x02>;
			coresight-name = "coresight-modem-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x130>;
						phandle = <0x12b>;
					};
				};
			};
		};

		qcom,lpm-levels {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "qcom,lpm-levels";

			qcom,pm-cluster@0 {
				qcom,psci-mode-mask = <0xfff>;
				#address-cells = <0x01>;
				idle-state-name = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				#size-cells = <0x00>;
				qcom,psci-mode-shift = <0x04>;
				reg = <0x00>;

				qcom,pm-cpu@1 {
					qcom,psci-mode-mask = <0x0f>;
					#address-cells = <0x01>;
					qcom,cpu = <0x14 0x15 0x16 0x17>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					reg = <0x01>;

					qcom,pm-cpu-level@2 {
						entry-latency-us = <0x39>;
						idle-state-name = "wfi";
						exit-latency-us = <0x2b>;
						qcom,psci-cpu-mode = <0x01>;
						arm,psci-suspend-param = <0x01>;
						compatible = "arm,idle-state";
						reg = <0x02>;
						phandle = <0x4aa>;
						min-residency-us = <0x53>;
					};

					qcom,pm-cpu-level@3 {
						entry-latency-us = <0x2be>;
						local-timer-stop;
						idle-state-name = "rail-pc";
						exit-latency-us = <0x425>;
						qcom,is-reset;
						qcom,psci-cpu-mode = <0x04>;
						arm,psci-suspend-param = <0x40000004>;
						compatible = "arm,idle-state";
						qcom,use-broadcast-timer;
						reg = <0x03>;
						phandle = <0x0b>;
						min-residency-us = <0x1188>;
					};
				};

				qcom,pm-cluster-level@1 {
					entry-latency-us = <0xac0>;
					idle-state-name = "l3-pc";
					qcom,psci-mode = <0x04>;
					exit-latency-us = <0xbe8>;
					qcom,is-reset;
					arm,psci-suspend-param = <0x40>;
					qcom,min-child-idx = <0x01>;
					compatible = "arm,idle-state";
					reg = <0x01>;
					phandle = <0x4a7>;
					min-residency-us = <0x17e6>;
				};

				qcom,pm-cluster-level@2 {
					entry-latency-us = <0xcbf>;
					idle-state-name = "llcc-off";
					qcom,psci-mode = <0xc34>;
					exit-latency-us = <0x19a2>;
					qcom,is-reset;
					arm,psci-suspend-param = <0xc340>;
					qcom,notify-rpm;
					qcom,min-child-idx = <0x01>;
					compatible = "arm,idle-state";
					reg = <0x02>;
					phandle = <0x4a8>;
					min-residency-us = <0x2703>;
				};

				qcom,pm-cpu@0 {
					qcom,psci-mode-mask = <0x0f>;
					qcom,tmr-add = <0x3e8>;
					#address-cells = <0x01>;
					qcom,cpu = <0x10 0x11 0x12 0x13>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					reg = <0x00>;
					qcom,ref-premature-cnt = <0x01>;
					qcom,ref-stddev = <0x1f4>;
					qcom,disable-ipi-prediction;

					qcom,pm-cpu-level@0 {
						entry-latency-us = <0x39>;
						idle-state-name = "wfi";
						exit-latency-us = <0x2b>;
						qcom,psci-cpu-mode = <0x01>;
						arm,psci-suspend-param = <0x01>;
						compatible = "arm,idle-state";
						reg = <0x00>;
						phandle = <0x4a9>;
						min-residency-us = <0x64>;
					};

					qcom,pm-cpu-level@1 {
						entry-latency-us = <0x168>;
						local-timer-stop;
						idle-state-name = "rail-pc";
						exit-latency-us = <0x213>;
						qcom,is-reset;
						qcom,psci-cpu-mode = <0x04>;
						arm,psci-suspend-param = <0x40000004>;
						compatible = "arm,idle-state";
						qcom,use-broadcast-timer;
						reg = <0x01>;
						phandle = <0x05>;
						min-residency-us = <0xf5e>;
					};
				};

				qcom,pm-cluster-level@0 {
					entry-latency-us = <0x30>;
					idle-state-name = "l3-wfi";
					qcom,psci-mode = <0x01>;
					exit-latency-us = <0x33>;
					arm,psci-suspend-param = <0x10>;
					compatible = "arm,idle-state";
					reg = <0x00>;
					phandle = <0x4a6>;
					min-residency-us = <0x63>;
				};
			};
		};

		i2c@980000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1e4>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x259 0x04>;
			clocks = <0x30 0x52 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x1e5>;
			status = "disabled";
			reg = <0x980000 0x4000>;
			phandle = <0x4b5>;
			dmas = <0x1d7 0x00 0x00 0x03 0x40 0x00 0x1d7 0x01 0x00 0x03 0x40 0x00>;
		};

		samsung,q6audio-adaptation {
			adaptation,spk-rx-port-id = <0x9000>;
			adaptation,usb-rx-port-id = <0x7000>;
			adaptation,bt-rx-port-id = <0x400e>;
			compatible = "samsung,q6audio-adaptation";
			adaptation,device-tx-port-id = <0xb037>;
			adaptation,headset-rx-port-id = <0x00>;
			phandle = <0x639>;
		};

		self_display_FAB_AMB623ZF01_dtsi {
			samsung,self_aclock_setting_pre_revA = [29 01 00 00 00 00 03 77 00 00 29 01 00 00 22 00 03 81 00 00 29 01 00 00 01 00 02 75 01];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,self_dclock_setting_post_revA = [29 01 00 00 00 00 02 75 01];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_post_revA = [29 01 00 00 01 00 03 f0 5a 5a 29 01 00 00 00 00 02 75 01];
			samsung,self_move_reset_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7d 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x2750029 0x1000000 0x248000 0x3020f01 0x2c019001 0xf4019001 0x2c02f402 0xf401f400 0xc80164ff 0xffffff00 0x00 0x2901 0x00 0x3f0a5a5>;
			samsung,self_mask_check_tx_pre2_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x10003fc 0x5a5a2901 0x00 0x2750129 0x1000000 0x107a21 0x1f40233 0x8dc08dd 0x910ffff 0xffff2901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,self_mask_setting_pre_revA = <0x29010000 0x3f0 0x5a5a2901 0x2200 0x27a0029 0x1000001 0x27510>;
			samsung,self_icon_setting_pre_revA = [29 01 00 00 22 00 03 83 00 00 29 01 00 00 00 00 02 75 08];
			samsung,self_aclock_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 25 77 00 03 02 00 02 00 00 00 38 13 38 13 38 13 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 07 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 21 00];
			samsung,self_icon_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 83 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 b0 27 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 15 00 02 7a 00 29 01 00 00 01 00 02 75 10 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			label = "self_display_FAB_AMB623ZF01_dtsi";
			samsung,self_aclock_hide_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_partial_hlpm_scan_set_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x1185330b 0xf0f0000 0x00 0x00 0x2901 0x00 0x3f0a5a5>;
			samsung,self_time_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 22 00 0b 81 00 03 0a 0a de 00 1e 03 00 00 29 01 00 00 00 00 02 78 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 4f 7d 00 03 00 00 00 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 44 44 1c cc c3 44 44 1c cc c3 44 44 1c cc c3 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dispaly_off_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x37d0000 0x29010000 0x383 0x2901 0x00 0x3770000 0x29010000 0x380 0x2901 0x00 0x3810000 0x29010000 0x285 0x290100 0x05 0x76091000 0x290100 0x02 0x75012901 0x00 0x3f0a5a5>;
			samsung,self_dclock_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 80 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_setting_post_revA = [29 01 00 00 00 00 02 75 01];
			samsung,self_dispaly_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x5760910 0x112901 0x00 0x3f0a5a5>;
			phandle = <0x617>;
			samsung,self_mask_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0c 7a 21 00 00 01 2b 07 b0 08 db 09 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mask_crc_pass_data = [5e d9];
			samsung,self_move_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_tx_post_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x107a2108 0xdc08dd08 0xde08df09 0x10000000 0x290100 0x0a 0xbf0007ff 0x1000 0x2901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,self_dclock_hide_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 80 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0f 83 00 11 02 00 02 00 01 00 01 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_on_factory_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0c 7a 21 08 dc 08 dd 08 de 08 df 09 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_setting_pre_revA = [29 01 00 00 00 00 03 80 00 00 29 01 00 00 22 00 03 81 00 00 29 01 00 00 01 00 02 75 02];
			samsung,self_aclock_setting_post_revA = [29 01 00 00 00 00 02 75 00];
		};

		qcom,msm_fastrpc {
			qcom,secure-domains = <0x0f>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,qos-cores = <0x00 0x01 0x02 0x03>;
			qcom,rpc-latency-us = <0xeb>;
			compatible = "qcom,msm-fastrpc-compute";
			qcom,fastrpc-adsp-sensors-pdr;
			phandle = <0x3db>;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;

			qcom,msm_fastrpc_compute_cb3 {
				iommus = <0x28 0x2163 0x400 0x28 0x1183 0x420>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb19 {
				iommus = <0x28 0x118e 0x420 0x28 0x216e 0x400>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb1 {
				iommus = <0x28 0x2161 0x400 0x28 0x1181 0x420>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb17 {
				iommus = <0x28 0x118c 0x420 0x28 0x216c 0x400>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb15 {
				iommus = <0x28 0x543 0x00>;
				dma-coherent-hint-cached;
				shared-cb = <0x04>;
				label = "sdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb8 {
				iommus = <0x28 0x2168 0x400 0x28 0x1188 0x420>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb13 {
				iommus = <0x28 0x541 0x00>;
				dma-coherent-hint-cached;
				label = "sdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb6 {
				iommus = <0x28 0x2166 0x400 0x28 0x1186 0x420>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb11 {
				iommus = <0x28 0x1804 0x00>;
				dma-coherent-hint-cached;
				label = "adsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				iommus = <0x28 0x2164 0x400 0x28 0x1184 0x420>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				iommus = <0x28 0x2162 0x400 0x28 0x1182 0x420>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb18 {
				iommus = <0x28 0x118d 0x420 0x28 0x216d 0x400>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb16 {
				iommus = <0x28 0x118b 0x420 0x28 0x216b 0x400>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb9 {
				iommus = <0x28 0x2169 0x400 0x28 0x1189 0x420>;
				dma-coherent-hint-cached;
				qcom,secure-context-bank;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-vmid = <0x0a>;
			};

			qcom,msm_fastrpc_compute_cb14 {
				iommus = <0x28 0x542 0x00>;
				dma-coherent-hint-cached;
				label = "sdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb7 {
				iommus = <0x28 0x2167 0x400 0x28 0x1187 0x420>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb12 {
				iommus = <0x28 0x1805 0x00>;
				dma-coherent-hint-cached;
				label = "adsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				iommus = <0x28 0x2165 0x400 0x28 0x1185 0x420>;
				dma-coherent-hint-cached;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb10 {
				iommus = <0x28 0x1803 0x00>;
				dma-coherent-hint-cached;
				label = "adsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};
		};

		spi@888000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x220>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x248 0x04>;
			clocks = <0x30 0x76 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x221>;
			status = "disabled";
			reg = <0x888000 0x4000>;
			phandle = <0x4cf>;
			dmas = <0x21d 0x00 0x02 0x01 0x40 0x00 0x21d 0x01 0x02 0x01 0x40 0x00>;
		};

		qcom,qup_hsuart@98c000 {
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x62b 0x62c>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x25c 0x04>;
			clocks = <0x30 0x58 0x30 0x7e 0x30 0x7f>;
			qcom,wrapper-core = <0x1cf>;
			compatible = "qcom,msm-geni-serial-hs\0qcom,msm-geni-uart";
			pinctrl-1 = <0x62d 0x62e>;
			status = "ok";
			always-on-clock;
			reg = <0x98c000 0x4000>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9c>;

			opp-1017 {
				opp-hz = <0x00 0xf27>;
				opp-supported-hw = <0x180>;
			};

			opp-2736 {
				opp-hz = <0x00 0x28c5>;
				opp-supported-hw = <0x100>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
				opp-supported-hw = <0x180>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
				opp-supported-hw = <0x80>;
			};

			opp-2092 {
				opp-hz = <0x00 0x1f2c>;
				opp-supported-hw = <0x180>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
				opp-supported-hw = <0x180>;
			};

			opp-200 {
				opp-hz = <0x00 0x2fa>;
				opp-supported-hw = <0x180>;
			};

			opp-3196 {
				opp-hz = <0x00 0x2f9f>;
				opp-supported-hw = <0x100>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
				opp-supported-hw = <0x180>;
			};

			opp-1708 {
				opp-hz = <0x00 0x1973>;
				opp-supported-hw = <0x180>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
				opp-supported-hw = <0x180>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
				opp-supported-hw = <0x180>;
			};

			opp-2133 {
				opp-hz = <0x00 0x1fc8>;
				opp-supported-hw = <0x80>;
			};
		};

		interconnect {
			#interconnect-cells = <0x01>;
			qcom,bcm-voters = <0x8a>;
			compatible = "qcom,lahaina-clk_virt";
			phandle = <0x3d1>;
			qcom,bcm-voter-names = "hlos";
		};

		qcom,ddr-cdev {
			interconnects = <0x8d 0x03 0x8d 0x200>;
			compatible = "qcom,ddr-cooling-device";
			qcom,ddr-freq = <0x00 0x1a3ec0 0x1fd470 0x27a088 0x2cb168 0x3b3058 0x4ec028 0x5a7ff8 0x636938 0x79c3e0 0x7c2540 0x9f4188 0xba0518>;
			phandle = <0x7f>;
			#cooling-cells = <0x02>;
		};

		ssusb@a800000 {
			iommus = <0x28 0x20 0x00>;
			dma-ranges;
			#address-cells = <0x01>;
			dma-coherent;
			interconnect-names = "usb-ddr\0usb-ipa\0ddr-usb";
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk\0xo";
			interconnects = <0x90 0x36 0x8d 0x200 0x90 0x36 0x92 0x212 0x91 0x02 0x92 0x232>;
			reg-names = "core_base";
			resets = <0x30 0x1b>;
			clocks = <0x30 0xb9 0x30 0x1a 0x30 0x13 0x30 0xbc 0x30 0xbf 0x30 0xc5>;
			qcom,use-pdc-interrupts;
			#size-cells = <0x01>;
			interrupts-extended = <0x29 0x0c 0x01 0x01 0x00 0x87 0x04 0x29 0x10 0x04 0x29 0x0d 0x01>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			compatible = "qcom,dwc-usb3-msm";
			ranges;
			status = "disabled";
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			qcom,core-clk-rate = <0xbebc200>;
			reg = <0xa800000 0x100000>;
			phandle = <0x432>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			reset-names = "core_reset";
			USB3_GDSC-supply = <0xf4>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,iommu-dma = "atomic";

			dwc3@a800000 {
				linux,sysdev_is_parent;
				snps,hird-threshold = [00];
				snps,dis-u1-entry-quirk;
				tx-fifo-resize;
				snps,is-utmi-l1-suspend;
				snps,dis_u2_susphy_quirk;
				interrupts = <0x00 0x8a 0x04>;
				snps,dis-u2-entry-quirk;
				compatible = "snps,dwc3";
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				reg = <0xa800000 0xd93c>;
				usb-phy = <0xf5 0xf6>;
				dr_mode = "otg";
				maximum-speed = "super-speed";
			};
		};

		cti@6014000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti4";
			compatible = "arm,primecell";
			reg = <0x6014000 0x1000>;
			phandle = <0x489>;
		};

		rx_npl_clk {
			qcom,codec-ext-clk-src = <0x06>;
			#clock-cells = <0x01>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x58b>;
			qcom,codec-lpass-clk-id = <0x30f>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
		};

		tpdm@69d0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-qm";
			compatible = "arm,primecell";
			reg = <0x69d0000 0x1000>;
			phandle = <0x45c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x183>;
						phandle = <0x14b>;
					};
				};
			};
		};

		qcom,qupv3_2_geni_se@8c0000 {
			iommus = <0x28 0x5e3 0x00>;
			qcom,msm-bus,vectors-bus-ids = <0x24 0x248 0x0a 0x200>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			compatible = "qcom,qupv3-geni-se";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			reg = <0x8c0000 0x2000>;
			phandle = <0x212>;
			qcom,iommu-dma = "fastmap";
		};

		test_mode_FAB_ZF01_dtsi {
			samsung,ccd_state_rx_cmds_revA = [06 01 00 00 00 00 01 cd 01 00];
			samsung,ccd_pass_val = <0x00>;
			samsung,gray_spot_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 00 9e ab 00 29 01 00 00 00 00 04 f2 b0 00 00 29 01 00 00 00 00 03 b0 2d c6 29 01 00 00 00 00 02 c6 19 29 01 00 00 00 00 09 c6 01 77 ff 0d c0 16 04 5f 29 01 00 00 63 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,micro_short_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 0f f6 29 01 00 00 00 00 06 f6 ff 9c 9e ab 9c 29 01 00 00 00 00 07 bf 00 07 ff 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gct_mid_tx_cmds_revA = [29 01 00 00 14 00 02 be 00 29 00 00 00 00 00 02 be 05];
			samsung,gct_enter_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 78 00 01 01 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 b0 0a fe 29 00 00 00 00 00 02 fe 14 05 01 00 00 0a 00 01 11 05 01 00 00 00 00 01 29 29 00 00 00 00 00 02 9d 01 29 00 00 00 00 00 5a 9e 11 00 00 89 30 80 08 dc 03 40 00 2a 01 a0 01 a0 02 00 01 d1 00 20 03 88 00 05 00 0c 02 58 03 23 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 29 00 00 00 00 00 03 b0 1a c5 29 01 00 00 00 00 02 c5 05 29 00 00 00 00 00 03 b0 0e f4 29 01 00 00 32 00 02 f4 00 29 01 00 00 00 00 02 2c 00 29 01 00 00 14 00 02 be 05 29 01 00 00 14 00 02 be 00 29 00 00 00 00 00 02 be 07];
			label = "test_mode_FAB_ZF01_dtsi";
			samsung,ccd_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 cc 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_fail_val = <0x01>;
			samsung,ccd_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 01 00 02 cc 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gct_exit_tx_cmds_revA = [29 00 00 00 00 00 02 be 00 29 00 00 00 00 00 03 b0 0e f4 29 00 00 00 00 00 02 f4 00 29 00 00 00 00 00 03 b0 1a c5 29 01 00 00 00 00 02 c5 04 29 00 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 fc a5 a5];
			samsung,gct_checksum_rx_cmds_revA = [06 01 00 00 00 00 01 af 01 00];
			phandle = <0x616>;
			samsung,micro_short_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 0f f6 29 01 00 00 00 00 06 f6 07 79 9e ab 79 29 01 00 00 00 00 07 bf 33 25 ff 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,support_gct;
			samsung,gray_spot_test_on_tx_cmds_revC = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 00 9e ab 00 29 01 00 00 00 00 04 f2 b2 00 00 29 01 00 00 00 00 03 b0 2d c6 29 01 00 00 00 00 02 c6 19 29 01 00 00 00 00 09 c6 01 77 ff 0d c0 16 04 5f 29 01 00 00 63 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gray_spot_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 9c 9e ab 9c 29 01 00 00 00 00 04 f2 b0 00 68 29 01 00 00 00 00 03 b0 2d c6 29 01 00 00 00 00 02 c6 00 29 01 00 00 00 00 09 c6 01 77 ff 0d c0 16 04 00 29 01 00 00 63 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators\0qcom,sys-pm-lahaina";
			reg = <0xc320000 0x400>;
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
		};

		cti@6c2c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-dlct_cti2";
			compatible = "arm,primecell";
			reg = <0x6c2c000 0x1000>;
			phandle = <0x485>;
		};

		self_display_XA2_dtsi {
			samsung,self_aclock_setting_pre_revA = [29 01 00 00 00 00 03 75 01 01];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_move_reset_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7d 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_tx_pre2_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 1b 7a 05 00 00 00 01 f4 02 33 06 e8 06 e9 00 00 00 00 00 00 00 00 00 00 3f ff ff ff 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_mask_setting_pre_revA = [29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 75 10 01];
			samsung,self_aclock_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 0f 77 00 03 02 00 02 00 03 00 50 13 50 13 50 13 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 21 00 00];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 04 b0 00 35 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 00 00 03 75 10 01 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			label = "self_display_XA2_dtsi";
			samsung,self_aclock_hide_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_partial_hlpm_scan_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 08 85 a3 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_time_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0b 81 00 03 0a 0a 1e 00 de 03 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 3f 7d 00 01 00 00 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dispaly_off_revA = [29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 83 00 00 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 80 00 00 29 01 00 00 00 00 03 81 00 00 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 07 76 00 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 fc a5 a5];
			samsung,self_dispaly_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 07 76 00 00 00 00 01 11 29 01 00 00 00 00 08 85 a3 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			phandle = <0x61f>;
			samsung,self_mask_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x157a0500 0x20000 0x1f30684 0x6e7000f 0x18b005a 0x1db2901 0x00 0x3f0a5a5>;
			samsung,mask_crc_pass_data = [22 db];
			samsung,self_move_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_tx_post_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 1b 7a 05 00 00 00 06 e8 06 e9 06 ea 06 eb 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 0a bf 00 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_mask_on_factory_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0xd7a0500 0x206e8 0x6e906ea 0x6eb2901 0x00 0x3f0a5a5>;
			samsung,self_aclock_setting_post_revA = [29 01 00 00 00 00 02 75 00];
		};

		etm@7340000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2e 0x00>;
			cpu = <0x13>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			compatible = "arm,primecell";
			reg = <0x7340000 0x1000>;
			phandle = <0x46f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1be>;
						phandle = <0x1c7>;
					};
				};
			};
		};

		tpdm@6ac0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-dl-north";
			compatible = "arm,primecell";
			reg = <0x6ac0000 0x1000>;
			phandle = <0x454>;
			qcom,msr-fix-req;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x157>;
						phandle = <0x159>;
					};
				};
			};
		};

		jtagmm@7440000 {
			clock-names = "core_clk";
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x14>;
			reg = <0x7440000 0x1000>;
			phandle = <0x3af>;
		};

		interrupt-controller@b220000 {
			qcom,pdc-ranges = <0x00 0x1e0 0x28 0x28 0x8c 0x0e 0x36 0x107 0x01 0x37 0x132 0x04 0x3b 0x138 0x03 0x3e 0x176 0x02 0x40 0x1b2 0x02 0x42 0x1b6 0x03 0x45 0x56 0x01 0x46 0x208 0x36 0x7c 0x261 0x1f 0x9b 0x3f 0x01 0x9c 0x2cc 0x0c>;
			interrupt-parent = <0x01>;
			compatible = "qcom,lahaina-pdc";
			#interrupt-cells = <0x02>;
			reg = <0xb220000 0x30000 0x17c000f0 0x60>;
			phandle = <0x29>;
			interrupt-controller;
		};

		qcom,wdt@17c10000 {
			reg-names = "wdt-base";
			interrupts = <0x00 0x00 0x04>;
			compatible = "qcom,msm-watchdog";
			status = "disabled";
			reg = <0x17c10000 0x1000>;
			phandle = <0x3f3>;
		};

		tpdm@6c60000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-mdss";
			compatible = "arm,primecell";
			reg = <0x6c60000 0x1000>;
			phandle = <0x164>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x195>;
						phandle = <0x190>;
					};
				};
			};
		};

		cti@6011000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti1";
			compatible = "arm,primecell";
			reg = <0x6011000 0x1000>;
			phandle = <0x486>;
		};

		qcom,cpu-llcc-ddr-bw {
			interconnects = <0x8d 0x03 0x8d 0x200>;
			governor = "bw_hwmon";
			compatible = "qcom,devfreq-icc-ddr";
			phandle = <0x9d>;
			qcom,active-only;
			operating-points-v2 = <0x9c>;
		};

		qcom,camcc@ad00000 {
			#reset-cells = <0x01>;
			clock-names = "iface";
			reg-names = "cc_base";
			clocks = <0x30 0x15>;
			vdd_mm-supply = <0x22>;
			#clock-cells = <0x01>;
			vdd_mx-supply = <0x1a>;
			compatible = "qcom,lahaina-camcc-v2\0syscon";
			reg = <0xad00000 0x10000>;
			phandle = <0x33>;
		};

		tpdm@682c000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-gcc";
			compatible = "arm,primecell";
			reg = <0x682c000 0x1000>;
			phandle = <0x45b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x182>;
						phandle = <0x14c>;
					};
				};
			};
		};

		csr@6b0f000 {
			qcom,blk-size = <0x01>;
			qcom,msr-support;
			clock-names = "apb_pclk";
			reg-names = "csr-base\0msr-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			compatible = "qcom,coresight-csr";
			reg = <0x6b0f000 0x1000 0x6b0f0f8 0x50>;
			phandle = <0xfd>;
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x23b>;
		};

		qcom,gdsc@17d054 {
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
			compatible = "qcom,gdsc";
			reg = <0x17d054 0x04>;
			phandle = <0xed>;
		};

		qcom,csid0 {
			camss-supply = <0x29e>;
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_0_areg\0ife_0_ahb\0ife_axi_clk";
			reg-names = "csid";
			reg-cam-base = "\0\vR";
			ife0-supply = <0x2b9>;
			cell-index = <0x00>;
			interrupts = <0x00 0x1d0 0x01>;
			clocks = <0x33 0x2d 0x33 0x2c 0x33 0x0e 0x33 0x2b 0x33 0x2a 0x33 0x29 0x33 0x27 0x33 0x26 0x33 0x28>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			compatible = "qcom,csid580";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			interrupt-names = "csid";
			reg = <0xacb5200 0x1000>;
			regulator-names = "camss\0ife0";
			phandle = <0x55d>;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x14257880 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00>;
		};

		qcom,qup_uart@988000 {
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1d0>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x25b 0x04>;
			clocks = <0x30 0x56 0x30 0x7e 0x30 0x7f>;
			qcom,wrapper-core = <0x1cf>;
			compatible = "qcom,msm-geni-console";
			pinctrl-1 = <0x1d1>;
			status = "disabled";
			reg = <0x988000 0x4000>;
			phandle = <0x4ac>;
		};

		ssphy@88e8000 {
			pinctrl-names = "default";
			qcom,vdd-voltage-level = <0x00 0xdea80 0xdea80>;
			clock-names = "aux_clk\0pipe_clk\0pipe_clk_mux\0pipe_clk_ext_src\0ref_clk_src\0com_aux_clk";
			reg-names = "qmp_phy_base";
			resets = <0x30 0x1c 0x30 0x1e>;
			clocks = <0x30 0xc0 0x30 0xc3 0x30 0xc4 0x30 0x09 0x37 0x00 0x30 0xc2>;
			vdd-supply = <0xf3>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x08 0x04 0x1c 0x00 0x10 0x1c8c 0x24>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			qcom,vdd-max-load-uA = <0xb798>;
			reg = <0x88e8000 0x3000>;
			phandle = <0xf2>;
			reset-names = "global_phy_reset\0phy_reset";
			qcom,qmp-phy-init-seq = <0x1010 0x01 0x00 0x101c 0x31 0x00 0x1020 0x01 0x00 0x1024 0xde 0x00 0x1028 0x07 0x00 0x1030 0xde 0x00 0x1034 0x07 0x00 0x1050 0x0a 0x00 0x1060 0x20 0x00 0x1074 0x06 0x00 0x1078 0x06 0x00 0x107c 0x16 0x00 0x1080 0x16 0x00 0x1084 0x36 0x00 0x1088 0x36 0x00 0x1094 0x1a 0x00 0x10a4 0x04 0x00 0x10ac 0x14 0x00 0x10b0 0x34 0x00 0x10b4 0x34 0x00 0x10b8 0x82 0x00 0x10bc 0x82 0x00 0x10c4 0x82 0x00 0x10cc 0xab 0x00 0x10d0 0xea 0x00 0x10d4 0x02 0x00 0x10d8 0xab 0x00 0x10dc 0xea 0x00 0x10e0 0x02 0x00 0x110c 0x02 0x00 0x1110 0x24 0x00 0x1118 0x24 0x00 0x111c 0x02 0x00 0x1158 0x01 0x00 0x116c 0x08 0x00 0x11ac 0xca 0x00 0x11b0 0x1e 0x00 0x11b4 0xca 0x00 0x11b8 0x1e 0x00 0x11bc 0x11 0x00 0x1234 0x00 0x00 0x1238 0x00 0x00 0x123c 0x16 0x00 0x1240 0x0e 0x00 0x1284 0x35 0x00 0x1288 0x82 0x00 0x128c 0x3f 0x00 0x1290 0x7f 0x00 0x1294 0x3f 0x00 0x12a4 0x12 0x00 0x12e4 0x21 0x00 0x1408 0x0a 0x00 0x1414 0x05 0x00 0x1430 0x2f 0x00 0x1434 0x7f 0x00 0x143c 0xff 0x00 0x1440 0x0f 0x00 0x1444 0x99 0x00 0x144c 0x08 0x00 0x1450 0x08 0x00 0x1454 0x00 0x00 0x1458 0x04 0x00 0x14d4 0x54 0x00 0x14d8 0x0c 0x00 0x14ec 0x0f 0x00 0x14f0 0x4a 0x00 0x14f4 0x0a 0x00 0x14f8 0xc0 0x00 0x14fc 0x00 0x00 0x1510 0x47 0x00 0x151c 0x04 0x00 0x1524 0x0e 0x00 0x155c 0xbb 0x00 0x1560 0x7b 0x00 0x1564 0xbb 0x00 0x1568 0x3d 0x00 0x156c 0xdb 0x00 0x1570 0x74 0x00 0x1574 0x36 0x00 0x1578 0xc1 0x00 0x157c 0x15 0x00 0x1580 0xa8 0x00 0x15a0 0x04 0x00 0x15a4 0x38 0x00 0x1460 0xa0 0x00 0x15a8 0x0c 0x00 0x14dc 0x1f 0x00 0x15b0 0x10 0x00 0x1634 0x00 0x00 0x1638 0x00 0x00 0x163c 0x16 0x00 0x1640 0x0e 0x00 0x1684 0x35 0x00 0x1688 0x82 0x00 0x168c 0x3f 0x00 0x1690 0x7f 0x00 0x1694 0x3f 0x00 0x16a4 0x12 0x00 0x16e4 0x21 0x00 0x1814 0x05 0x00 0x1808 0x0a 0x00 0x1830 0x2f 0x00 0x1834 0x7f 0x00 0x183c 0xff 0x00 0x1840 0x0f 0x00 0x1844 0x99 0x00 0x184c 0x08 0x00 0x1850 0x08 0x00 0x1854 0x00 0x00 0x1858 0x04 0x00 0x18d4 0x54 0x00 0x18d8 0x0c 0x00 0x18ec 0x0f 0x00 0x18f0 0x4a 0x00 0x18f4 0x0a 0x00 0x18f8 0xc0 0x00 0x18fc 0x00 0x00 0x1910 0x47 0x00 0x191c 0x04 0x00 0x1924 0x0e 0x00 0x195c 0xbb 0x00 0x1960 0x7b 0x00 0x1964 0xbb 0x00 0x1968 0x3c 0x00 0x196c 0xdb 0x00 0x1970 0x74 0x00 0x1974 0x36 0x00 0x1978 0xc1 0x00 0x197c 0x15 0x00 0x1980 0xa8 0x00 0x19a0 0x04 0x00 0x19a4 0x38 0x00 0x1860 0xa0 0x00 0x19a8 0x0c 0x00 0x18dc 0x1f 0x00 0x1f40 0x40 0x00 0x1f44 0x00 0x00 0x1d90 0xe7 0x00 0x1d94 0x03 0x00 0x19b0 0x10 0x00 0x1cc4 0xc4 0x00 0x1cc8 0x89 0x00 0x1ccc 0x20 0x00 0x1cd8 0x13 0x00 0x1cdc 0x21 0x00 0x1d88 0xaa 0x00 0x1db0 0x0a 0x00 0x1dc0 0x88 0x00 0x1dc4 0x13 0x00 0x1dd0 0x0c 0x00 0x1ddc 0x4b 0x00 0x1dec 0x10 0x00 0x1f18 0xf8 0x00 0x1f3c 0x07 0x00 0xffffffff 0xffffffff 0x00>;
			core-supply = <0x1f>;
		};

		qcom,csiphy3 {
			csi-vdd-1p2-supply = <0x1f>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			csi-vdd-0p9-supply = <0x1e>;
			clock-names = "cphy_rx_clk_src\0csiphy3_clk\0csi3phytimer_clk_src\0csi3phytimer_clk";
			reg-names = "csiphy";
			reg-cam-base = <0x70000>;
			cell-index = <0x03>;
			interrupts = <0x00 0x1c0 0x01>;
			clocks = <0x33 0x0e 0x33 0x1e 0x33 0x16 0x33 0x15>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			gdscr-supply = <0x29e>;
			rgltr-cntrl-support;
			clock-cntl-level = "nominal";
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			src-clock-name = "csi3phytimer_clk_src";
			status = "ok";
			interrupt-names = "csiphy3";
			reg = <0xac70000 0x2000>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			phandle = <0x52d>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
		};

		soc-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			reg = <0xc3f0000 0x400>;
		};

		qcom,csid_custom@aceb200 {
			camss-supply = <0x29e>;
			sbi-supply = <0x2bc>;
			clock-control-debugfs = "true";
			clock-names = "sbi_csid_0_clk_src\0sbi_csid_0_clk\0cphy_rx_clk_src\0sbi_cphy_rx_0_clk\0sbi_clk_src\0sbi_clk\0sbi_axi_clk\0sbi_ahb_clk";
			reg-names = "csid_custom";
			reg-cam-base = <0xeb200>;
			cell-index = <0x00>;
			interrupts = <0x00 0x1c6 0x01>;
			clocks = <0x33 0x6f 0x33 0x6d 0x33 0x0e 0x33 0x6b 0x33 0x2a 0x33 0x6a 0x33 0x69 0x33 0x68>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			compatible = "qcom,csid-custom580";
			src-clock-name = "sbi_csid_0_clk_src";
			status = "ok";
			interrupt-names = "csid_custom";
			reg = <0xaceb200 0x1000>;
			regulator-names = "camss\0sbi";
			phandle = <0x55c>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x14257880 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00>;
		};

		qcom,msm-tert-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x249>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x4d7>;
		};

		test_mode_XA1_dtsi {
			samsung,ccd_state_rx_cmds_revA = [06 01 00 00 00 00 01 cd 01 00];
			samsung,ccd_pass_val = <0x00>;
			samsung,gray_spot_test_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bd 00 29 00 00 00 00 00 03 b0 02 b5 29 00 00 00 00 00 02 b5 23 29 00 00 00 00 00 03 b0 4a b5 29 00 00 00 00 00 02 b5 12 29 01 00 00 14 00 02 f7 0f 29 00 00 00 00 00 03 b0 17 f6 29 00 00 00 00 00 02 f6 00 29 00 00 00 00 00 03 b0 01 f2 29 00 00 00 00 00 04 f2 00 ba 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,micro_short_test_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 17 f6 29 00 00 00 00 00 02 f6 3d 29 00 00 00 00 00 03 bf 00 07 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gct_mid_tx_cmds_revA = [29 01 00 00 14 00 02 be 00 29 00 00 00 00 00 02 be 05];
			samsung,gct_enter_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 78 00 01 01 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 b0 0a fe 29 00 00 00 00 00 02 fe 14 29 00 00 00 00 00 5a 9e 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 05 01 00 00 0a 00 01 11 29 00 00 00 00 00 03 b0 2d fe 29 01 00 00 32 00 02 fe 7a 29 00 00 00 00 00 03 51 03 ff 29 01 00 00 00 00 02 53 20 29 01 00 00 00 00 02 9d 01 29 01 00 00 32 00 02 d7 04 29 01 00 00 00 00 02 2c 00 29 01 00 00 14 00 02 be 05 29 01 00 00 14 00 02 be 00 29 00 00 00 00 00 02 be 07];
			samsung,brightdot_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 59 b1 29 00 00 00 00 00 03 b1 01 20 29 01 00 00 64 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
			label = "test_mode_XA1_dtsi";
			samsung,gray_spot_rx_cmds_revA = [06 01 00 00 00 00 01 b5 01 74];
			samsung,brightdot_lf_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 03 b0 0c bd 29 00 00 00 00 00 03 bd 00 ef 29 00 00 00 00 00 03 60 00 ef 29 01 00 00 64 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,brightdot_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 03 b0 59 b1 29 00 00 00 00 00 03 b1 07 00 29 01 00 00 64 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_test_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 02 cc 29 00 00 00 00 00 02 cc 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_fail_val = <0x04>;
			samsung,ccd_test_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 02 cc 29 01 00 00 00 00 02 cc 01 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,gct_exit_tx_cmds_revA = <0x29000000 0x2be 0x290000 0x02 0xd7002900 0x00 0x39f5a5a 0x29000000 0x3f0 0xa5a52901 0x00 0x3fca5a5>;
			samsung,gct_checksum_rx_cmds_revA = [06 01 00 00 00 00 01 af 01 00];
			phandle = <0x61c>;
			samsung,micro_short_test_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 17 f6 29 00 00 00 00 00 02 f6 2b 29 00 00 00 00 00 03 bf 33 25 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,support_gct;
			samsung,gray_spot_test_off_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3b017f6 0x29000000 0x2f6 0x3d290000 0x03 0xb001f229 0x00 0x4f214 0xba402900 0x00 0x3b002b5 0x29000000 0x2b5 0x16290000 0x03 0xb04ab529 0x00 0x2b500 0x29000000 0x2bd 0x1290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
		};

		i2c@894000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x22e>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x24b 0x04>;
			clocks = <0x30 0x7c 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x22f>;
			status = "disabled";
			reg = <0x894000 0x4000>;
			phandle = <0x4d6>;
			dmas = <0x21d 0x00 0x05 0x03 0x40 0x00 0x21d 0x01 0x05 0x03 0x40 0x00>;
		};

		qcom,ion {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@3 {
				memory-region = <0xe9>;
				qcom,ion-heap-type = "DMA";
				status = "disabled";
				reg = <0x08>;
			};

			qcom,ion-heap@13 {
				memory-region = <0xe4>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0x4000>;
			};

			qcom,ion-heap@26 {
				memory-region = <0xe5>;
				qcom,ion-heap-type = "DMA";
				reg = <0x40>;
			};

			qcom,ion-heap@14 {
				qcom,ion-heap-type = "SECURE_CARVEOUT";
				reg = <0x8000>;

				cdsp {
					memory-region = <0xe3>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@22 {
				memory-region = <0xe2>;
				qcom,ion-heap-type = "DMA";
				reg = <0x10>;
				phandle = <0x424>;
			};

			qcom,ion-heap@10 {
				memory-region = <0xe7>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0x800>;
			};

			qcom,ion-heap@9 {
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x400>;
				phandle = <0x425>;
			};

			qcom,ion-heap@19 {
				memory-region = <0xe6>;
				qcom,ion-heap-type = "DMA";
				reg = <0x02>;
			};

			qcom,ion-heap@27 {
				memory-region = <0xd3>;
				qcom,ion-heap-type = "DMA";
				reg = <0x80>;
			};

			qcom,ion-heap@5 {
				memory-region = <0xe8>;
				qcom,ion-heap-type = "DMA";
				reg = <0x20>;
			};

			qcom,ion-heap@25 {
				qcom,ion-heap-type = "MSM_SYSTEM";
				reg = <0x2000000>;
				phandle = <0x423>;
			};
		};

		funnel@6041000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-in0";
			compatible = "arm,primecell";
			reg = <0x6041000 0x1000>;
			phandle = <0x444>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x11f>;
						phandle = <0x11c>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x11e>;
						phandle = <0x136>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11d>;
						phandle = <0x11a>;
					};
				};
			};
		};

		qcom,msm-adsp-loader {
			qcom,adsp-state = <0x00>;
			compatible = "qcom,adsp-loader";
			status = "ok";
			phandle = <0x4f2>;
		};

		qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			status = "ok";
			phandle = <0x408>;
		};

		qcom,gdsc@ad08004 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			clocks = <0x30 0x15>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			reg = <0xad08004 0x04>;
			phandle = <0x29d>;
		};

		display_gpio_regulator@1 {
			regulator-max-microvolt = <0x53ec60>;
			regulator-boot-on;
			regulator-enable-ramp-delay = <0xe9>;
			enable-active-high;
			regulator-min-microvolt = <0x53ec60>;
			regulator-name = "display_panel_avdd";
			compatible = "qti-regulator-fixed";
			qcom,proxy-consumer-enable;
			phandle = <0x5c6>;
			proxy-supply = <0x5c6>;
		};

		qcom,kgsl-ddr-qos {
			governor = "powersave";
			compatible = "qcom,devfreq-qoslat";
			phandle = <0x51a>;
			mboxes = <0x02 0x00>;
			operating-points-v2 = <0xa0>;
		};

		qcom,msm-quat-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x24a>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
		};

		qcom,cpas-cdm0 {
			camss-supply = <0x29e>;
			clock-names = "cam_cc_cpas_slow_ahb_clk\0cam_cc_cpas_ahb_clk";
			reg-names = "cpas-cdm";
			reg-cam-base = <0x4d000>;
			cdm-client-names = "ife3\0ife4\0dualife";
			cell-index = <0x00>;
			interrupts = <0x00 0x1cd 0x01>;
			clocks = <0x33 0x76 0x33 0x0d>;
			label = "cpas-cdm";
			clock-cntl-level = "svs";
			compatible = "qcom,cam-cpas-cdm1_2";
			status = "ok";
			interrupt-names = "cpas-cdm";
			reg = <0xac4d000 0x1000>;
			regulator-names = "camss";
			clock-rates = <0x00 0x00>;
		};

		rx_core_clk {
			qcom,codec-ext-clk-src = <0x05>;
			#clock-cells = <0x01>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x58a>;
			qcom,codec-lpass-clk-id = <0x30e>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
		};

		qcom,msm-audio-apr {
			qcom,subsys-name = "apr_adsp";
			compatible = "qcom,msm-audio-apr";
			phandle = <0x4e3>;

			qcom,msm-audio-ion {
				iommus = <0x28 0x1801 0x00>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				compatible = "qcom,msm-audio-ion";
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				phandle = <0x4e4>;
				qcom,smmu-version = <0x02>;
			};

			qcom,msm-audio-ion-cma {
				compatible = "qcom,msm-audio-ion-cma";
				phandle = <0x4e5>;
			};

			qcom,q6core-audio {
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				compatible = "qcom,q6core-audio";
				phandle = <0x4e6>;

				pri_mi2s_pinctrl {
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x63b 0x63c 0x63d 0x63e>;
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-1 = <0x348 0x34a 0x34c 0x34e>;
					phandle = <0x63a>;
					#gpio-cells = <0x00>;
				};

				bolero-cdc {
					qcom,num-macros = <0x03>;
					#address-cells = <0x01>;
					clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
					clocks = <0x230 0x00 0x231 0x00>;
					#size-cells = <0x01>;
					compatible = "qcom,bolero-codec";
					phandle = <0x4e8>;
					qcom,bolero-version = <0x04>;

					wcd938x-codec {
						qcom,rx-slave = <0x595>;
						qcom,cdc-vdd-mic-bias-voltage = "\02K\0\02K";
						qcom,cdc-vdd-mic-bias-current = <0x7530>;
						qcom,wcd-rst-gpio-node = <0x594>;
						qcom,tx-slave = <0x596>;
						qcom,tx_swr_ch_map = <0x00 0x12 0x01 0x00 0x22 0x00 0x13 0x02 0x00 0x23 0x01 0x14 0x01 0x00 0x24 0x01 0x15 0x02 0x00 0x25 0x02 0x16 0x01 0x00 0x26 0x02 0x17 0x02 0x00 0x27 0x02 0x11 0x04 0x00 0x28 0x02 0x18 0x04 0x00 0x28 0x02 0x19 0x08 0x00 0x29 0x03 0x1a 0x01 0x00 0x2a 0x03 0x1b 0x02 0x00 0x2b 0x03 0x1c 0x04 0x00 0x2c 0x03 0x1d 0x08 0x00 0x2d>;
						qcom,cdc-micbias2-mv = <0x708>;
						qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
						qcom,rx_swr_ch_map = <0x00 0x09 0x01 0x00 0x09 0x00 0x0a 0x02 0x00 0x0a 0x01 0x0d 0x01 0x00 0x0d 0x02 0x0b 0x01 0x00 0x0b 0x02 0x0c 0x02 0x00 0x0c 0x03 0x0e 0x01 0x00 0x0e 0x04 0x0f 0x01 0x00 0x0f 0x04 0x10 0x02 0x00 0x10>;
						qcom,cdc-vdd-rxtx-current = <0x7530>;
						cdc-vdd-buck-supply = <0xda>;
						qcom,cdc-static-supplies = "cdc-vdd-rxtx\0cdc-vddio\0cdc-vdd-buck\0cdc-vdd-mic-bias";
						cdc-vdd-rxtx-supply = <0xda>;
						qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
						compatible = "qcom,wcd938x-codec";
						qcom,cdc-vdd-buck-current = <0x9eb10>;
						qcom,cdc-vddio-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-micbias4-mv = <0x708>;
						cdc-vdd-mic-bias-supply = <0x2e3>;
						qcom,cdc-micbias1-mv = <0x708>;
						status = "disabled";
						qcom,cdc-vddio-current = <0x7530>;
						cdc-vddio-supply = <0xda>;
						phandle = <0x590>;
						qcom,split-codec = <0x01>;
						qcom,cdc-micbias3-mv = <0x708>;
					};

					bolero-clk-rsc-mngr {
						qcom,wsa_mclk_mode_muxsel = <0x33220d8>;
						clock-names = "tx_core_clk\0tx_npl_clk\0rx_core_clk\0rx_npl_clk\0wsa_core_clk\0wsa_npl_clk\0va_core_clk\0va_npl_clk";
						qcom,va_mclk_mode_muxsel = <0x33a0000>;
						clocks = <0x588 0x00 0x589 0x00 0x58a 0x00 0x58b 0x00 0x58c 0x00 0x58d 0x00 0x58e 0x00 0x58f 0x00>;
						qcom,rx_mclk_mode_muxsel = <0x33240d8>;
						qcom,fs-gen-sequence = <0x3000 0x01 0x01 0x3004 0x03 0x03 0x3004 0x03 0x01 0x3080 0x02 0x02>;
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					va-macro@3370000 {
						qcom,va-vdd-micb-voltage = <0x1b7740 0x1b7740>;
						qcom,default-clk-id = <0x00>;
						qcom,va-vdd-micb-current = <0x2bc0>;
						clock-names = "lpass_audio_hw_vote";
						qcom,va-clk-mux-select = <0x01>;
						clocks = <0x231 0x00>;
						qcom,va-dmic-sample-rate = <0x927c0>;
						compatible = "qcom,va-macro";
						qcom,va-island-mode-muxsel = <0x33a0000>;
						reg = <0x3370000 0x00>;
						phandle = <0x6f9>;
						qcom,is-used-swr-gpio = <0x00>;
					};

					wsa-macro@3240000 {
						qcom,wsa-swr-gpios = <0x591>;
						qcom,default-clk-id = <0x00>;
						clock-names = "wsa_core_clk\0wsa_npl_clk";
						clocks = <0x58c 0x00 0x58d 0x00>;
						qcom,wsa-bcl-pmic-params = [00 03 48];
						compatible = "qcom,wsa-macro";
						status = "disabled";
						reg = <0x3240000 0x00>;
						phandle = <0x6fe>;

						wsa_swr_master {
							qcom,swr-clock-stop-mode0 = <0x01>;
							#address-cells = <0x02>;
							clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
							qcom,swr-num-dev = <0x02>;
							interrupts = <0x00 0xaa 0x04>;
							qcom,dynamic-port-map-supported = <0x00>;
							clocks = <0x230 0x00 0x231 0x00>;
							swrm-io-base = <0x3250000 0x00>;
							#size-cells = <0x00>;
							qcom,swr_master_id = <0x01>;
							compatible = "qcom,swr-mstr";
							qcom,mipi-sdw-block-packing-mode = <0x00>;
							interrupt-names = "swr_master_irq";
							qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x05 0x01 0x05 0x06 0x0f 0x06 0x07 0x03 0x07 0x04 0x03 0x08 0x08 0x03>;
							phandle = <0x6ff>;
							qcom,swr-num-ports = <0x08>;
							qcom,swrm-hctl-reg = <0x32a90b0>;

							wsa883x@02170221 {
								qcom,cdc-static-supplies = "cdc-vdd-1p8";
								qcom,bolero-handle = <0x4e8>;
								qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
								compatible = "qcom,wsa883x";
								qcom,cdc-vdd-1p8-current = <0x4e20>;
								status = "disabled";
								reg = <0x02 0x2170221>;
								qcom,spkr-sd-n-node = <0x592>;
								phandle = <0x59b>;
								qcom,wsa-prefix = "SpkrLeft";
								cdc-vdd-1p8-supply = <0xda>;
							};

							wsa883x@02170222 {
								qcom,cdc-static-supplies = "cdc-vdd-1p8";
								qcom,bolero-handle = <0x4e8>;
								qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
								compatible = "qcom,wsa883x";
								qcom,cdc-vdd-1p8-current = <0x4e20>;
								status = "disabled";
								reg = <0x02 0x2170222>;
								qcom,spkr-sd-n-node = <0x593>;
								phandle = <0x59c>;
								qcom,wsa-prefix = "SpkrRight";
								cdc-vdd-1p8-supply = <0xda>;
							};
						};
					};

					rx-macro@3200000 {
						qcom,default-clk-id = <0x00>;
						clock-names = "rx_core_clk\0rx_npl_clk";
						clocks = <0x58a 0x00 0x58b 0x00>;
						qcom,rx_mclk_mode_muxsel = <0x33240d8>;
						compatible = "qcom,rx-macro";
						reg = <0x3200000 0x00>;
						qcom,rx-bcl-pmic-params = [00 03 48];
						phandle = <0x6fc>;
						qcom,is-used-swr-gpio = <0x00>;
						qcom,rx-swr-gpios;

						rx_swr_master {
							qcom,swr-clock-stop-mode0 = <0x01>;
							#address-cells = <0x02>;
							clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
							qcom,swr-num-dev = <0x02>;
							interrupts = <0x00 0x9b 0x04>;
							clocks = <0x230 0x00 0x231 0x00>;
							swrm-io-base = <0x3210000 0x00>;
							#size-cells = <0x00>;
							qcom,swr_master_id = <0x02>;
							compatible = "qcom,swr-mstr";
							status = "disabled";
							qcom,mipi-sdw-block-packing-mode = <0x01>;
							interrupt-names = "swr_master_irq";
							qcom,swr-port-mapping = <0x01 0x09 0x01 0x01 0x0a 0x02 0x02 0x0d 0x01 0x03 0x0b 0x01 0x03 0x0c 0x02 0x04 0x0e 0x01 0x05 0x0f 0x01 0x05 0x10 0x02 0x06 0x21 0x01>;
							phandle = <0x6fd>;
							qcom,swr-num-ports = <0x06>;
							qcom,swrm-hctl-reg = <0x32a90a0>;

							swr_haptics@f0170220 {
								qcom,rx_swr_ch_map = <0x00 0x01 0x01 0x00 0x21>;
								compatible = "qcom,pm8350b-swr-haptics";
								status = "disabled";
								reg = <0x01 0xf0170220>;
								phandle = <0x59a>;
							};

							wcd938x-rx-slave {
								compatible = "qcom,wcd938x-slave";
								reg = <0x0d 0x1170224>;
								phandle = <0x595>;
							};
						};
					};

					tx-macro@3220000 {
						clock-names = "tx_core_clk\0tx_npl_clk";
						clocks = <0x588 0x00 0x589 0x00>;
						qcom,tx-dmic-sample-rate = <0x249f00>;
						compatible = "qcom,tx-macro";
						reg = <0x3220000 0x00>;
						phandle = <0x6fa>;
						qcom,tx-swr-gpios;
						qcom,is-used-swr-gpio = <0x00>;

						tx_swr_master {
							qcom,swr-clock-stop-mode0 = <0x01>;
							#address-cells = <0x02>;
							clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
							qcom,swr-phy-dev-addr = <0x0d 0x1170223 0x08 0x58350223 0x08 0x58350222 0x08 0x58350221 0x08 0x58350220>;
							qcom,swr-num-dev = <0x05>;
							clocks = <0x230 0x00 0x231 0x00>;
							swrm-io-base = <0x3230000 0x00>;
							#size-cells = <0x00>;
							qcom,swr_master_id = <0x03>;
							interrupts-extended = <0x01 0x00 0xa6 0x04 0x29 0x82 0x04>;
							compatible = "qcom,swr-mstr";
							status = "disabled";
							qcom,mipi-sdw-block-packing-mode = <0x01>;
							interrupt-names = "swr_master_irq\0swr_wake_irq";
							qcom,swr-port-mapping = <0x01 0x22 0x01 0x01 0x23 0x02 0x01 0x24 0x04 0x01 0x25 0x08 0x02 0x26 0x01 0x02 0x27 0x02 0x02 0x28 0x04 0x02 0x29 0x08 0x03 0x2a 0x01 0x03 0x2b 0x02 0x03 0x2c 0x04 0x03 0x2d 0x08>;
							phandle = <0x6fb>;
							qcom,swr-wakeup-required = <0x01>;
							qcom,swr-mstr-irq-wakeup-capable = <0x01>;
							qcom,swr-num-ports = <0x03>;
							qcom,swrm-hctl-reg = <0x32a90a8>;

							dmic_swr@58350220 {
								qcom,swr-dmic-supply = <0x03>;
								qcom,wcd-handle = <0x590>;
								compatible = "qcom,swr-dmic";
								qcom,codec-name = "swr-dmic.01";
								status = "disabled";
								reg = <0x08 0x58350220>;
								phandle = <0x5a0>;
								qcom,swr-dmic-prefix = "SWR_MIC0";
							};

							dmic_swr@58350223 {
								qcom,swr-dmic-supply = <0x03>;
								qcom,wcd-handle = <0x590>;
								compatible = "qcom,swr-dmic";
								qcom,codec-name = "swr-dmic.04";
								status = "disabled";
								reg = <0x08 0x58350223>;
								phandle = <0x59d>;
								qcom,swr-dmic-prefix = "SWR_MIC3";
							};

							dmic_swr@58350221 {
								qcom,swr-dmic-supply = <0x01>;
								qcom,wcd-handle = <0x590>;
								compatible = "qcom,swr-dmic";
								qcom,codec-name = "swr-dmic.02";
								status = "disabled";
								reg = <0x08 0x58350221>;
								phandle = <0x59f>;
								qcom,swr-dmic-prefix = "SWR_MIC1";
							};

							wcd938x-tx-slave {
								compatible = "qcom,wcd938x-slave";
								reg = <0x0d 0x1170223>;
								phandle = <0x596>;
							};

							dmic_swr@58350222 {
								qcom,swr-dmic-supply = <0x01>;
								qcom,wcd-handle = <0x590>;
								compatible = "qcom,swr-dmic";
								qcom,codec-name = "swr-dmic.03";
								status = "disabled";
								reg = <0x08 0x58350222>;
								phandle = <0x59e>;
								qcom,swr-dmic-prefix = "SWR_MIC2";
							};
						};
					};
				};

				vote_lpass_core_hw {
					qcom,codec-ext-clk-src = <0x09>;
					#clock-cells = <0x01>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0x230>;
				};

				vote_lpass_audio_hw {
					qcom,codec-ext-clk-src = <0x0b>;
					#clock-cells = <0x01>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0x231>;
				};

				wsa_swr_clk_data_pinctrl {
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x5a1 0x5a2>;
					compatible = "qcom,msm-cdc-pinctrl";
					qcom,lpi-gpios;
					pinctrl-1 = <0x5a3 0x5a4>;
					status = "disabled";
					qcom,tlmm-pins = <0xb3>;
					phandle = <0x591>;
					#gpio-cells = <0x00>;
				};

				cdc_dmic01_pinctrl {
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x5b3 0x5b4>;
					compatible = "qcom,msm-cdc-pinctrl";
					qcom,lpi-gpios;
					pinctrl-1 = <0x5b5 0x5b6>;
					qcom,tlmm-pins = <0xae 0xaf>;
					phandle = <0x597>;
					#gpio-cells = <0x00>;
				};

				msm_cdc_pinctrl_tert {
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0;
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-1;
					phandle = <0x5e0>;
					#gpio-cells = <0x00>;
				};

				cdc_dmic45_pinctrl {
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x5bb 0x5bc>;
					compatible = "qcom,msm-cdc-pinctrl";
					qcom,lpi-gpios;
					pinctrl-1 = <0x5bd 0x5be>;
					qcom,tlmm-pins = <0xb4>;
					phandle = <0x599>;
					#gpio-cells = <0x00>;
				};

				tx_swr_clk_data_pinctrl {
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x5ab 0x5ac 0x5ad 0x5ae>;
					compatible = "qcom,msm-cdc-pinctrl";
					qcom,lpi-gpios;
					pinctrl-1 = <0x5af 0x5b0 0x5b1 0x5b2>;
					qcom,tlmm-pins = <0xa9>;
					phandle = <0x701>;
					#gpio-cells = <0x00>;
				};

				sound {
					qcom,tert-mi2s-gpios;
					qcom,cps_threshold_levels = <0x94 0xa8>;
					qcom,audio-routing = "TX DMIC0\0Digital Mic0\0TX DMIC1\0Digital Mic1\0TX DMIC2\0Digital Mic2\0TX DMIC3\0Digital Mic3\0TX DMIC4\0Digital Mic4\0TX DMIC5\0Digital Mic5\0VA DMIC0\0Digital Mic0\0VA DMIC1\0Digital Mic1\0VA DMIC2\0Digital Mic2\0VA DMIC3\0Digital Mic3\0VA DMIC4\0Digital Mic4\0VA DMIC5\0Digital Mic5";
					qcom,ext-disp-audio-rx = <0x01>;
					subpcb-lower-gpio = <0x93 0x79 0x00>;
					qcom,msm-mbhc-gnd-swh = <0x00>;
					qcom,sec-mi2s-gpios;
					qcom,tdm-max-slots = <0x04>;
					asoc-codec = <0x4d8 0x4e8 0x590 0x59a 0x59b 0x59c 0x59d 0x59e 0x59f 0x5a0 0x525>;
					clock-names = "lpass_audio_hw_vote";
					asoc-cpu-names = "msm-dai-q6-dp.0\0msm-dai-q6-dp.1\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.4\0msm-dai-q6-mi2s.5\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-auxpcm.5\0msm-dai-q6-auxpcm.6\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.242\0msm-dai-q6-dev.8194\0msm-dai-q6-dev.8195\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-tdm.36928\0msm-dai-q6-tdm.36929\0msm-dai-q6-tdm.36944\0msm-dai-q6-tdm.36945\0msm-dai-cdc-dma-dev.45056\0msm-dai-cdc-dma-dev.45057\0msm-dai-cdc-dma-dev.45058\0msm-dai-cdc-dma-dev.45059\0msm-dai-cdc-dma-dev.45061\0msm-dai-cdc-dma-dev.45089\0msm-dai-cdc-dma-dev.45091\0msm-dai-cdc-dma-dev.45093\0msm-dai-cdc-dma-dev.45104\0msm-dai-cdc-dma-dev.45105\0msm-dai-cdc-dma-dev.45106\0msm-dai-cdc-dma-dev.45107\0msm-dai-cdc-dma-dev.45108\0msm-dai-cdc-dma-dev.45109\0msm-dai-cdc-dma-dev.45110\0msm-dai-cdc-dma-dev.45111\0msm-dai-cdc-dma-dev.45112\0msm-dai-cdc-dma-dev.45113\0msm-dai-cdc-dma-dev.45114\0msm-dai-cdc-dma-dev.45115\0msm-dai-cdc-dma-dev.45116\0msm-dai-cdc-dma-dev.45118\0msm-dai-q6-dev.24577";
					qcom,cps_lower1_values = <0x10 0xd0 0xd0>;
					qcom,cdc-dmic01-gpios = <0x597>;
					qcom,afe-rxtx-lb = <0x00>;
					qcom,cps_lower2_values = <0x0f 0x0f 0x18>;
					qcom,amp-interface-name = "PRI_TDM_RX_0";
					asoc-codec-names = "msm-stub-codec.1\0bolero_codec\0wcd938x_codec\0swr-haptics\0wsa-codec1\0wsa-codec2\0swr-dmic.04\0swr-dmic.03\0swr-dmic.02\0swr-dmic.01\0msm-ext-disp-audio-codec-rx";
					clocks = <0x231 0x00>;
					qcom,cps_normal_values = <0x8e 0x8f 0x8f>;
					qcom,swr-dmic-max-devs = <0x00>;
					qcom,msm_audio_ssr_devs = <0x4e3 0x4e6 0x4e7 0x4e8>;
					qcom,codec-aux-devs;
					asoc-cpu = <0x23f 0x240 0x241 0x242 0x243 0x244 0x245 0x246 0x247 0x248 0x249 0x24a 0x24b 0x24c 0x24d 0x24e 0x24f 0x250 0x251 0x252 0x253 0x254 0x255 0x256 0x257 0x258 0x259 0x25a 0x25b 0x25c 0x25d 0x25e 0x25f 0x260 0x261 0x262 0x263 0x264 0x265 0x266 0x267 0x268 0x269 0x26a 0x26b 0x26c 0x26d 0x26e 0x26f 0x270 0x271 0x272 0x273 0x274 0x275 0x276 0x277 0x278 0x279 0x27a 0x27b 0x27c 0x27d 0x27e>;
					qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01 0x01>;
					qcom,wsa-devs;
					qcom,cps_wsa_vbatt_temp_reg_addr = <0x3429 0x3422>;
					qcom,model = "lahaina-mtp-snd-card";
					qcom,cdc-dmic45-gpios = <0x599>;
					compatible = "qcom,lahaina-asoc-snd";
					fsa4480-i2c-handle;
					qcom,wcn-bt = <0x01>;
					qcom,msm-mbhc-hphl-swh = <0x00>;
					qcom,pri-mi2s-gpios = <0x63a>;
					qcom,auxpcm-audio-intf = <0x01>;
					phandle = <0x4f0>;
					qcom,wcd-disabled = <0x01>;
					qcom,cps_reg_phy_addr = <0x3250300 0x3250304 0x3250318>;
					qcom,codec-max-aux-devs = <0x00>;
					qcom,amp-combination-value = <0x0e>;
					asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq\0q6audio-adaptation";
					qcom,mi2s-audio-intf = <0x01>;
					qcom,wsa-max-devs = <0x00>;
					asoc-platform = <0x232 0x233 0x234 0x235 0x236 0x237 0x238 0x239 0x23a 0x23b 0x23c 0x23d 0x23e 0x639>;
					qcom,cdc-dmic23-gpios = <0x598>;
				};

				lpi_pinctrl@33c0000 {
					qcom,gpios-count = <0x0f>;
					clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
					gpio-controller;
					qcom,lpi-slew-offset-tbl = <0x00 0x02 0x04 0x08 0x0a 0x0c 0x00 0x00 0x00 0x00 0x10 0x12 0x00 0x00 0x06>;
					clocks = <0x230 0x00 0x231 0x00>;
					qcom,lpi-offset-tbl = <0x00 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000>;
					compatible = "qcom,lpi-pinctrl";
					reg = <0x33c0000 0x00>;
					phandle = <0x4e7>;
					#gpio-cells = <0x02>;
					qcom,slew-reg = <0x355a000 0x00>;

					quat_mi2s_sd1 {

						quat_mi2s_sd1_sleep {
							phandle = <0x6ab>;

							mux {
								function = "func2";
								pins = "gpio3";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd1_active {
							phandle = <0x6ac>;

							mux {
								function = "func2";
								pins = "gpio3";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd3 {

						quat_aux_sd3_active {
							phandle = <0x6e8>;

							mux {
								function = "func4";
								pins = "gpio5";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						quat_aux_sd3_sleep {
							phandle = <0x6e7>;

							mux {
								function = "func4";
								pins = "gpio5";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					lpi_aux1_sck {

						lpi_aux1_sck_active {
							phandle = <0x6ea>;

							mux {
								function = "func2";
								pins = "gpio6";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_aux1_sck_sleep {
							phandle = <0x6e9>;

							mux {
								function = "func2";
								pins = "gpio6";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					rx_swr_clk_active {
						phandle = <0x5a5>;

						mux {
							function = "func1";
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							drive-strength = <0x02>;
							bias-disable;
							slew-rate = <0x01>;
						};
					};

					lpi_i2s2_sck {

						lpi_i2s2_sck_sleep {
							phandle = <0x6b9>;

							mux {
								function = "func1";
								pins = "gpio10";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sck_active {
							phandle = <0x6ba>;

							mux {
								function = "func1";
								pins = "gpio10";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_ws {

						lpi_aux2_ws_active {
							phandle = <0x6f4>;

							mux {
								function = "func1";
								pins = "gpio11";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_aux2_ws_sleep {
							phandle = <0x6f3>;

							mux {
								function = "func1";
								pins = "gpio11";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					quat_aux_sd1 {

						quat_aux_sd1_active {
							phandle = <0x6e4>;

							mux {
								function = "func2";
								pins = "gpio3";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						quat_aux_sd1_sleep {
							phandle = <0x6e3>;

							mux {
								function = "func2";
								pins = "gpio3";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					rx_swr_clk_sleep {
						phandle = <0x5a8>;

						mux {
							function = "func1";
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					quat_tdm_ws {

						quat_tdm_ws_active {
							phandle = <0x6c4>;

							mux {
								function = "func2";
								pins = "gpio1";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						quat_tdm_ws_sleep {
							phandle = <0x6c3>;

							mux {
								function = "func2";
								pins = "gpio1";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					lpi_aux1_sd0 {

						lpi_aux1_sd0_active {
							phandle = <0x6ee>;

							mux {
								function = "func2";
								pins = "gpio8";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_aux1_sd0_sleep {
							phandle = <0x6ed>;

							mux {
								function = "func2";
								pins = "gpio8";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					dmic45_data_sleep {
						phandle = <0x5be>;

						mux {
							function = "func1";
							pins = "gpio13";
						};

						config {
							pins = "gpio13";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};

					rx_swr_data1_active {
						phandle = <0x5a7>;

						mux {
							function = "func1";
							pins = "gpio5";
						};

						config {
							pins = "gpio5";
							drive-strength = <0x02>;
							bias-bus-hold;
							slew-rate = <0x01>;
						};
					};

					lpi_i2s1_ws {

						lpi_i2s1_ws_active {
							phandle = <0x6b4>;

							mux {
								function = "func2";
								pins = "gpio7";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_i2s1_ws_sleep {
							phandle = <0x6b3>;

							mux {
								function = "func2";
								pins = "gpio7";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					dmic45_data_active {
						phandle = <0x5bc>;

						mux {
							function = "func1";
							pins = "gpio13";
						};

						config {
							pins = "gpio13";
							drive-strength = <0x02>;
							input-enable;
						};
					};

					lpi_i2s2_sd0 {

						lpi_i2s2_sd0_sleep {
							phandle = <0x6bd>;

							mux {
								function = "func2";
								pins = "gpio12";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sd0_active {
							phandle = <0x6be>;

							mux {
								function = "func2";
								pins = "gpio12";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sd1 {

						lpi_tdm2_sd1_active {
							phandle = <0x6dc>;

							mux {
								function = "func2";
								pins = "gpio13";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_tdm2_sd1_sleep {
							phandle = <0x6db>;

							mux {
								function = "func2";
								pins = "gpio13";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					dmic01_clk_active {
						phandle = <0x5b3>;

						mux {
							function = "func1";
							pins = "gpio6";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x02>;
							output-high;
						};
					};

					dmic01_clk_sleep {
						phandle = <0x5b5>;

						mux {
							function = "func1";
							pins = "gpio6";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					tx_swr_data0_sleep {
						phandle = <0x5b0>;

						mux {
							function = "func1";
							pins = "gpio1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0x02>;
							bias-bus-hold;
							input-enable;
						};
					};

					lpi_aux2_sck {

						lpi_aux2_sck_sleep {
							phandle = <0x6f1>;

							mux {
								function = "func1";
								pins = "gpio10";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sck_active {
							phandle = <0x6f2>;

							mux {
								function = "func1";
								pins = "gpio10";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_ws {

						lpi_tdm1_ws_active {
							phandle = <0x6d0>;

							mux {
								function = "func2";
								pins = "gpio7";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_tdm1_ws_sleep {
							phandle = <0x6cf>;

							mux {
								function = "func2";
								pins = "gpio7";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					quat_aux_ws {

						quat_aux_ws_sleep {
							phandle = <0x6df>;

							mux {
								function = "func2";
								pins = "gpio1";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_ws_active {
							phandle = <0x6e0>;

							mux {
								function = "func2";
								pins = "gpio1";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					rx_swr_data_active {
						phandle = <0x5a6>;

						mux {
							function = "func1";
							pins = "gpio4";
						};

						config {
							pins = "gpio4";
							drive-strength = <0x02>;
							bias-bus-hold;
							slew-rate = <0x01>;
						};
					};

					dmic23_data_sleep {
						phandle = <0x5ba>;

						mux {
							function = "func1";
							pins = "gpio9";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};

					lpi_i2s1_sd1 {

						lpi_i2s1_sd1_active {
							phandle = <0x6b8>;

							mux {
								function = "func2";
								pins = "gpio9";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_i2s1_sd1_sleep {
							phandle = <0x6b7>;

							mux {
								function = "func2";
								pins = "gpio9";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					lpi_aux2_sd0 {

						lpi_aux2_sd0_sleep {
							phandle = <0x6f5>;

							mux {
								function = "func2";
								pins = "gpio12";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sd0_active {
							phandle = <0x6f6>;

							mux {
								function = "func2";
								pins = "gpio12";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sck {

						lpi_tdm1_sck_active {
							phandle = <0x6ce>;

							mux {
								function = "func2";
								pins = "gpio6";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_tdm1_sck_sleep {
							phandle = <0x6cd>;

							mux {
								function = "func2";
								pins = "gpio6";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					wsa_swr_data_pin {

						wsa_swr_data_active {
							phandle = <0x5a2>;

							mux {
								function = "func2";
								pins = "gpio11";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								bias-bus-hold;
								slew-rate = <0x01>;
							};
						};

						wsa_swr_data_sleep {
							phandle = <0x5a4>;

							mux {
								function = "func2";
								pins = "gpio11";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					rx_swr_data_sleep {
						phandle = <0x5a9>;

						mux {
							function = "func1";
							pins = "gpio4";
						};

						config {
							pins = "gpio4";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					quat_tdm_sd2 {

						quat_tdm_sd2_sleep {
							phandle = <0x6c9>;

							mux {
								function = "func2";
								pins = "gpio4";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd2_active {
							phandle = <0x6ca>;

							mux {
								function = "func2";
								pins = "gpio4";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sck {

						quat_tdm_sck_active {
							phandle = <0x6c2>;

							mux {
								function = "func2";
								pins = "gpio0";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						quat_tdm_sck_sleep {
							phandle = <0x6c1>;

							mux {
								function = "func2";
								pins = "gpio0";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					lpi_aux1_ws {

						lpi_aux1_ws_active {
							phandle = <0x6ec>;

							mux {
								function = "func2";
								pins = "gpio7";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_aux1_ws_sleep {
							phandle = <0x6eb>;

							mux {
								function = "func2";
								pins = "gpio7";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					dmic45_clk_sleep {
						phandle = <0x5bd>;

						mux {
							function = "func1";
							pins = "gpio12";
						};

						config {
							pins = "gpio12";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					quat_mi2s_sd2 {

						quat_mi2s_sd2_sleep {
							phandle = <0x6ad>;

							mux {
								function = "func2";
								pins = "gpio4";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd2_active {
							phandle = <0x6ae>;

							mux {
								function = "func2";
								pins = "gpio4";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sck {

						quat_mi2s_sck_sleep {
							phandle = <0x6a5>;

							mux {
								function = "func2";
								pins = "gpio0";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sck_active {
							phandle = <0x6a6>;

							mux {
								function = "func2";
								pins = "gpio0";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sd0 {

						lpi_tdm1_sd0_active {
							phandle = <0x6d2>;

							mux {
								function = "func2";
								pins = "gpio8";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_tdm1_sd0_sleep {
							phandle = <0x6d1>;

							mux {
								function = "func2";
								pins = "gpio8";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					quat_mi2s_ws {

						quat_mi2s_ws_sleep {
							phandle = <0x6a7>;

							mux {
								function = "func2";
								pins = "gpio1";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_ws_active {
							phandle = <0x6a8>;

							mux {
								function = "func2";
								pins = "gpio1";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd0 {

						quat_tdm_sd0_sleep {
							phandle = <0x6c5>;

							mux {
								function = "func2";
								pins = "gpio2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd0_active {
							phandle = <0x6c6>;

							mux {
								function = "func2";
								pins = "gpio2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					tx_swr_data1_sleep {
						phandle = <0x5b1>;

						mux {
							function = "func1";
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					quat_mi2s_sd0 {

						quat_mi2s_sd0_sleep {
							phandle = <0x6a9>;

							mux {
								function = "func2";
								pins = "gpio2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd0_active {
							phandle = <0x6aa>;

							mux {
								function = "func2";
								pins = "gpio2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					dmic01_data_sleep {
						phandle = <0x5b6>;

						mux {
							function = "func1";
							pins = "gpio7";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};

					quat_aux_sd2 {

						quat_aux_sd2_active {
							phandle = <0x6e6>;

							mux {
								function = "func2";
								pins = "gpio4";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						quat_aux_sd2_sleep {
							phandle = <0x6e5>;

							mux {
								function = "func2";
								pins = "gpio4";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					dmic23_data_active {
						phandle = <0x5b8>;

						mux {
							function = "func1";
							pins = "gpio9";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x02>;
							input-enable;
						};
					};

					quat_aux_sck {

						quat_aux_sck_active {
							phandle = <0x6de>;

							mux {
								function = "func2";
								pins = "gpio0";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						quat_aux_sck_sleep {
							phandle = <0x6dd>;

							mux {
								function = "func2";
								pins = "gpio0";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					lpi_aux1_sd1 {

						lpi_aux1_sd1_active {
							phandle = <0x6f0>;

							mux {
								function = "func2";
								pins = "gpio9";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_aux1_sd1_sleep {
							phandle = <0x6ef>;

							mux {
								function = "func2";
								pins = "gpio9";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					rx_swr_data1_sleep {
						phandle = <0x5aa>;

						mux {
							function = "func1";
							pins = "gpio5";
						};

						config {
							pins = "gpio5";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					lpi_i2s2_sd1 {

						lpi_i2s2_sd1_sleep {
							phandle = <0x6bf>;

							mux {
								function = "func2";
								pins = "gpio13";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sd1_active {
							phandle = <0x6c0>;

							mux {
								function = "func2";
								pins = "gpio13";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sck {

						lpi_tdm2_sck_active {
							phandle = <0x6d6>;

							mux {
								function = "func1";
								pins = "gpio10";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_tdm2_sck_sleep {
							phandle = <0x6d5>;

							mux {
								function = "func1";
								pins = "gpio10";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					quat_aux_sd0 {

						quat_aux_sd0_active {
							phandle = <0x6e2>;

							mux {
								function = "func2";
								pins = "gpio2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						quat_aux_sd0_sleep {
							phandle = <0x6e1>;

							mux {
								function = "func2";
								pins = "gpio2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					tx_swr_clk_sleep {
						phandle = <0x5af>;

						mux {
							function = "func1";
							pins = "gpio0";
							bias-pull-down;
							input-enable;
						};

						config {
							pins = "gpio0";
							drive-strength = <0x02>;
						};
					};

					lpi_tdm2_sd0 {

						lpi_tdm2_sd0_active {
							phandle = <0x6da>;

							mux {
								function = "func2";
								pins = "gpio12";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_tdm2_sd0_sleep {
							phandle = <0x6d9>;

							mux {
								function = "func2";
								pins = "gpio12";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					dmic45_clk_active {
						phandle = <0x5bb>;

						mux {
							function = "func1";
							pins = "gpio12";
						};

						config {
							pins = "gpio12";
							drive-strength = <0x02>;
							output-high;
						};
					};

					tx_swr_clk_active {
						phandle = <0x5ab>;

						mux {
							function = "func1";
							pins = "gpio0";
						};

						config {
							pins = "gpio0";
							drive-strength = <0x04>;
							bias-disable;
							slew-rate = <0x01>;
						};
					};

					tx_swr_data0_active {
						phandle = <0x5ac>;

						mux {
							function = "func1";
							pins = "gpio1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0x04>;
							bias-bus-hold;
							slew-rate = <0x01>;
						};
					};

					wsa_swr_clk_pin {

						wsa_swr_clk_active {
							phandle = <0x5a1>;

							mux {
								function = "func2";
								pins = "gpio10";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								bias-disable;
								slew-rate = <0x01>;
							};
						};

						wsa_swr_clk_sleep {
							phandle = <0x5a3>;

							mux {
								function = "func2";
								pins = "gpio10";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					lpi_i2s2_ws {

						lpi_i2s2_ws_sleep {
							phandle = <0x6bb>;

							mux {
								function = "func1";
								pins = "gpio11";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_ws_active {
							phandle = <0x6bc>;

							mux {
								function = "func1";
								pins = "gpio11";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sck {

						lpi_i2s1_sck_active {
							phandle = <0x6b2>;

							mux {
								function = "func2";
								pins = "gpio6";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_i2s1_sck_sleep {
							phandle = <0x6b1>;

							mux {
								function = "func2";
								pins = "gpio6";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					tx_swr_data1_active {
						phandle = <0x5ad>;

						mux {
							function = "func1";
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							drive-strength = <0x04>;
							bias-bus-hold;
							slew-rate = <0x01>;
						};
					};

					tx_swr_data2_sleep {
						phandle = <0x5b2>;

						mux {
							function = "func1";
							pins = "gpio14";
						};

						config {
							pins = "gpio14";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					lpi_aux2_sd1 {

						lpi_aux2_sd1_sleep {
							phandle = <0x6f7>;

							mux {
								function = "func2";
								pins = "gpio13";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sd1_active {
							phandle = <0x6f8>;

							mux {
								function = "func2";
								pins = "gpio13";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					dmic23_clk_sleep {
						phandle = <0x5b9>;

						mux {
							function = "func1";
							pins = "gpio8";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					quat_tdm_sd3 {

						quat_tdm_sd3_sleep {
							phandle = <0x6cb>;

							mux {
								function = "func4";
								pins = "gpio5";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd3_active {
							phandle = <0x6cc>;

							mux {
								function = "func4";
								pins = "gpio5";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					tx_swr_data2_active {
						phandle = <0x5ae>;

						mux {
							function = "func1";
							pins = "gpio14";
						};

						config {
							pins = "gpio14";
							drive-strength = <0x04>;
							bias-bus-hold;
							slew-rate = <0x01>;
						};
					};

					lpi_i2s1_sd0 {

						lpi_i2s1_sd0_active {
							phandle = <0x6b6>;

							mux {
								function = "func2";
								pins = "gpio8";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_i2s1_sd0_sleep {
							phandle = <0x6b5>;

							mux {
								function = "func2";
								pins = "gpio8";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					quat_mi2s_sd3 {

						quat_mi2s_sd3_sleep {
							phandle = <0x6af>;

							mux {
								function = "func4";
								pins = "gpio5";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd3_active {
							phandle = <0x6b0>;

							mux {
								function = "func4";
								pins = "gpio5";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sd1 {

						lpi_tdm1_sd1_active {
							phandle = <0x6d4>;

							mux {
								function = "func2";
								pins = "gpio9";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						lpi_tdm1_sd1_sleep {
							phandle = <0x6d3>;

							mux {
								function = "func2";
								pins = "gpio9";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					lpi_tdm2_ws {

						lpi_tdm2_ws_sleep {
							phandle = <0x6d7>;

							mux {
								function = "func1";
								pins = "gpio11";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_ws_active {
							phandle = <0x6d8>;

							mux {
								function = "func1";
								pins = "gpio11";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd1 {

						quat_tdm_sd1_active {
							phandle = <0x6c8>;

							mux {
								function = "func2";
								pins = "gpio3";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x08>;
								bias-disable;
								output-high;
							};
						};

						quat_tdm_sd1_sleep {
							phandle = <0x6c7>;

							mux {
								function = "func2";
								pins = "gpio3";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x02>;
								bias-pull-down;
								input-enable;
							};
						};
					};

					dmic23_clk_active {
						phandle = <0x5b7>;

						mux {
							function = "func1";
							pins = "gpio8";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x02>;
							output-high;
						};
					};

					dmic01_data_active {
						phandle = <0x5b4>;

						mux {
							function = "func1";
							pins = "gpio7";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x02>;
							input-enable;
						};
					};
				};

				cdc_dmic23_pinctrl {
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x5b7 0x5b8>;
					compatible = "qcom,msm-cdc-pinctrl";
					qcom,lpi-gpios;
					pinctrl-1 = <0x5b9 0x5ba>;
					qcom,tlmm-pins = <0xb1>;
					phandle = <0x598>;
					#gpio-cells = <0x00>;
				};

				rx_swr_clk_data_pinctrl {
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x5a5 0x5a6 0x5a7>;
					compatible = "qcom,msm-cdc-pinctrl";
					qcom,lpi-gpios;
					pinctrl-1 = <0x5a8 0x5a9 0x5aa>;
					qcom,tlmm-pins = <0xac>;
					phandle = <0x700>;
					#gpio-cells = <0x00>;
				};
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		funnel@6c0b000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-dl-mm";
			compatible = "arm,primecell";
			reg = <0x6c0b000 0x1000>;
			phandle = <0x463>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x18f>;
						phandle = <0x192>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x191>;
						phandle = <0x196>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x190>;
						phandle = <0x195>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18e>;
						phandle = <0x17a>;
					};
				};
			};
		};

		cti@6982000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-turing_dl_cti";
			compatible = "arm,primecell";
			reg = <0x6982000 0x1000>;
			phandle = <0x4a4>;
		};

		ipcc-self-ping-apss {
			interrupts-extended = <0x2c 0x08 0x02 0x04>;
			compatible = "qcom,ipcc-self-ping";
			phandle = <0x411>;
			mboxes = <0x2c 0x08 0x02>;
		};

		spi@a90000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x200>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x165 0x04>;
			clocks = <0x30 0x6c 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x201>;
			status = "disabled";
			reg = <0xa90000 0x4000>;
			phandle = <0x4c2>;
			dmas = <0x1f9 0x00 0x04 0x01 0x40 0x00 0x1f9 0x01 0x04 0x01 0x40 0x00>;
		};

		i2c@99c000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1f0>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x260 0x04>;
			clocks = <0x30 0x60 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x1f1>;
			status = "okay";
			reg = <0x99c000 0x4000>;
			phandle = <0x4bb>;
			dmas = <0x1d7 0x00 0x07 0x03 0x40 0x00 0x1d7 0x01 0x07 0x03 0x40 0x00>;

			sm5451@63 {
				compatible = "siliconmitus,sm5451";
				reg = <0x63>;
				phandle = <0x740>;
			};

			max77705@66 {
				pinctrl-names = "default";
				max77705,bc1p2_retry_count = <0x02>;
				max77705,snkcap_data = [04 2c 91 01 36 c8 d0 02 00 c8 90 41 8b 2e 21 dc c0];
				pinctrl-0 = <0x607>;
				max77705,fw_product_id = <0x03>;
				max77705,extra_fw_enable = <0x00>;
				max77705,wakeup;
				max77705,support-audio;
				compatible = "maxim,max77705";
				status = "okay";
				max77705,irq-gpio = <0x579 0x05 0x01>;
				reg = <0x66>;
				phandle = <0x746>;

				max77705_pdic {
					compatible = "maxim,max77705_pdic";
					status = "okay";
					support_pd_role_swap;
				};
			};
		};

		qcom,kgsl-3d0@3d00000 {
			qcom,ubwc-mode = <0x04>;
			nvmem-cells = <0x295>;
			interconnect-names = "gpu_icc_path\0l3_path";
			qcom,bus-table-ddr7 = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x65ce03 0x7cb163 0x7f22ff>;
			qcom,bus-table-cnoc = <0x00 0x64>;
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0gpu_cc_cx_gmu\0gpu_cc_hlos1_vote_gpu_smmu\0gpu_cc_hub_aon\0gpu_cc_hub_cx_int\0apb_pclk";
			interconnects = <0x91 0x17 0x8d 0x200 0x9e 0x00 0x9e 0x09>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc\0rscc\0isense_cntl\0qdss_gfx\0rdpm_cx\0rdpm_mx";
			qcom,highest-bank-bit = <0x10>;
			interrupts = <0x00 0x12c 0x04>;
			clocks = <0x30 0x2f 0x30 0x30 0x34 0x00 0x34 0x04 0x34 0x10 0x34 0x12 0x34 0x14 0x2e 0x00>;
			qcom,chipid = <0x6060001>;
			qcom,bus-table-ddr8 = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17>;
			compatible = "qcom,kgsl-3d0";
			status = "ok";
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			interrupt-names = "kgsl_3d0_irq";
			nvmem-cell-names = "speed_bin";
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3de0000 0x10000 0x3d8b000 0x2000 0x6900000 0x80000 0x634000 0x1000 0x636000 0x1000>;
			phandle = <0x73>;
			qcom,tzone-names = "gpuss-0-usr\0gpuss-1-usr";
			qcom,no-nap;
			qcom,min-access-length = <0x20>;
			#cooling-cells = <0x02>;

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-reserved = <0x100>;
					qcom,mempool-page-size = <0x10000>;
				};

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-reserved = <0x800>;
					qcom,mempool-page-size = <0x1000>;
				};

				qcom,gpu-mempool@5 {
					reg = <0x05>;
					qcom,mempool-reserved = <0x20>;
					qcom,mempool-page-size = <0x100000>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-reserved = <0x80>;
					qcom,mempool-page-size = <0x20000>;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-reserved = <0x400>;
					qcom,mempool-page-size = <0x2000>;
				};

				qcom,gpu-mempool@6 {
					qcom,mempool-allocate;
					reg = <0x06>;
					qcom,mempool-reserved = <0x00>;
					qcom,mempool-page-size = <0x200000>;
				};

				qcom,gpu-mempool@4 {
					reg = <0x04>;
					qcom,mempool-reserved = <0x50>;
					qcom,mempool-page-size = <0x40000>;
				};
			};

			qcom,l3-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,l3-pwrlevels";

				qcom,l3-pwrlevel@1 {
					reg = <0x01>;
					qcom,l3-freq = <0x249f0000>;
				};

				qcom,l3-pwrlevel@2 {
					reg = <0x02>;
					qcom,l3-freq = <0x5efc6800>;
				};

				qcom,l3-pwrlevel@0 {
					reg = <0x00>;
					qcom,l3-freq = <0x00>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x01>;
					qcom,initial-pwrlevel = <0x09>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x07>;

					qcom,gpu-pwrlevel@1 {
						qcom,level = <0x180>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,gpu-freq = <0x2e5f5680>;
						reg = <0x01>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,level = <0x50>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0x882e5ffd>;
						qcom,gpu-freq = <0x169714c0>;
						reg = <0x08>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,level = <0x90>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0xa82c5ffd>;
						qcom,gpu-freq = <0x1d4410c0>;
						reg = <0x06>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,level = <0xe0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,acd-level = <0xa82b5ffd>;
						qcom,gpu-freq = "$=X";
						reg = <0x04>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,level = <0x140>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,gpu-freq = <0x2bfcfc80>;
						reg = <0x02>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@0 {
						qcom,level = <0x1a0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,gpu-freq = <0x32116200>;
						reg = <0x00>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@9 {
						qcom,level = <0x40>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,gpu-freq = <0x12c684c0>;
						reg = <0x09>;
						qcom,bus-freq-ddr7 = <0x02>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,level = <0x80>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0xa82d5ffd>;
						qcom,gpu-freq = <0x1a67a4c0>;
						reg = <0x07>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,level = <0xc0>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
						qcom,gpu-freq = <0x202fbf00>;
						reg = <0x05>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,level = <0x100>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
						qcom,gpu-freq = <0x284af100>;
						reg = <0x03>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					qcom,initial-pwrlevel = <0x0a>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x03>;

					qcom,gpu-pwrlevel@1 {
						qcom,level = <0x1a0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,gpu-freq = <0x32116200>;
						reg = <0x01>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,level = <0x80>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0xa82d5ffd>;
						qcom,gpu-freq = <0x1a67a4c0>;
						reg = <0x08>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,level = <0xc0>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
						qcom,gpu-freq = <0x202fbf00>;
						reg = <0x06>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,level = <0x100>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
						qcom,gpu-freq = <0x284af100>;
						reg = <0x04>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,level = <0x180>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,gpu-freq = <0x2e5f5680>;
						reg = <0x02>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@0 {
						qcom,level = <0x1b0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,gpu-freq = <0x35a4e900>;
						reg = <0x00>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@9 {
						qcom,level = <0x50>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0x882e5ffd>;
						qcom,gpu-freq = <0x169714c0>;
						reg = <0x09>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,level = <0x90>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0xa82c5ffd>;
						qcom,gpu-freq = <0x1d4410c0>;
						reg = <0x07>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@10 {
						qcom,level = <0x40>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,gpu-freq = <0x12c684c0>;
						reg = <0x0a>;
						qcom,bus-freq-ddr7 = <0x02>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,level = <0xe0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,acd-level = <0xa82b5ffd>;
						qcom,gpu-freq = "$=X";
						reg = <0x05>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,level = <0x140>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,gpu-freq = <0x2bfcfc80>;
						reg = <0x03>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};
				};

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					qcom,initial-pwrlevel = <0x09>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;

					qcom,gpu-pwrlevel@1 {
						qcom,level = <0x180>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,gpu-freq = <0x2e5f5680>;
						reg = <0x01>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,level = <0x50>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0x882e5ffd>;
						qcom,gpu-freq = <0x169714c0>;
						reg = <0x08>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,level = <0x90>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0xa82c5ffd>;
						qcom,gpu-freq = <0x1d4410c0>;
						reg = <0x06>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,level = <0xe0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,acd-level = <0xa82b5ffd>;
						qcom,gpu-freq = "$=X";
						reg = <0x04>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,level = <0x140>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,gpu-freq = <0x2bfcfc80>;
						reg = <0x02>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@0 {
						qcom,level = <0x1a0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,gpu-freq = <0x32116200>;
						reg = <0x00>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@9 {
						qcom,level = <0x40>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,gpu-freq = <0x12c684c0>;
						reg = <0x09>;
						qcom,bus-freq-ddr7 = <0x02>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,level = <0x80>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0xa82d5ffd>;
						qcom,gpu-freq = <0x1a67a4c0>;
						reg = <0x07>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,level = <0xc0>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
						qcom,gpu-freq = <0x202fbf00>;
						reg = <0x05>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,level = <0x100>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
						qcom,gpu-freq = <0x284af100>;
						reg = <0x03>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					qcom,initial-pwrlevel = <0x09>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x05>;

					qcom,gpu-pwrlevel@1 {
						qcom,level = <0x180>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,gpu-freq = <0x2e5f5680>;
						reg = <0x01>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,level = <0x50>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0x882e5ffd>;
						qcom,gpu-freq = <0x169714c0>;
						reg = <0x08>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,level = <0x90>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0xa82c5ffd>;
						qcom,gpu-freq = <0x1d4410c0>;
						reg = <0x06>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,level = <0xe0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,acd-level = <0xa82b5ffd>;
						qcom,gpu-freq = "$=X";
						reg = <0x04>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,level = <0x140>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,gpu-freq = <0x2bfcfc80>;
						reg = <0x02>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@0 {
						qcom,level = <0x1a0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,gpu-freq = <0x32116200>;
						reg = <0x00>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@9 {
						qcom,level = <0x40>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,gpu-freq = <0x12c684c0>;
						reg = <0x09>;
						qcom,bus-freq-ddr7 = <0x02>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,level = <0x80>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0xa82d5ffd>;
						qcom,gpu-freq = <0x1a67a4c0>;
						reg = <0x07>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,level = <0xc0>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
						qcom,gpu-freq = <0x202fbf00>;
						reg = <0x05>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,level = <0x100>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
						qcom,gpu-freq = <0x284af100>;
						reg = <0x03>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					qcom,initial-pwrlevel = <0x0a>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x01>;

					qcom,gpu-pwrlevel@1 {
						qcom,level = <0x1a0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,gpu-freq = <0x32116200>;
						reg = <0x01>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,level = <0x80>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0xa82d5ffd>;
						qcom,gpu-freq = <0x1a67a4c0>;
						reg = <0x08>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,level = <0xc0>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
						qcom,gpu-freq = <0x202fbf00>;
						reg = <0x06>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,level = <0x100>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
						qcom,gpu-freq = <0x284af100>;
						reg = <0x04>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,level = <0x180>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,gpu-freq = <0x2e5f5680>;
						reg = <0x02>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@0 {
						qcom,level = <0x1b0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,gpu-freq = <0x35a4e900>;
						reg = <0x00>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};

					qcom,gpu-pwrlevel@9 {
						qcom,level = <0x50>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0x882e5ffd>;
						qcom,gpu-freq = <0x169714c0>;
						reg = <0x09>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,level = <0x90>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,acd-level = <0xa82c5ffd>;
						qcom,gpu-freq = <0x1d4410c0>;
						reg = <0x07>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@10 {
						qcom,level = <0x40>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,gpu-freq = <0x12c684c0>;
						reg = <0x0a>;
						qcom,bus-freq-ddr7 = <0x02>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,level = <0xe0>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,acd-level = <0xa82b5ffd>;
						qcom,gpu-freq = "$=X";
						reg = <0x05>;
						qcom,bus-freq-ddr7 = <0x08>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,level = <0x140>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,gpu-freq = <0x2bfcfc80>;
						reg = <0x03>;
						qcom,bus-freq-ddr7 = <0x0b>;
					};
				};
			};
		};

		qcom,pcie@1c08000 {
			pinctrl-names = "default";
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x182b8>;
			#address-cells = <0x03>;
			dma-coherent;
			interconnect-names = "icc_path";
			pinctrl-0 = <0x28e 0x28f 0x290>;
			clock-names = "pcie_1_pipe_clk\0pcie_1_ref_clk_src\0pcie_1_aux_clk\0pcie_1_cfg_ahb_clk\0pcie_1_mstr_axi_clk\0pcie_1_slv_axi_clk\0pcie_1_ldo\0pcie_1_slv_q2a_axi_clk\0pcie_tbu_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_1_axi_clk\0pcie_pipe_clk_mux\0pcie_pipe_clk_ext_src";
			interconnects = <0x8c 0x2e 0x8d 0x200>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf";
			qcom,phy-power-down-offset = <0x240>;
			qcom,pcie-phy-ver = <0x452>;
			cell-index = <0x01>;
			resets = <0x30 0x09 0x30 0x0c>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x40 0x5f5e100>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			clocks = <0x30 0x43 0x37 0x00 0x30 0x3d 0x30 0x3f 0x30 0x41 0x30 0x45 0x30 0x40 0x30 0x46 0x30 0x0d 0x30 0x32 0x30 0x1c 0x30 0x0c 0x30 0x44 0x30 0x02>;
			qcom,smmu-sid-base = <0x1c80>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x132 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x1b2 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x1b3 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x1b6 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x1b7 0x04>;
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00>;
			#size-cells = <0x02>;
			qcom,boot-option = <0x01>;
			interrupt-parent = <0xdf>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x61a8>;
			qcom,phy-status-offset = <0x214>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			wake-gpio = <0x93 0x63 0x00>;
			vreg-0p9-supply = <0x1e>;
			qcom,drv-supported;
			compatible = "qcom,pci-msm";
			ranges = <0x1000000 0x00 0x40200000 0x40200000 0x00 0x100000 0x2000000 0x00 0x40300000 0x40300000 0x00 0x1fd00000>;
			#interrupt-cells = <0x01>;
			status = "disabled";
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,wr-halt-size = <0x08>;
			vreg-1p8-supply = <0x1f>;
			reg = <0x1c08000 0x3000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000>;
			linux,pci-domain = <0x01>;
			phandle = <0xdf>;
			gdsc-vdd-supply = <0x291>;
			qcom,aux-clk-freq = <0x14>;
			iommu-map = <0x00 0x28 0x1c80 0x01 0x100 0x28 0x1c81 0x01>;
			msi-parent = <0x28d>;
			qcom,no-l0s-supported;
			reset-names = "pcie_1_core_reset\0pcie_1_phy_reset";
			qcom,ep-latency = <0x0a>;
			vreg-cx-supply = <0x20>;
			perst-gpio = <0x93 0x61 0x00>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			qcom,phy-status-bit = <0x06>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,phy-sequence = <0x240 0x03 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0x48 0x90 0x00 0x58 0x0f 0x00 0x74 0x06 0x00 0x78 0x06 0x00 0x7c 0x16 0x00 0x80 0x16 0x00 0x84 0x36 0x00 0x88 0x36 0x00 0x94 0x08 0x00 0xa4 0x42 0x00 0xac 0x0a 0x00 0xb0 0x1a 0x00 0xb4 0x14 0x00 0xb8 0x34 0x00 0xbc 0x82 0x00 0xc4 0x68 0x00 0xcc 0x55 0x00 0xd0 0x55 0x00 0xd4 0x03 0x00 0xd8 0xab 0x00 0xdc 0xaa 0x00 0xe0 0x02 0x00 0x10c 0x02 0x00 0x110 0x24 0x00 0x118 0xb4 0x00 0x11c 0x03 0x00 0x154 0x34 0x00 0x158 0x01 0x00 0x16c 0x08 0x00 0x1ac 0xca 0x00 0x1b0 0x1e 0x00 0x1b4 0xa2 0x00 0x1b8 0x18 0x00 0x1bc 0x11 0x00 0xee4 0x02 0x00 0x16e4 0x04 0x00 0x1684 0xd5 0x00 0xe84 0xd5 0x00 0x1690 0x3f 0x00 0xe90 0x3f 0x00 0x115c 0x7f 0x00 0x1160 0xff 0x00 0x1164 0x7f 0x00 0x1168 0x34 0x00 0x116c 0xd8 0x00 0x1170 0xdc 0x00 0x1174 0xdc 0x00 0x1178 0x5c 0x00 0x117c 0x34 0x00 0x1180 0xa6 0x00 0x195c 0x7f 0x00 0x1960 0xff 0x00 0x1964 0x7f 0x00 0x1968 0x34 0x00 0x196c 0xd8 0x00 0x1970 0xdc 0x00 0x1974 0xdc 0x00 0x1978 0x5c 0x00 0x197c 0x34 0x00 0x1980 0xa6 0x00 0x10cc 0xf0 0x00 0x18cc 0xf0 0x00 0x10d8 0x0f 0x00 0x18d8 0x0f 0x00 0x10dc 0x00 0x00 0x18dc 0x00 0x00 0x11a4 0x38 0x00 0x19a4 0x38 0x00 0xe3c 0x1d 0x00 0x163c 0x1d 0x00 0xe40 0x0c 0x00 0x1640 0x0c 0x00 0x1190 0x34 0x00 0x1990 0x34 0x00 0x104c 0x08 0x00 0x184c 0x08 0x00 0x1050 0x08 0x00 0x1850 0x08 0x00 0x2dc 0x05 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x3e0 0x0f 0x00 0x60c 0x1d 0x00 0x614 0x07 0x00 0x620 0xc1 0x00 0x694 0x00 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;

			pcie1_rp {
				#address-cells = <0x05>;
				#size-cells = <0x00>;
				reg = <0x00 0x00 0x00 0x00 0x00>;
				phandle = <0x517>;

				wil6210_pci {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,iommu-group = <0x292>;
					reg = <0x00 0x00 0x00 0x00 0x00>;
					phandle = <0x518>;

					wil6210_pci_iommu_group {
						qcom,iommu-dma-addr-pool = <0x60000000 0xa0000000>;
						reg = <0x00 0x00>;
						phandle = <0x292>;
						qcom,iommu-pagetable = "coherent";
						qcom,iommu-dma = "fastmap";
					};
				};
			};
		};

		audio_etm0 {
			qcom,inst-id = <0x05>;
			coresight-name = "coresight-audio-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b6>;
						phandle = <0x107>;
					};
				};
			};
		};

		funnel@6846000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-lpass";
			compatible = "arm,primecell";
			reg = <0x6846000 0x1000>;
			phandle = <0x453>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x155>;
						phandle = <0x156>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x154>;
						phandle = <0x17b>;
					};
				};
			};
		};

		qcom,ife-lite0 {
			camss-supply = <0x29e>;
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb\0ife_lite_axi\0ife_clk_src\0ife_clk";
			reg-names = "ife-lite";
			reg-cam-base = <0xd9000>;
			cell-index = <0x03>;
			interrupts = <0x00 0x1d5 0x01>;
			clocks = <0x33 0x40 0x33 0x41 0x33 0x43 0x33 0x42>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			cam_hw_pid = <0x07>;
			compatible = "qcom,vfe-lite580";
			src-clock-name = "ife_clk_src";
			status = "ok";
			interrupt-names = "ife-lite";
			reg = <0xacd9000 0x2200>;
			regulator-names = "camss";
			phandle = <0x565>;
			clock-rates = <0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00>;
		};

		qcom,ife-cdm2 {
			camss-supply = <0x29e>;
			clock-names = "ife_2_ahb\0ife_2_areg\0ife_clk\0ife_axi_clk\0cam_cc_cpas_ahb_clk";
			reg-names = "ife-cdm2";
			reg-cam-base = <0xef200>;
			cdm-client-names = "ife2";
			cell-index = <0x02>;
			interrupts = <0x00 0x282 0x01>;
			clocks = <0x33 0x38 0x33 0x39 0x33 0x3b 0x33 0x3a 0x33 0x0d>;
			ife2-supply = <0x2bb>;
			label = "ife-cdm";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			compatible = "qcom,cam-ife-cdm1_2";
			status = "ok";
			interrupt-names = "ife-cdm2";
			reg = <0xacef200 0x1000>;
			regulator-names = "camss\0ife2";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		};

		spi@998000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1e0>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x25f 0x04>;
			clocks = <0x30 0x5e 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x1e1>;
			status = "disabled";
			reg = <0x998000 0x4000>;
			phandle = <0x4b3>;
			dmas = <0x1d7 0x00 0x06 0x01 0x40 0x00 0x1d7 0x01 0x06 0x01 0x40 0x00>;
		};

		i2c@a8c000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x20a>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x164 0x04>;
			clocks = <0x30 0x6a 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x20b>;
			status = "ok";
			reg = <0xa8c000 0x4000>;
			phandle = <0x4c7>;
			dmas = <0x1f9 0x00 0x03 0x03 0x40 0x00 0x1f9 0x01 0x03 0x03 0x40 0x00>;
			qcom,clk-freq-out = <0xf4240>;

			qcom,cam-sensor3 {
				cam_v_custom1-supply = <0x651>;
				cam,isp = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				rgltr-max-voltage = <0x1b7740 0x2ab980 0x00 0x13d620>;
				pinctrl-names = "cam_default\0cam_suspend";
				eeprom-src = <0x64a>;
				cam,read_version = <0x00>;
				pinctrl-0 = <0x3a0 0x66a>;
				clock-names = "cam_clk";
				cell-index = <0x03>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				sensor-position-yaw = <0xb4>;
				clocks = <0x33 0x4e>;
				cam,cal_memory = <0x02>;
				rgltr-load-current = <0x30d40 0x1388 0x00 0x30d40>;
				cam,ois = <0x01>;
				actuator-src = <0x666>;
				cam_vio-supply = <0x657>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x669>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0\0TELECAM_CORE_LDO_EN";
				gpio-reset = <0x01>;
				csiphy-sd-index = <0x02>;
				clock-cntl-level = "turbo";
				cam_vdig-supply = <0x668>;
				gpio-custom1 = <0x02>;
				compatible = "qcom,cam-sensor";
				rgltr-min-voltage = <0x1b7740 0x2ab980 0x00 0x13d620>;
				led-flash-src = <0x667>;
				use-shared-clk;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x5a>;
				pinctrl-1 = <0x3a1 0x66b>;
				status = "ok";
				cam,dual_open = <0x00>;
				reg = <0x5a>;
				regulator-names = "cam_vio\0cam_vana\0cam_clk\0cam_v_custom1";
				phandle = <0x76e>;
				sensor-position-pitch = <0x00>;
				cam,core_voltage = <0x00>;
				ois-src = <0x64b>;
				cam_clk-supply = <0x29e>;
				cam,valid = <0x01>;
				clock-rates = <0x124f800>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpios = <0x93 0x64 0x00 0x93 0x5d 0x00 0x93 0x74 0x00>;
				cam,companion_chip = <0x00>;
			};
		};

		qcom,ipe0 {
			ipe0-vdd-supply = <0x29d>;
			clock-control-debugfs = "true";
			clock-names = "ipe_0_ahb_clk\0ipe_0_areg_clk\0ipe_0_axi_clk\0ipe_0_clk_src\0ipe_0_clk";
			reg-names = "ipe0_top";
			reg-cam-base = <0x9a000>;
			cell-index = <0x00>;
			clocks = <0x33 0x47 0x33 0x48 0x33 0x49 0x33 0x4b 0x33 0x4a>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			compatible = "qcom,cam-ipe";
			src-clock-name = "ipe_0_clk_src";
			status = "ok";
			reg = <0xac9a000 0x12000>;
			regulator-names = "ipe0-vdd";
			phandle = <0x56b>;
			clock-rates = <0x00 0x00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x1ad27480 0x00 0x00 0x00 0x00 0x1f4add40 0x00 0x00 0x00 0x00 0x29b92700 0x00 0x00 0x00 0x00 0x29b92700 0x00>;
		};

		qcom,cpu0-llcc-ddr-lat {
			interconnects = <0x8d 0x03 0x8d 0x200>;
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc-ddr";
			phandle = <0xa7>;
			qcom,active-only;
			operating-points-v2 = <0x9c>;
		};

		spi@a88000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1fc>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x163 0x04>;
			clocks = <0x30 0x68 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x1fd>;
			status = "disabled";
			reg = <0xa88000 0x4000>;
			phandle = <0x4c0>;
			dmas = <0x1f9 0x00 0x02 0x01 0x40 0x00 0x1f9 0x01 0x02 0x01 0x40 0x00>;
		};

		timer {
			always-on;
			interrupts = <0x01 0x0d 0xff08 0x01 0x0e 0xff08 0x01 0x0b 0xff08 0x01 0x0c 0xff08>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			phandle = <0x2ee>;
		};

		replicator@6b06000 {
			clock-names = "apb_pclk";
			reg-names = "replicator-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-replicator-swao";
			compatible = "arm,coresight-dynamic-replicator\0arm,primecell";
			reg = <0x6b06000 0x1000>;
			phandle = <0x435>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xf9>;
						phandle = <0x101>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xfa>;
						phandle = <0xf7>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xfb>;
						phandle = <0xfc>;
					};
				};
			};
		};

		qcom,ssc@5c00000 {
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-id = <0x1a8>;
			qcom,sysmon-id = <0x03>;
			pinctrl-names = "default";
			qcom,vdd_mx-uV-uA = <0x180 0x00>;
			qcom,ssctl-instance-id = <0x16>;
			pinctrl-0 = <0x634 0x635 0x636>;
			clock-names = "xo";
			sensor_vdd-supply = <0x2da>;
			subsensor_vdd-supply = <0x633>;
			qcom,proxy-timeout-ms = <0x2710>;
			memory-region = <0xce>;
			clocks = <0x37 0x00>;
			qcom,sensor_vdd-uV-uA = <0x1b7740 0x00>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			vdd_mx-supply = <0xbe>;
			qcom,pas-id = <0x0c>;
			interrupts-extended = <0x29 0x09 0x04 0xcf 0x00 0x00 0xcf 0x02 0x00 0xcf 0x01 0x00 0xcf 0x03 0x00>;
			qcom,active-reg-names = "subsensor_vdd\0sensor_vdd";
			compatible = "qcom,pil-tz-generic";
			status = "ok";
			qcom,vdd_cx-uV-uA = <0x180 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			reg = <0x5c00000 0x4000>;
			qcom,smem-states = <0xd0 0x00>;
			mboxes = <0x02 0x00>;
			vdd_cx-supply = <0xbd>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			qcom,firmware-name = "slpi";
			mbox-names = "slpi-pil";
			qcom,subsensor_vdd-uV-uA = <0x1b7740 0x00>;
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x5bf>;

			qcom,panel-supply-entry@3 {
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x14>;
				qcom,supply-name = "ibb";
				qcom,supply-max-voltage = <0x5b8d80>;
				reg = <0x03>;
				qcom,supply-min-voltage = <0x4630c0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-post-on-sleep = <0x00>;
				qcom,supply-name = "vdd";
				qcom,supply-max-voltage = <0x2dc6c0>;
				reg = <0x01>;
				qcom,supply-min-voltage = <0x2dc6c0>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-name = "lab";
				qcom,supply-max-voltage = <0x5b8d80>;
				reg = <0x02>;
				qcom,supply-min-voltage = <0x4630c0>;
			};

			qcom,panel-supply-entry@0 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-post-on-sleep = <0x14>;
				qcom,supply-name = "vddio";
				qcom,supply-max-voltage = <0x1b7740>;
				reg = <0x00>;
				qcom,supply-min-voltage = <0x1b7740>;
			};
		};

		cti@7520000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			cpu = <0x15>;
			coresight-name = "coresight-cti-cpu5";
			compatible = "arm,primecell";
			reg = <0x7520000 0x1000>;
			phandle = <0x49a>;
		};

		qcom,gdsc@110004 {
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			regulator-name = "gcc_usb30_sec_gdsc";
			compatible = "qcom,gdsc";
			reg = <0x110004 0x04>;
			phandle = <0xf4>;
		};

		tpda@6b08000 {
			arm,primecell-periphid = <0xbb969>;
			qcom,cmb-elem-size = <0x00 0x40 0x01 0x40 0x02 0x40 0x03 0x40>;
			clock-names = "apb_pclk";
			reg-names = "tpda-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpda-swao";
			qcom,dsb-elem-size = <0x04 0x20>;
			compatible = "arm,primecell";
			qcom,tpda-atid = <0x47>;
			reg = <0x6b08000 0x1000>;
			phandle = <0x43c>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x10f>;
						phandle = <0x114>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x112>;
						phandle = <0x117>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x110>;
						phandle = <0x115>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x113>;
						phandle = <0x118>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x111>;
						phandle = <0x116>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10e>;
						phandle = <0x10b>;
					};
				};
			};
		};

		qcom,ipa@1e00000 {
			qcom,use-ipa-tethering-bridge;
			qcom,ipa-hw-mode = <0x00>;
			qcom,svs2 = <0x249f0 0x927c0 0x249f0 0x1b86e0 0x00 0x12110>;
			qcom,turbo = <0x1e8480 0x3567e0 0x1e8480 0x6e2800 0x00 0x61a80>;
			qcom,ipa-hw-ver = <0x13>;
			qcom,nominal = <0x1312d0 0x249f00 0x1312d0 0x5eec00 0x00 0x61a80>;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,smmu-fast-map;
			interconnect-names = "ipa_to_llcc\0llcc_to_ebi1\0appss_to_ipa";
			qcom,svs = <0x98968 0x124f80 0x98968 0x2ee000 0x00 0x249f0>;
			clock-names = "core_clk";
			interconnects = <0x8c 0x26 0x91 0x23e 0x8d 0x03 0x8d 0x200 0x91 0x02 0x92 0x212>;
			reg-names = "ipa-base\0gsi-base";
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,no-vote = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,throughput-threshold = <0x258 0x9c4 0x1388>;
			interrupts = <0x00 0x28e 0x04 0x00 0x1b0 0x04>;
			qcom,ipa-holb-monitor-poll-period = <0x05>;
			clocks = <0x37 0x16>;
			qcom,platform-type = <0x01>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0x0a>;
			qcom,rmnet-ctl-enable;
			qcom,ipa-holb-monitor-max-cnt-usb = <0x0a>;
			qcom,lan-rx-ring-size = <0xe0>;
			compatible = "qcom,ipa";
			qcom,interconnect,num-paths = <0x03>;
			qcom,interconnect,num-cases = <0x05>;
			qcom,arm-smmu;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,mhi-event-ring-id-limits = <0x09 0x0b>;
			qcom,gsi_wdi_db_polling;
			qcom,use-64-bit-dma-mask;
			qcom,wan-use-skb-page;
			reg = <0x1e00000 0x84000 0x1e04000 0x23000>;
			qcom,ipa-wdi3-over-gsi;
			phandle = <0x3f7>;
			qcom,tx-napi;
			mboxes = <0x02 0x00>;
			qcom,ee = <0x00>;
			qcom,lan-rx-napi;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-uc-holb-monitor;
			qcom,scaling-exceptions = "wdi\0100\0600\01200";
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ipa-endp-delay-wa;

			ipa_smmu_uc {
				iommus = <0x28 0x5c2 0x00>;
				compatible = "qcom,ipa-smmu-uc-cb";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				phandle = <0x3fa>;
				qcom,iommu-dma = "atomic";
			};

			qcom,smp2p_map_ipa_1_in {
				interrupts-extended = <0xcb 0x00 0x00>;
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
			};

			ipa_smmu_ap {
				iommus = <0x28 0x5c0 0x00>;
				dma-coherent;
				qcom,additional-mapping = <0x146bd000 0x146bd000 0x2000>;
				qcom,ipa-q6-smem-size = <0x9000>;
				compatible = "qcom,ipa-smmu-ap-cb";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				phandle = <0x3f8>;
				qcom,iommu-dma = "fastmap";
			};

			qcom,smp2p_map_ipa_1_out {
				qcom,smem-state-names = "ipa-smp2p-out";
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0xca 0x00>;
			};

			ipa_smmu_11ad {
				iommus = <0x28 0x5c3 0x00>;
				dma-coherent;
				qcom,shared-cb;
				compatible = "qcom,ipa-smmu-11ad-cb";
				qcom,iommu-group;
				phandle = <0x3fb>;
			};

			ipa_smmu_wlan {
				iommus = <0x28 0x5c1 0x00>;
				dma-coherent;
				compatible = "qcom,ipa-smmu-wlan-cb";
				phandle = <0x3f9>;
				qcom,iommu-dma = "atomic";
			};
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x00>;
			phandle = <0x23f>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x94>;
		};

		tpdm@6b0d000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-swao-1";
			compatible = "arm,primecell";
			reg = <0x6b0d000 0x1000>;
			phandle = <0x441>;
			qcom,msr-fix-req;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x118>;
						phandle = <0x113>;
					};
				};
			};
		};

		samsung,sec_slub_debug {
			free_track,black_list-names = "kmalloc-128";
			free_track,black_list-skips = <0x02>;
		};

		cti@6b02000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-swao_cti2";
			compatible = "arm,primecell";
			reg = <0x6b02000 0x1000>;
			phandle = <0x4a3>;
		};

		qcom,csiphy1 {
			csi-vdd-1p2-supply = <0x1f>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			csi-vdd-0p9-supply = <0x1e>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			reg-names = "csiphy";
			reg-cam-base = <0x6c000>;
			cell-index = <0x01>;
			interrupts = <0x00 0x1de 0x01>;
			clocks = <0x33 0x0e 0x33 0x1c 0x33 0x12 0x33 0x11>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			gdscr-supply = <0x29e>;
			rgltr-cntrl-support;
			clock-cntl-level = "nominal";
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
			interrupt-names = "csiphy1";
			reg = <0xac6c000 0x2000>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			phandle = <0x52b>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
		};

		qcom,rmnet-ipa {
			qcom,ipa-napi-enable;
			qcom,rmnet-ipa-ssr;
			qcom,ipa-advertise-sg-support;
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-platform-type-msm;
		};

		sec_debug_summary@0 {
			compatible = "samsung,sec-debug-summary";
			status = "okay";
		};

		cti@78f0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-apss_cti1";
			compatible = "arm,primecell";
			reg = <0x78f0000 0x1000>;
			phandle = <0x477>;
		};

		tpdm@6b0a000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-swao-prio-1";
			compatible = "arm,primecell";
			reg = <0x6b0a000 0x1000>;
			phandle = <0x43e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x115>;
						phandle = <0x110>;
					};
				};
			};
		};

		tgu@6b0e000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			reg-names = "tgu-base";
			clocks = <0x2e 0x00>;
			tgu-regs = <0x04>;
			tgu-steps = <0x03>;
			coresight-name = "coresight-tgu-ipcb";
			tgu-conditions = <0x04>;
			compatible = "arm,primecell";
			reg = <0x6b0e000 0x1000>;
			phandle = <0x475>;
			tgu-timer-counters = <0x08>;
		};

		i2c@880000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x226>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x175 0x04>;
			clocks = <0x30 0x72 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x227>;
			status = "disabled";
			reg = <0x880000 0x4000>;
			phandle = <0x4d2>;
			dmas = <0x21d 0x00 0x00 0x03 0x40 0x00 0x21d 0x01 0x00 0x03 0x40 0x00>;
		};

		qcom,pcie0_msi@17a10040 {
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			interrupt-parent = <0x01>;
			msi-controller;
			compatible = "qcom,pci-msi";
			qcom,msi-addr-size-exp = <0x14>;
			reg = <0x17a10040 0x00>;
			phandle = <0x285>;
		};

		tpdm@6e00000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-ddr";
			compatible = "arm,primecell";
			status = "disabled";
			reg = <0x6e00000 0x1000>;
			phandle = <0x16e>;
			qcom,msr-fix-req;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ae>;
						phandle = <0x1a6>;
					};
				};
			};
		};

		tpdm@7861000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-apss";
			compatible = "arm,primecell";
			reg = <0x7861000 0x1000>;
			phandle = <0x462>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18d>;
						phandle = <0x189>;
					};
				};
			};
		};

		i2c@a94000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x20e>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			qcom,shared;
			interrupts = <0x00 0x166 0x04>;
			clocks = <0x30 0x6e 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x20f>;
			status = "okay";
			reg = <0xa94000 0x4000>;
			phandle = <0x4c9>;
			dmas = <0x1f9 0x00 0x05 0x03 0x40 0x00 0x1f9 0x01 0x05 0x03 0x40 0x00>;
			qcom,clk-freq-out = <0xf4240>;

			nq@64 {
				fmint-gpio = <0x93 0x32 0x00>;
				rtc6226,vdd-supply-voltage = <0x2ab980 0x2ab980>;
				rtc6226,vio-supply-voltage = <0x1b7740 0x1b7740>;
				vdd-supply = <0xdd>;
				compatible = "rtc6226";
				reg = <0x64>;
				vio-supply = <0xda>;
			};

			cs40l25a@40 {
				samsung,dig_scale_default = <0x00>;
				pinctrl-names = "default";
				samsung,high_temp_ref = <0x32>;
				samsung,vib_type = "LINEAR_INDEX";
				cirrus,gpio-indv-enable = <0x04>;
				irq-gpio = <0x5d8 0x09 0x01>;
				samsung,folder_type;
				pinctrl-0 = <0x5f7 0x5f8>;
				cirrus,gpio1-mode = <0x01>;
				cirrus,hiber-enable;
				cirrus,boost-ind-nanohenry = <0x3e8>;
				reset-gpios = <0x93 0xbe 0x00>;
				compatible = "cirrus,cs40l25a";
				cirrus,refclk-gpio2;
				samsung,dig_scale_high_temp = <0x1e>;
				cirrus,boost-cap-microfarad = <0x04>;
				reg = <0x40>;
				phandle = <0x743>;
				samsung,tent_dig_scale = <0x64>;
				cirrus,boost-ipk-milliamp = <0xfa0>;
				samsung,intensities = <0x00 0xbb8 0xfa0 0x1770 0x1f40 0x2710>;
				samsung,haptic_intensities = <0x00 0x7d0 0xfa0 0x1770 0x1f40 0x2710>;
				cirrus,amp-gnd-stby;
				cirrus,auto-recovery;
				samsung,steps = <0x06>;
			};

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				status = "disabled";
				reg = <0x42>;
				phandle = <0x27f>;
			};
		};

		apps_iommu_test_device {
			iommus = <0x28 0x7e0 0x00>;
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
		};

		samsung,sec_hdm {
			memory-region = <0x62f>;
		};

		self_display_XA1_dtsi {
			samsung,self_video_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 58 7b 00 c0 11 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0b 8f 18 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_setting_pre_revA = [29 01 00 00 01 00 02 75 01 29 01 00 00 00 00 03 77 00 00 29 01 00 00 22 00 03 81 00 00];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,self_dclock_setting_post_revA = [29 01 00 00 00 00 02 75 01];
			samsung,self_mask_check_tx_pre2_revC = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x2750129 0x1000000 0x107a21 0x1f40233 0x6e806e9 0x910ffff 0xffff2901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_aclock_rotation_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 22 00 08 77 00 01 02 00 02 00 03 29 01 00 00 00 00 03 77 00 03 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_time_update_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 07 81 00 03 05 03 20 00 29 01 00 00 00 00 02 78 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_reset_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7d 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x2750029 0x1000000 0x248000 0x3000f01 0x2c019001 0xf4019001 0x2c02f402 0xf401f400 0xc80164ff 0xffffff00 0x00 0x2901 0x00 0x3f0a5a5>;
			samsung,self_mask_check_tx_pre2_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x2750129 0x1000000 0x107a21 0x1f40233 0x6e806e9 0x90cffff 0xffff2901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,self_mask_setting_pre_revA = [29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 02 75 10];
			samsung,self_icon_setting_pre_revA = [29 01 00 00 00 00 03 83 00 00 29 01 00 00 00 00 02 75 08];
			samsung,self_aclock_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 25 77 00 03 02 00 02 00 03 00 50 13 50 13 50 13 0f 07 85 1f 0f 07 a6 20 01 00 b2 28 00 00 00 00 00 00 00 00 07 07 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 21 00];
			samsung,self_icon_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 83 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 b0 27 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 15 00 02 7a 00 29 01 00 00 00 00 02 75 10 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			label = "self_display_XA1_dtsi";
			samsung,self_aclock_hide_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_video_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 7b 00 c0 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_partial_hlpm_scan_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 13 85 33 1b 0f 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_time_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0b 81 00 03 0a 0a 1e 00 de 03 00 00 29 01 00 00 00 00 02 78 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dispaly_on_revC = <0x29010000 0x3f0 0x5a5a2901 0x00 0x5761310 0x112901 0x00 0x3f0a5a5>;
			samsung,self_move_on_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 4f 7d 00 03 00 00 00 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 44 44 1c cc c3 44 44 1c cc c3 44 44 1c cc c3 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,self_dispaly_off_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x37d0000 0x29010000 0x383 0x2901 0x00 0x3770000 0x29010000 0x380 0x2901 0x00 0x3810000 0x29010000 0x285 0x290100 0x05 0x76131c00 0x290100 0x02 0x75012901 0x00 0x3f0a5a5>;
			samsung,self_dclock_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 80 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_on_revC = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 10 7a 21 00 00 01 f3 06 84 06 e7 09 10 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_setting_post_revA = [29 01 00 00 00 00 02 75 01];
			samsung,self_dispaly_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x576130c 0x112901 0x00 0x3f0a5a5>;
			samsung,self_mask_check_tx_post_revC = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x107a2106 0xe806e906 0xea06eb09 0x10000000 0x290100 0x0a 0xbf0007ff 0x1000 0x2901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			phandle = <0x74e>;
			samsung,self_mask_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 10 7a 21 00 00 01 f3 06 84 06 e7 09 0c 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_on_factory_revC = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 10 7a 21 06 e8 06 e9 06 ea 06 eb 09 10 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_video_mem_setting_revA = [29 01 00 00 00 00 03 7b 00 0c 29 01 00 00 00 00 02 75 10];
			samsung,self_mask_check_tx_post_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x107a2106 0xe806e906 0xea06eb09 0xc000000 0x290100 0x0a 0xbf0007ff 0x1000 0x2901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,self_dclock_hide_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 80 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0f 83 00 11 02 00 02 00 01 00 01 00 00 00 80 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_on_factory_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 10 7a 21 06 e8 06 e9 06 ea 06 eb 09 0c 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_setting_pre_revA = [29 01 00 00 00 00 02 75 02 29 01 00 00 00 00 03 80 00 00 29 01 00 00 22 00 03 81 00 00];
			samsung,self_aclock_setting_post_revA = [29 01 00 00 00 00 02 75 00];
		};

		etm@7240000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2e 0x00>;
			cpu = <0x12>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			compatible = "arm,primecell";
			reg = <0x7240000 0x1000>;
			phandle = <0x46e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bd>;
						phandle = <0x1c6>;
					};
				};
			};
		};

		qcom,qmp-aop@c300000 {
			qcom,early-boot;
			reg-names = "msgram";
			interrupts = <0x00 0x00 0x01>;
			#mbox-cells = <0x01>;
			interrupt-parent = <0x2c>;
			label = "aop";
			mbox-desc-offset = <0x00>;
			priority = <0x00>;
			compatible = "qcom,qmp-mbox";
			reg = <0xc300000 0x400>;
			phandle = <0x02>;
			mboxes = <0x2c 0x00 0x00>;
			mbox-names = "aop_qmp";
		};

		qcedev@1de0000 {
			iommus = <0x28 0x586 0x11 0x28 0x596 0x11>;
			qcom,ce-hw-shared;
			interconnect-names = "data_path";
			qcom,ce-device = <0x00>;
			interconnects = <0x8c 0x25 0x8d 0x200>;
			reg-names = "crypto-base\0crypto-bam-base";
			qcom,bam-ee = <0x00>;
			interrupts = <0x00 0x110 0x04>;
			compatible = "qcom,qcedev";
			qcom,no-clock-support;
			qcom,bam-pipe-pair = <0x03>;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			phandle = <0x40b>;
			qcom,smmu-s1-enable;
			qcom,ce-hw-instance = <0x00>;
			qcom,iommu-dma = "atomic";

			qcom_cedev_s_cb {
				iommus = <0x28 0x593 0x00 0x28 0x59c 0x00 0x28 0x59d 0x00 0x28 0x59e 0x00>;
				qcom,secure-context-bank;
				label = "secure_context";
				compatible = "qcom,qcedev,context-bank";
				qcom,iommu-vmid = <0x09>;
			};

			qcom_cedev_ns_cb {
				iommus = <0x28 0x592 0x00 0x28 0x598 0x00 0x28 0x599 0x00 0x28 0x59f 0x00>;
				label = "ns_context";
				compatible = "qcom,qcedev,context-bank";
			};
		};

		qcom,cpu2-cpu-l3-lat {
			interconnects = <0x9e 0x00 0x9e 0x03>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			phandle = <0xa4>;
		};

		funnel@6e12000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-ddr-ch02";
			compatible = "arm,primecell";
			reg = <0x6e12000 0x1000>;
			phandle = <0x468>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a9>;
						phandle = <0x1ac>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a8>;
						phandle = <0x1a4>;
					};
				};
			};
		};

		aop-sysfs-msg-client {
			compatible = "qcom,sysfs-qmp-client";
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
		};

		csr@6001000 {
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			qcom,hwctrl-set-support;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			phandle = <0x103>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x510>;
		};

		cti@6c0a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-dlmm_cti1";
			compatible = "arm,primecell";
			reg = <0x6c0a000 0x1000>;
			phandle = <0x482>;
		};

		qcom,qup_uart@890000 {
			pinctrl-names = "default\0active\0sleep\0shutdown";
			pinctrl-2 = <0x218 0x219 0x21a>;
			pinctrl-0 = <0x215 0x216 0x217>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			clocks = <0x30 0x7a 0x30 0x82 0x30 0x83>;
			qcom,wrapper-core = <0x212>;
			interrupts-extended = <0x01 0x00 0x24a 0x04 0x93 0x47 0x04>;
			pinctrl-3 = <0x215 0x216 0x217>;
			compatible = "qcom,msm-geni-serial-hs";
			pinctrl-1 = <0x218 0x219 0x21a>;
			status = "ok";
			reg = <0x890000 0x4000>;
			phandle = <0x4cc>;
			samsung,uart-logging;
			qcom,wakeup-byte = <0xfd>;
		};

		i3c-master@884000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x03>;
			pinctrl-0 = <0x213>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			qcom,ibi-ctrl-id = <0x0f>;
			clocks = <0x30 0x74 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			interrupts-extended = <0x01 0x00 0x247 0x04 0x29 0x25 0x04 0x29 0x24 0x04>;
			compatible = "qcom,geni-i3c";
			pinctrl-1 = <0x214>;
			status = "disabled";
			reg = <0x884000 0x4000 0xecc0000 0x10000>;
			phandle = <0x4cb>;
		};

		jtagmm@7340000 {
			clock-names = "core_clk";
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x13>;
			reg = <0x7340000 0x1000>;
			phandle = <0x3ae>;
		};

		qcom,sde_rscc@af20000 {
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-data-bus1\0qcom,sde-ebi-bus";
			qcom,sde-rsc-version = <0x04>;
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			interconnects = <0xc7 0x3eb 0x91 0x5e9 0xc7 0x3ec 0x91 0x5e9 0x8d 0x3e8 0x8d 0x5e8>;
			reg-names = "drv\0wrapper";
			cell-index = <0x00>;
			qcom,msm-bus,active-only;
			qcom,sde-dram-channels = <0x02>;
			clocks = <0x32 0x33 0x32 0x2b 0x32 0x32>;
			vdd-supply = <0x3a>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			phandle = <0x527>;
		};

		cti@6e0c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			compatible = "arm,primecell";
			reg = <0x6e0c000 0x1000>;
			phandle = <0x47c>;
		};

		qcom,cpu4-cpu-ddr-latfloor {
			interconnects = <0x8d 0x03 0x8d 0x200>;
			governor = "compute";
			compatible = "qcom,devfreq-icc-ddr";
			phandle = <0xb0>;
			qcom,active-only;
			operating-points-v2 = <0x9c>;
		};

		qcom,videocc@abf0000 {
			#reset-cells = <0x01>;
			clock-names = "iface";
			clocks = <0x30 0xcb>;
			vdd_mm-supply = <0x22>;
			#clock-cells = <0x01>;
			vdd_mx-supply = <0x1a>;
			compatible = "qcom,lahaina-videocc\0syscon";
			reg-name = "cc_base";
			reg = <0xabf0000 0x10000>;
			phandle = <0x31>;
		};

		cti@601f000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti15";
			compatible = "arm,primecell";
			reg = <0x601f000 0x1000>;
			phandle = <0x494>;
		};

		tpdm@6c39000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-rdpm-mx";
			compatible = "arm,primecell";
			reg = <0x6c39000 0x1000>;
			phandle = <0x174>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b4>;
						phandle = <0x1b2>;
					};
				};
			};
		};

		cti@6845000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-lpass_dl_cti";
			compatible = "arm,primecell";
			reg = <0x6845000 0x1000>;
			phandle = <0x49e>;
		};

		qcom,msm-pcm-dsp-noirq {
			qcom,latency-level = "ultra";
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x23e>;
			qcom,msm-pcm-low-latency;
		};

		qcom,cam-sync {
			compatible = "qcom,cam-sync";
			status = "ok";
		};

		qcom,cci0 {
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x29f 0x2a0>;
			clock-names = "cci_0_clk_src\0cci_0_clk";
			reg-names = "cci";
			reg-cam-base = <0x4f000>;
			cell-index = <0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			interrupts = <0x00 0x1cc 0x01>;
			clocks = <0x33 0x09 0x33 0x08>;
			gdscr-supply = <0x29e>;
			gpio-req-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";
			clock-cntl-level = "lowsvs";
			compatible = "qcom,cci\0simple-bus";
			src-clock-name = "cci_0_clk_src";
			pinctrl-1 = <0x2a1 0x2a2>;
			status = "ok";
			interrupt-names = "cci";
			reg = <0xac4f000 0x1000>;
			regulator-names = "gdscr";
			phandle = <0x530>;
			clock-rates = <0x23c3460 0x00>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpios = <0x93 0x6b 0x00 0x93 0x6c 0x00 0x93 0x6d 0x00 0x93 0x6e 0x00>;

			qcom,i2c_custom_mode {
				hw-tsu-sto = <0x28>;
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				status = "ok";
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0x28>;
				hw-scl-stretch-en = <0x01>;
				phandle = <0x533>;
				hw-tbuf = <0x3e>;
				hw-thd-sta = <0x23>;
			};

			qcom,eeprom1 {
				rgltr-max-voltage = <0x1b7740>;
				cell-index = <0x01>;
				rgltr-load-current = <0x30d40>;
				cam_vio-supply = <0x648>;
				rgltr-cntrl-support;
				cci-master = <0x01>;
				compatible = "qcom,eeprom";
				rgltr-min-voltage = <0x1b7740>;
				status = "ok";
				reg = <0x03>;
				regulator-names = "cam_vio";
				phandle = <0x652>;
				slave-addr = <0xa0>;
			};

			qcom,i2c_standard_mode {
				hw-tsu-sto = <0xcc>;
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				status = "ok";
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0xe7>;
				hw-scl-stretch-en = <0x00>;
				phandle = <0x531>;
				hw-tbuf = <0xe3>;
				hw-thd-sta = <0xa2>;
			};

			qcom,cam-sensor0 {
				cam_v_custom1-supply = <0x650>;
				cam,isp = <0x00>;
				cam,upgrade = <0x02>;
				cam,fw_write = <0x03>;
				rgltr-max-voltage = <0x10c8e0 0x1b7740 0x2b1b28 0x00 0x10c8e0 0x13d620>;
				pinctrl-names = "cam_default\0cam_suspend";
				cam_v_custom2-supply = <0x651>;
				eeprom-src = <0x64a>;
				cam,read_version = <0x01>;
				pinctrl-0 = <0x398>;
				clock-names = "cam_clk";
				cell-index = <0x00>;
				gpio-req-tbl-num = <0x00 0x01>;
				sensor-position-yaw = <0xb4>;
				clocks = <0x33 0x4e>;
				cam,cal_memory = <0x02>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00 0x30d40 0x30d40>;
				cam,ois = <0x01>;
				actuator-src = <0x649>;
				cam_vio-supply = <0x64e>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x64f>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0";
				gpio-reset = <0x01>;
				csiphy-sd-index = <0x00>;
				clock-cntl-level = "turbo";
				cam_vdig-supply = <0x64d>;
				cci-master = <0x00>;
				compatible = "qcom,cam-sensor";
				rgltr-min-voltage = <0x10c8e0 0x1b7740 0x2b1b28 0x00 0x10c8e0 0x13d620>;
				led-flash-src = <0x64c>;
				use-shared-clk;
				cam,fw_dump = <0x01>;
				sensor-position-roll = <0x5a>;
				pinctrl-1 = <0x399>;
				status = "ok";
				cam,dual_open = <0x00>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk\0cam_v_custom1\0cam_v_custom2";
				phandle = <0x768>;
				sensor-position-pitch = <0x00>;
				cam,core_voltage = <0x01>;
				ois-src = <0x64b>;
				cam_clk-supply = <0x29e>;
				cam,valid = <0x01>;
				clock-rates = <0x124f800>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpios = <0x93 0x64 0x00 0x93 0x88 0x00>;
				cam,companion_chip = <0x00>;
			};

			qcom,cam-sensor12 {
				cam_v_custom1-supply = <0x651>;
				cam,isp = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620>;
				pinctrl-names = "cam_default\0cam_suspend";
				eeprom-src = <0x652>;
				cam,read_version = <0x00>;
				pinctrl-0 = <0x390 0x39e>;
				clock-names = "cam_clk";
				cell-index = <0x0c>;
				gpio-req-tbl-num = <0x00 0x01>;
				sensor-position-yaw = <0x00>;
				clocks = <0x33 0x52>;
				cam,cal_memory = <0x02>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x00 0x30d40>;
				cam,ois = <0x00>;
				cam_vio-supply = <0x648>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x654>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0VT10M1_RST_N";
				gpio-reset = <0x01>;
				csiphy-sd-index = <0x05>;
				clock-cntl-level = "turbo";
				cam_vdig-supply = <0x653>;
				cci-master = <0x01>;
				compatible = "qcom,cam-sensor";
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620>;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x10e>;
				pinctrl-1 = <0x391 0x39f>;
				status = "ok";
				cam,dual_open = <0x00>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk\0cam_v_custom1";
				phandle = <0x76a>;
				sensor-position-pitch = <0x00>;
				cam,core_voltage = <0x00>;
				cam_clk-supply = <0x29e>;
				cam,valid = <0x01>;
				clock-rates = <0x124f800>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpios = <0x93 0x66 0x00 0x93 0xca 0x00>;
				cam,companion_chip = <0x00>;
			};

			qcom,i2c_fast_plus_mode {
				hw-tsu-sto = <0x11>;
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x03>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				status = "ok";
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-scl-stretch-en = <0x00>;
				phandle = <0x534>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0x0f>;
			};

			qcom,cam-sensor1 {
				cam_v_custom1-supply = <0x651>;
				cam,isp = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620>;
				pinctrl-names = "cam_default\0cam_suspend";
				eeprom-src = <0x652>;
				cam,read_version = <0x00>;
				pinctrl-0 = <0x390 0x39e>;
				clock-names = "cam_clk";
				cell-index = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				sensor-position-yaw = <0x00>;
				clocks = <0x33 0x52>;
				cam,cal_memory = <0x02>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x00 0x30d40>;
				cam,ois = <0x00>;
				cam_vio-supply = <0x648>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x654>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0VT10M1_RST_N";
				gpio-reset = <0x01>;
				csiphy-sd-index = <0x05>;
				clock-cntl-level = "turbo";
				cam_vdig-supply = <0x653>;
				cci-master = <0x01>;
				compatible = "qcom,cam-sensor";
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620>;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x10e>;
				pinctrl-1 = <0x391 0x39f>;
				status = "ok";
				cam,dual_open = <0x00>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk\0cam_v_custom1";
				phandle = <0x769>;
				sensor-position-pitch = <0x00>;
				cam,core_voltage = <0x00>;
				cam_clk-supply = <0x29e>;
				cam,valid = <0x00>;
				clock-rates = <0x124f800>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpios = <0x93 0x66 0x00 0x93 0xca 0x00>;
				cam,companion_chip = <0x00>;
			};

			qcom,i2c_fast_mode {
				hw-tsu-sto = <0x28>;
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				status = "ok";
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0x28>;
				hw-scl-stretch-en = <0x00>;
				phandle = <0x532>;
				hw-tbuf = <0x3e>;
				hw-thd-sta = <0x23>;
			};
		};

		qcom,dp_display@ae90000 {
			secdp,swing-hbr2-hbr3-0 = <0x91119ff>;
			aux-pullup-supply = <0x1d>;
			secdp,vm-pre-emphasis-0 = <0xd15ff>;
			qcom,aux-cfg1-settings = [24 13];
			pinctrl-names = "mdss_dp_active\0mdss_dp_sleep";
			secdp,pre-emp-hbr2-hbr3-0 = <0xe17ff>;
			qcom,dsc-continuous-pps;
			secdp,vm-voltage-swing-2 = <0x181fffff>;
			qcom,usbplug-cc-gpio = <0x93 0x51 0x00>;
			qcom,pll-revision = "5nm-v1";
			secdp,pre-emp-hbr-rbr-2 = <0xeffff>;
			qcom,aux-cfg6-settings = [38 0a];
			secdp,dex-dft-res = "3440x1440";
			secdp,vm-voltage-swing-0 = <0x70f14ff>;
			pinctrl-0 = <0x642 0x643>;
			qcom,ext-disp = <0x29a>;
			clock-names = "core_aux_clk\0core_usb_ref_clk_src\0core_usb_pipe_clk\0link_clk\0link_iface_clk\0pixel_clk_rcg\0pixel_parent\0pixel1_clk_rcg\0strm0_pixel_clk\0strm1_pixel_clk";
			reg-names = "dp_ahb\0dp_aux\0dp_link\0dp_p0\0dp_phy\0dp_ln_tx0\0dp_ln_tx1\0dp_mmss_cc\0dp_pll\0usb3_dp_com\0hdcp_physical\0dp_p1\0gdsc";
			secdp,pre-emp-hbr-rbr-0 = <0xe17ff>;
			qcom,mst-enable;
			qcom,aux-cfg2-settings = [28 a4];
			secdp,swing-hbr-rbr-2 = <0x1c1fffff>;
			cell-index = <0x00>;
			qcom,dp-aux-switch = <0x27f>;
			interrupts = <0x0c 0x00>;
			clocks = <0x32 0x0c 0x37 0x00 0x30 0xc3 0x32 0x12 0x32 0x15 0x32 0x1b 0x29c 0x05 0x32 0x17 0x32 0x1a 0x32 0x16>;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,aux-cfg7-settings = [3c 03];
			secdp,swing-hbr2-hbr3-3 = <0xffffffff>;
			qcom,dsc-feature-enable;
			secdp,swing-hbr-rbr-0 = <0x91119ff>;
			secdp,vm-pre-emphasis-3 = <0xffffffff>;
			secdp,pre-emp-hbr2-hbr3-3 = <0xffffffff>;
			#clock-cells = <0x01>;
			interrupt-parent = <0x298>;
			vdd_mx-supply = <0x1a>;
			secdp,swing-hbr2-hbr3-1 = <0x121a1fff>;
			secdp,vm-pre-emphasis-1 = <0xd15ff>;
			qcom,aux-cfg3-settings = ",";
			secdp,pre-emp-hbr2-hbr3-1 = <0xd16ff>;
			vdda-1p2-supply = <0x1f>;
			secdp,vm-voltage-swing-3 = <0xffffffff>;
			qcom,aux-cfg8-settings = [40 b7];
			secdp,pre-emp-hbr-rbr-3 = <0xffffffff>;
			qcom,fec-feature-enable;
			compatible = "qcom,dp-display";
			secdp,vm-voltage-swing-1 = <0x111d1fff>;
			pinctrl-1 = <0x644 0x645>;
			vdda-0p9-supply = <0xf3>;
			secdp,pre-emp-hbr-rbr-1 = <0xd16ff>;
			usb-controller = <0x29b>;
			secdp,prefer-res;
			qcom,aux-cfg4-settings = [30 0a];
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae91000 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1a0 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xae91400 0x94 0xaf03000 0x08>;
			secdp,swing-hbr-rbr-3 = <0xffffffff>;
			usb-phy = <0xf2>;
			qcom,phy-version = <0x420>;
			phandle = <0x29c>;
			qcom,aux-en-gpio = <0x93 0x10 0x00>;
			qcom,aux-cfg9-settings = [44 03];
			qcom,aux-cfg0-settings = " ";
			secdp,swing-hbr-rbr-1 = <0x121a1fff>;
			qcom,aux-sel-gpio = <0x93 0x0f 0x00>;
			secdp,swing-hbr2-hbr3-2 = <0x1c1fffff>;
			qcom,aux-cfg5-settings = [34 26];
			secdp,vm-pre-emphasis-2 = <0xcffff>;
			qcom,widebus-enable;
			secdp,pre-emp-hbr2-hbr3-2 = <0xeffff>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x54c4>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-max-voltage = <0x124f80>;
					reg = <0x00>;
					qcom,supply-min-voltage = <0x124f80>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-max-voltage = <0xdea80>;
					reg = <0x00>;
					qcom,supply-min-voltage = <0xdea80>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-max-voltage = <0x00>;
					reg = <0x00>;
					qcom,supply-min-voltage = <0x00>;
				};
			};
		};

		qcom,spmi-debug@6b12000 {
			#address-cells = <0x02>;
			clock-names = "core_clk";
			reg-names = "core\0fuse";
			clocks = <0x2e 0x00>;
			#size-cells = <0x00>;
			qcom,fuse-disable-bit = <0x18>;
			compatible = "qcom,spmi-pmic-arb-debug";
			status = "disabled";
			reg = <0x6b12000 0x60 0x7820a8 0x04>;
			phandle = <0x3da>;

			qcom,pm8350-debug@1 {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
			};

			qcom,pmr735a-debug@4 {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
			};

			qcom,pmr735b-debug@5 {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
			};

			qcom,pmk8350-debug@0 {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
			};

			qcom,pm8350c-debug@2 {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
			};
		};

		qcom,camera-flash2 {
			cell-index = <0x02>;
			compatible = "qcom,camera-flash";
			status = "ok";
			phandle = <0x659>;
		};

		sound {
			mixer-paths = "mixer_paths.xml";
		};

		qcom,ife-cdm0 {
			camss-supply = <0x29e>;
			clock-names = "ife_0_ahb\0ife_0_areg\0ife_clk\0ife_axi_clk\0cam_cc_cpas_ahb_clk";
			reg-names = "ife-cdm0";
			reg-cam-base = "\0\vB";
			cdm-client-names = "ife0";
			ife0-supply = <0x2b9>;
			cell-index = <0x00>;
			interrupts = <0x00 0x1c8 0x01>;
			clocks = <0x33 0x26 0x33 0x27 0x33 0x29 0x33 0x28 0x33 0x0d>;
			label = "ife-cdm";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			compatible = "qcom,cam-ife-cdm1_2";
			status = "ok";
			interrupt-names = "ife-cdm0";
			reg = <0xacb4200 0x1000>;
			regulator-names = "camss\0ife0";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		};

		qcom,msm-dai-tdm-hsif0-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9071>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x916f>;
			phandle = <0x505>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-hsif0-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9071>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x506>;
			};
		};

		tmc@6048000 {
			iommus = <0x28 0x480 0x00 0x28 0x520 0x00>;
			arm,buffer-size = <0xc000000>;
			arm,primecell-periphid = <0xbb961>;
			coresight-ctis = <0x102 0xff>;
			cti-flush-trig-num = <0x03>;
			#address-cells = <0x01>;
			dma-coherent;
			arm,scatter-gather;
			clock-names = "apb_pclk";
			reg-names = "tmc-base\0bam-base";
			qcom,sw-usb;
			cti-reset-trig-num = <0x00>;
			interrupts = <0x00 0x10e 0x01>;
			clocks = <0x2e 0x00>;
			#size-cells = <0x01>;
			coresight-name = "coresight-tmc-etr";
			compatible = "arm,primecell";
			ranges;
			interrupt-names = "byte-cntr-irq";
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			phandle = <0x438>;
			coresight-csr = <0x103>;
			qcom,iommu-dma = "bypass";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x104>;
						phandle = <0xf8>;
					};
				};
			};
		};

		funnel@6c3a000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-dl-west";
			compatible = "arm,primecell";
			reg = <0x6c3a000 0x1000>;
			phandle = <0x46a>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b1>;
						phandle = <0x1b3>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1b2>;
						phandle = <0x1b4>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b0>;
						phandle = <0x17d>;
					};
				};
			};
		};

		funnel@6832000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-video";
			compatible = "arm,primecell";
			reg = <0x6832000 0x1000>;
			phandle = <0x464>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x193>;
						phandle = <0x194>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x192>;
						phandle = <0x18f>;
					};
				};
			};
		};

		spi@984000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1d8>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x25a 0x04>;
			clocks = <0x30 0x54 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x1d9>;
			status = "disabled";
			reg = <0x984000 0x4000>;
			phandle = <0x4af>;
			dmas = <0x1d7 0x00 0x01 0x01 0x40 0x00 0x1d7 0x01 0x01 0x01 0x40 0x00>;
		};

		regulator-l7i {
			regulator-max-microvolt = <0x2dc6c0>;
			regulator-min-microvolt = <0x292340>;
			regulator-name = "pm8008i_l7";
			compatible = "qcom,stub-regulator";
			phandle = <0x41b>;
		};

		cti@601c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti12";
			compatible = "arm,primecell";
			reg = <0x601c000 0x1000>;
			phandle = <0x491>;
		};

		qcom,cpu7-cpu-l3-lat {
			interconnects = <0x9e 0x00 0x9e 0x08>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			phandle = <0xac>;
		};

		wsa_spkr_en1_pinctrl {
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x37d>;
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-1 = <0x37c>;
			status = "disabled";
			phandle = <0x592>;
		};

		qcom,smp2p-nsp {
			qcom,local-pid = <0x00>;
			interrupts = <0x06 0x02 0x01>;
			interrupt-parent = <0x2c>;
			qcom,remote-pid = <0x05>;
			compatible = "qcom,smp2p";
			mboxes = <0x2c 0x06 0x02>;
			qcom,smem = <0x5e 0x1b0>;

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2c0>;
			};

			qcom,smp2p-qvrexternal5-out {
				qcom,entry-name = "qvrexternal";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x293>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				#interrupt-cells = <0x02>;
				phandle = <0xc4>;
				interrupt-controller;
			};

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xc5>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				#interrupt-cells = <0x02>;
				phandle = <0x2c1>;
				interrupt-controller;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			phandle = <0x4fc>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x265>;
			};
		};

		qcom,gdsc@17d050 {
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			compatible = "qcom,gdsc";
			reg = <0x17d050 0x04>;
			phandle = <0xeb>;
		};

		qcom,cpu7-cpu-l3-latfloor {
			interconnects = <0x9e 0x00 0x9e 0x09>;
			reg-names = "ftbl-base";
			governor = "compute";
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			phandle = <0xad>;
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x50f>;
		};

		sma_amps {
			compatible = "sma-amp";
		};

		regulator-l6i {
			regulator-max-microvolt = <0x2c4fc0>;
			regulator-min-microvolt = <0x292340>;
			regulator-name = "pm8008i_l6";
			compatible = "qcom,stub-regulator";
			phandle = <0x41a>;
		};

		gw3x {
			pinctrl-4 = <0x611>;
			pinctrl-names = "default\0pins_poweron\0pins_poweroff\0pins_poweron_tz\0pins_poweroff_tz";
			pinctrl-2 = <0x611>;
			pinctrl-0 = <0x610 0x611>;
			gpio-controller;
			goodix,spiclk_speed = <0x7a1200>;
			goodix,orient = <0x00>;
			goodix,gpio_irq = <0x93 0x26 0x00>;
			spi-max-frequency = <0x927c00>;
			pinctrl-3 = <0x612>;
			VDD_BTP_3P3-supply = <0x613>;
			compatible = "goodix,fingerprint";
			pinctrl-1 = <0x612>;
			goodix,min_cpufreq_limit = <0x24ea00>;
			reg = <0x00>;
			#gpio-cells = <0x02>;
			goodix,gpio_reset = <0x93 0x27 0x00>;
			goodix,btp-regulator = "VDD_BTP_3P3";
			goodix,chip_id = "GW36T1";
		};

		qcom,qupv3_0_geni_se@9c0000 {
			iommus = <0x28 0x5a3 0x00>;
			qcom,msm-bus,vectors-bus-ids = <0x22 0x246 0x08 0x200>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			compatible = "qcom,qupv3-geni-se";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			reg = <0x9c0000 0x2000>;
			phandle = <0x1cf>;
			qcom,iommu-dma = "fastmap";
		};

		qcom,csid-lite1 {
			camss-supply = <0x29e>;
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_lite_ahb\0ife_clk";
			reg-names = "csid-lite";
			reg-cam-base = <0xdb400>;
			cell-index = <0x04>;
			interrupts = <0x00 0x167 0x01>;
			clocks = <0x33 0x46 0x33 0x45 0x33 0x0e 0x33 0x44 0x33 0x43 0x33 0x40 0x33 0x42>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			compatible = "qcom,csid-lite580";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			interrupt-names = "csid-lite";
			reg = <0xacdb400 0x1000>;
			regulator-names = "camss";
			phandle = <0x566>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
		};

		mx_rdpm_pe@0x00637000 {
			interrupts = <0x00 0xed 0x04>;
			#thermal-sensor-cells = <0x00>;
			compatible = "qcom,policy-engine";
			reg = <0x637000 0x1000>;
			phandle = <0x80>;
		};

		qcom,dsi-display@4 {
			label = "ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA";
			phandle = <0x5c1>;
		};

		qcom,sbi@acea000 {
			camss-supply = <0x29e>;
			sbi-supply = <0x2bc>;
			clock-control-debugfs = "true";
			clock-names = "sbi_clk_src\0sbi_clk\0sbi_ife_0_clk\0slow_ahb_clk_src\0sbi_ahb_clk\0sbi_axi_clk";
			clocks-option = <0x33 0x72>;
			reg-names = "sbi\0cam_camnoc";
			clock-rates-option = <0x00>;
			reg-cam-base = <0xea000 0x1200>;
			cell-index = <0x00>;
			interrupts = <0x00 0x1c7 0x01>;
			clocks = <0x33 0x2a 0x33 0x6a 0x33 0x71 0x33 0x76 0x33 0x68 0x33 0x69>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			compatible = "qcom,cam-sbi";
			src-clock-name = "sbi_clk_src";
			status = "ok";
			clock-names-option = "sbi_ife_1_clk";
			interrupt-names = "sbi0";
			reg = <0xacea000 0x1200 0xac42000 0x8000>;
			regulator-names = "camss\0sbi";
			phandle = <0x55e>;
			clock-rates = <0x14257880 0x00 0x00 0x2faf0800 0x00 0x00 0x1c4fecc0 0x00 0x00 0x2faf0800 0x00 0x00 0x23c34600 0x00 0x00 0x2faf0800 0x00 0x00 0x2aea5400 0x00 0x00 0x2faf0800 0x00 0x00 0x2aea5400 0x00 0x00 0x2faf0800 0x00 0x00>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
		};

		qcom,bps {
			clock-control-debugfs = "true";
			clock-names = "bps_ahb_clk\0bps_areg_clk\0bps_axi_clk\0bps_clk_src\0bps_clk";
			reg-names = "bps_top";
			reg-cam-base = <0x7a000>;
			cell-index = <0x00>;
			bps-vdd-supply = <0x2bd>;
			clocks = <0x33 0x00 0x33 0x01 0x33 0x02 0x33 0x04 0x33 0x03>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			compatible = "qcom,cam-bps";
			src-clock-name = "bps_clk_src";
			status = "ok";
			reg = <0xac7a000 0x8000>;
			regulator-names = "bps-vdd";
			phandle = <0x56c>;
			clock-rates = <0x00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
		};

		qcom,ife2 {
			camss-supply = <0x29e>;
			clock-control-debugfs = "true";
			clock-names = "ife_2_ahb\0ife_2_areg\0ife_clk_src\0ife_clk\0ife_axi_clk";
			reg-names = "ife\0cam_camnoc";
			reg-cam-base = <0xef000 0x42000>;
			cell-index = <0x02>;
			interrupts = <0x00 0x281 0x01>;
			clocks = <0x33 0x38 0x33 0x39 0x33 0x3c 0x33 0x3b 0x33 0x3a>;
			ife2-supply = <0x2bb>;
			ubwc-static-cfg = <0x1026 0x1036>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			cam_hw_pid = <0x17 0x06 0x14 0x0a>;
			compatible = "qcom,vfe580";
			src-clock-name = "ife_clk_src";
			status = "ok";
			interrupt-names = "ife";
			reg = <0xacef000 0xd000 0xac42000 0x8000>;
			regulator-names = "camss\0ife2";
			phandle = <0x563>;
			clock-rates = <0x00 0x00 0x14257880 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00>;
		};

		i2c@990000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1ea>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x25d 0x04>;
			clocks = <0x30 0x5a 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,i2c-touch-active = "st,fts";
			qcom,wrapper-core = <0x1cf>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x1eb>;
			status = "disabled";
			reg = <0x990000 0x4000>;
			phandle = <0x4b8>;
			dmas = <0x1d7 0x00 0x04 0x03 0x40 0x02 0x1d7 0x01 0x04 0x03 0x40 0x02>;

			st_fts@49 {
				st,touch-environment = "pvm";
				pinctrl-names = "pmx_ts_active\0pmx_ts_suspend";
				avdd-supply = <0x2db>;
				st,irq-gpio = <0x93 0x17 0x2008>;
				st,y-flip = <0x01>;
				pinctrl-0 = <0x32c>;
				st,x-flip = <0x01>;
				interrupts = <0x17 0x2008>;
				st,trusted-touch-io-bases = <0xf114000 0xf115000 0xf116000 0xf117000 0x990000 0x910000>;
				st,trusted-touch-mode = "vm_mode";
				interrupt-parent = <0x93>;
				st,regulator_dvdd = "vdd";
				st,regulator_avdd = "avdd";
				vdd-supply = <0x2df>;
				compatible = "st,fts";
				st,trusted-touch-spi-irq = <0x236>;
				st,reset-gpio = <0x93 0x16 0x00>;
				pinctrl-1 = <0x32e 0x32d>;
				reg = <0x49>;
				panel = <0x5d9 0x5da 0x5db>;
				st,trusted-touch-io-sizes = <0x1000 0x1000 0x1000 0x1000 0x1000 0x4000>;
			};

			focaltech@38 {
				focaltech,reset-gpio = <0x93 0x16 0x00>;
				pinctrl-names = "pmx_ts_active\0pmx_ts_suspend\0pmx_ts_release";
				focaltech,trusted-touch-spi-irq = <0x236>;
				pinctrl-2 = <0x32f>;
				pinctrl-0 = <0x32c>;
				focaltech,trusted-touch-io-bases = <0xf114000 0xf115000 0xf116000 0xf117000 0x990000 0x910000>;
				focaltech,max-touch-number = <0x05>;
				interrupts = <0x17 0x2008>;
				interrupt-parent = <0x93>;
				vdd-supply = <0x2db>;
				focaltech,trusted-touch-mode = "vm_mode";
				compatible = "focaltech,fts_ts";
				focaltech,touch-environment = "pvm";
				focaltech,display-coords = <0x00 0x00 0x438 0x924>;
				pinctrl-1 = <0x32e 0x32d>;
				focaltech,irq-gpio = <0x93 0x17 0x2008>;
				reg = <0x38>;
				vcc_i2c-supply = <0x2df>;
				focaltech,trusted-touch-io-sizes = <0x1000 0x1000 0x1000 0x1000 0x1000 0x4000>;
				panel = <0x5dc 0x5dd 0x5de 0x5df>;
			};
		};

		qcom,msm-dai-tdm-hsif0-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9070>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9170>;
			phandle = <0x503>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-hsif0-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9070>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x504>;
			};
		};

		qcom-mem-buf {
			qcom,mem-buf-capabilities = "supplier";
			compatible = "qcom,mem-buf";
		};

		cti@6e11000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";
			compatible = "arm,primecell";
			reg = <0x6e11000 0x1000>;
			phandle = <0x47f>;
		};

		kgsl_iommu_test_device {
			iommus = <0xef 0x07 0x00>;
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
		};

		regulator-l5i {
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x19e100>;
			regulator-name = "pm8008i_l5";
			compatible = "qcom,stub-regulator";
			phandle = <0x419>;
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,cpu-cpu-llcc-bw {
			interconnects = <0x91 0x02 0x91 0x23e>;
			governor = "bw_hwmon";
			compatible = "qcom,devfreq-icc";
			phandle = <0x9b>;
			qcom,active-only;
			operating-points-v2 = <0x9a>;
		};

		qcom,cpufreq-hw {
			qcom,lut-row-size = <0x04>;
			clock-names = "xo\0alternate";
			reg-names = "freq-domain0\0freq-domain1\0freq-domain2";
			qcom,skip-enable-check;
			#freq-domain-cells = <0x02>;
			interrupts = <0x00 0x1e 0x04 0x00 0x1f 0x04 0x00 0x13 0x04>;
			clocks = <0x37 0x00 0x30 0x27>;
			compatible = "qcom,cpufreq-hw-epss";
			interrupt-names = "dcvsh0_int\0dcvsh1_int\0dcvsh2_int";
			reg = <0x18591000 0x1000 0x18592000 0x1000 0x18593000 0x1000>;
			phandle = <0x04>;

			qcom,cpu-voltage-cdev {
				compatible = "qcom,cc-cooling-devices";

				qcom,apc1-cluster {
					qcom,cpus = <0x14 0x17>;
					phandle = <0x7d>;
					#cooling-cells = <0x02>;
				};
			};

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu3-isolate {
					qcom,cpu = <0x13>;
					phandle = <0x57>;
					#cooling-cells = <0x02>;
				};

				cpu5-isolate {
					qcom,cpu = <0x15>;
					phandle = <0x61>;
					#cooling-cells = <0x02>;
				};

				cpu7-isolate {
					qcom,cpu = <0x17>;
					phandle = <0x6d>;
					#cooling-cells = <0x02>;
				};

				cpu0-isolate {
					qcom,cpu = <0x10>;
					phandle = <0x4b>;
					#cooling-cells = <0x02>;
				};

				cpu2-isolate {
					qcom,cpu = <0x12>;
					phandle = <0x53>;
					#cooling-cells = <0x02>;
				};

				cpu4-isolate {
					qcom,cpu = <0x14>;
					phandle = <0x5b>;
					#cooling-cells = <0x02>;
				};

				cpu6-isolate {
					qcom,cpu = <0x16>;
					phandle = <0x67>;
					#cooling-cells = <0x02>;
				};

				cpu1-isolate {
					qcom,cpu = <0x11>;
					phandle = <0x4f>;
					#cooling-cells = <0x02>;
				};
			};

			qcom,cpu-hotplug {
				compatible = "qcom,cpu-hotplug";

				cpu4-hotplug {
					qcom,cpu = <0x14>;
					phandle = <0x5d>;
					#cooling-cells = <0x02>;
				};

				cpu6-hotplug {
					qcom,cpu = <0x16>;
					phandle = <0x69>;
					#cooling-cells = <0x02>;
				};

				cpu1-hotplug {
					qcom,cpu = <0x11>;
					phandle = <0x51>;
					#cooling-cells = <0x02>;
				};

				cpu3-hotplug {
					qcom,cpu = <0x13>;
					phandle = <0x59>;
					#cooling-cells = <0x02>;
				};

				cpu5-hotplug {
					qcom,cpu = <0x15>;
					phandle = <0x63>;
					#cooling-cells = <0x02>;
				};

				cpu7-hotplug {
					qcom,cpu = <0x17>;
					phandle = <0x6f>;
					#cooling-cells = <0x02>;
				};

				cpu0-hotplug {
					qcom,cpu = <0x10>;
					phandle = <0x4d>;
					#cooling-cells = <0x02>;
				};

				cpu2-hotplug {
					qcom,cpu = <0x12>;
					phandle = <0x55>;
					#cooling-cells = <0x02>;
				};
			};

			qcom,limits-dcvs {
				isens_vref_0p8-supply = <0x38>;
				isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
				isens_vref_1p8-supply = <0x39>;
				isens-vref-1p8-settings = <0x1b7740 0x1b7740 0x4e20>;
				compatible = "qcom,msm-hw-limits";
			};
		};

		i2c@a80000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x204>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x161 0x04>;
			clocks = <0x30 0x64 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x205>;
			status = "okay";
			reg = <0xa80000 0x4000>;
			phandle = <0x4c4>;
			dmas = <0x1f9 0x00 0x00 0x03 0x40 0x00 0x1f9 0x01 0x00 0x03 0x40 0x00>;
			qcom,clk-freq-out = <0x61a80>;

			k250a@23 {
				1p8_pvdd-supply = <0x2db>;
				compatible = "sec_k250a";
				reg = <0x23>;
			};
		};

		qcom,gdsc@abf0d98 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			clocks = <0x30 0xcb>;
			regulator-name = "video_cc_mvs1_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			reg = <0xabf0d98 0x04>;
			phandle = <0x282>;
		};

		tpdm@6c28000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-dlct";
			compatible = "arm,primecell";
			reg = <0x6c28000 0x1000>;
			phandle = <0x176>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x180>;
						phandle = <0x17e>;
					};
				};
			};
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom-secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		i2c@988000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1e8>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x25b 0x04>;
			clocks = <0x30 0x56 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x1e9>;
			status = "ok";
			reg = <0x988000 0x4000>;
			phandle = <0x4b7>;
			dmas = <0x1d7 0x00 0x02 0x03 0x40 0x00 0x1d7 0x01 0x02 0x03 0x40 0x00>;
			qcom,clk-freq-out = <0xf4240>;

			qcom,ois@51 {
				cam_v_custom1-supply = <0x656>;
				rgltr-max-voltage = <0x2ab980 0x2ab980 0x1b7740 0x2ab980>;
				pinctrl-names = "cam_default\0cam_suspend";
				qcom,cam-power-seq-type = "cam_vdig\0cam_vaf\0cam_v_custom1\0cam_vio\0cam_reset";
				pinctrl-0 = <0x65e 0x65f>;
				cell-index = <0x00>;
				gyro-orientation = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				rgltr-load-current = <0x1388 0x1388 0x1388 0x1388>;
				cam_vio-supply = <0x65c>;
				rgltr-cntrl-support;
				gpio-req-tbl-label = "MCU_RESET0\0MCU_BOOT0";
				cam_vaf-supply = <0x655>;
				gpio-reset = <0x00>;
				cam_vdig-supply = <0x65d>;
				gpio-custom1 = <0x01>;
				compatible = "qcom,ois";
				rgltr-min-voltage = <0x2ab980 0x2ab980 0x1b7740 0x2ab980>;
				pinctrl-1 = <0x660 0x661>;
				status = "ok";
				qcom,cam-power-seq-delay = <0x01 0x01 0x01 0x01 0x0e>;
				reg = <0x51>;
				regulator-names = "cam_vaf\0cam_v_custom1\0cam_vio\0cam_vdig";
				phandle = <0x64b>;
				qcom,cam-power-seq-cfg-val = <0x01 0x01 0x01 0x01 0x01>;
				slave-addr = <0xc4>;
				gpio-req-tbl-flags = <0x00 0x00>;
				pole-values = <0x00 0x00 0x01 0x01 0x00 0x00>;
				gpios = <0x93 0xad 0x00 0x93 0xa8 0x00>;
			};
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			interrupts-extended = <0x2c1 0x00 0x00>;
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupt-names = "rdbg-smp2p-in";
		};

		ipcc-self-ping-slpi {
			interrupts-extended = <0x2c 0x04 0x03 0x04>;
			compatible = "qcom,ipcc-self-ping";
			phandle = <0x414>;
			mboxes = <0x2c 0x04 0x03>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x433>;
		};

		cti@7420000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			cpu = <0x14>;
			coresight-name = "coresight-cti-cpu4";
			compatible = "arm,primecell";
			reg = <0x7420000 0x1000>;
			phandle = <0x499>;
		};

		qcom,msm-dai-tdm-quin-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			phandle = <0x4fb>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x264>;
			};
		};

		ion_camera_heap {
			memory-region = <0x66c>;
			compatible = "ion,rbin_heap";
		};

		qcom,mdss_dsi_phy1@ae96900 {
			pll-label = "dsi_pll_5nm";
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg-names = "dsi_phy\0pll_base\0gdsc_base\0dyn_refresh_base";
			cell-index = <0x01>;
			#clock-cells = <0x01>;
			label = "dsi-phy-1";
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			compatible = "qcom,dsi-phy-v4.2";
			vdda-0p9-supply = <0x1e>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0xae96400 0x800 0xae96900 0x27c 0xaf03000 0x08 0xae96200 0x100>;
			phandle = <0x523>;
			qcom,dsi-pll-ssc-en;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-max-voltage = <0xd6d80>;
					reg = <0x00>;
					qcom,supply-min-voltage = <0xd6d80>;
				};
			};
		};

		qcom,gpucc@3d90000 {
			#reset-cells = <0x01>;
			reg-names = "cc_base";
			#clock-cells = <0x01>;
			vdd_mx-supply = <0x1a>;
			compatible = "qcom,lahaina-gpucc\0syscon";
			reg = <0x3d90000 0x9000>;
			phandle = <0x34>;
			vdd_cx-supply = <0x20>;
		};

		dcc_v2@117f000 {
			dcc-ram-offset = <0x12000>;
			reg-names = "dcc-base\0dcc-ram-base";
			compatible = "qcom,dcc-v2";
			reg = <0x117f000 0x1000 0x1112000 0x6000>;
			phandle = <0x2f0>;
			qcom,transaction_timeout = <0x00>;

			link_list1 {
				qcom,data-sink = "sram";
				qcom,link-list = <0x01 0x18080010 0x01 0x00 0x00 0x144018 0x01 0x00 0x01 0x144018 0x01 0x00 0x00 0x144018 0x01 0x00 0x00 0x91a9020 0x01 0x00 0x03 0x05 0x01 0x00 0x00 0x9102008 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9142008 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9102408 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9142408 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9103808 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x9103810 0x01 0x00 0x00 0x9103814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103888 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x9103890 0x01 0x00 0x00 0x9103894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143808 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x9143810 0x01 0x00 0x00 0x9143814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143888 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x9143890 0x01 0x00 0x00 0x9143894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182808 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x9182810 0x01 0x00 0x00 0x9182814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182888 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x9182890 0x01 0x00 0x00 0x9182894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103008 0x01 0x00 0x00 0x910300c 0x01 0x00 0x01 0x9103028 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9103010 0x01 0x00 0x00 0x9103014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103408 0x01 0x00 0x00 0x910340c 0x01 0x00 0x01 0x9103428 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9103410 0x01 0x00 0x00 0x9103414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143008 0x01 0x00 0x00 0x914300c 0x01 0x00 0x01 0x9143028 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9143010 0x01 0x00 0x00 0x9143014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143408 0x01 0x00 0x00 0x914340c 0x01 0x00 0x01 0x9143428 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9143410 0x01 0x00 0x00 0x9143414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182008 0x01 0x00 0x00 0x918200c 0x01 0x00 0x01 0x9182028 0x01 0x01 0x02 0x0b 0x00 0x00 0x00 0x9182010 0x01 0x00 0x00 0x9182014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182408 0x01 0x00 0x00 0x918240c 0x01 0x00 0x01 0x9182428 0x01 0x01 0x02 0x0b 0x00 0x00 0x00 0x9182410 0x01 0x00 0x00 0x9182414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x18000024 0x01 0x00 0x00 0x18000040 0x04 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010040 0x04 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020040 0x04 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030040 0x04 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040040 0x04 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050040 0x04 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060040 0x04 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070040 0x04 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080040 0x03 0x00 0x00 0x180800f8 0x01 0x00 0x00 0x18080104 0x01 0x00 0x00 0x1808011c 0x01 0x00 0x00 0x18080128 0x01 0x00 0x00 0x18080168 0x01 0x00 0x00 0x18080198 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800ec 0x01 0x00 0x00 0x90800f8 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084194 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x9084900 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9358610 0x04 0x00 0x00 0x93d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x9320344 0x08 0x00 0x00 0x9320370 0x06 0x00 0x00 0x9320480 0x01 0x00 0x00 0x9322400 0x01 0x00 0x00 0x932240c 0x01 0x00 0x00 0x9323214 0x02 0x00 0x00 0x9323220 0x03 0x00 0x00 0x9323308 0x01 0x00 0x00 0x9323318 0x01 0x00 0x00 0x9332100 0x01 0x00 0x00 0x9336040 0x06 0x00 0x00 0x93360b0 0x01 0x00 0x00 0x933a004 0x04 0x00 0x00 0x933e030 0x02 0x00 0x00 0x9341000 0x01 0x00 0x00 0x9342028 0x01 0x00 0x00 0x9342044 0x03 0x00 0x00 0x9342070 0x01 0x00 0x00 0x9348030 0x01 0x00 0x00 0x9348048 0x08 0x00 0x00 0x93a0344 0x08 0x00 0x00 0x93a0370 0x06 0x00 0x00 0x93a0480 0x01 0x00 0x00 0x93a2400 0x01 0x00 0x00 0x93a240c 0x01 0x00 0x00 0x93a3214 0x02 0x00 0x00 0x93a3220 0x03 0x00 0x00 0x93a3308 0x01 0x00 0x00 0x93a3318 0x01 0x00 0x00 0x93b2100 0x01 0x00 0x00 0x93b6040 0x06 0x00 0x00 0x93b60b0 0x01 0x00 0x00 0x93ba004 0x04 0x00 0x00 0x93be030 0x02 0x00 0x00 0x93c1000 0x01 0x00 0x00 0x93c2028 0x01 0x00 0x00 0x93c2044 0x03 0x00 0x00 0x93c2070 0x01 0x00 0x00 0x93c8030 0x01 0x00 0x00 0x93c8048 0x08 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c1c 0x01 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c1c 0x01 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9370080 0x01 0x00 0x00 0x9370310 0x01 0x00 0x00 0x9370400 0x01 0x00 0x00 0x9370410 0x06 0x00 0x00 0x9370430 0x01 0x00 0x00 0x9370440 0x01 0x00 0x00 0x9370448 0x01 0x00 0x00 0x93704a0 0x01 0x00 0x00 0x93704b0 0x01 0x00 0x00 0x93704b8 0x02 0x00 0x00 0x93704d0 0x02 0x00 0x00 0x9371400 0x01 0x00 0x00 0x9371408 0x01 0x00 0x00 0x937341c 0x01 0x00 0x00 0x93753b0 0x01 0x00 0x00 0x9375804 0x01 0x00 0x00 0x9375c1c 0x01 0x00 0x00 0x9375c2c 0x01 0x00 0x00 0x9375c38 0x01 0x00 0x00 0x9376418 0x02 0x00 0x00 0x9379100 0x01 0x00 0x00 0x9379110 0x01 0x00 0x00 0x9379120 0x01 0x00 0x00 0x9379180 0x02 0x00 0x00 0x93f0080 0x01 0x00 0x00 0x93f0310 0x01 0x00 0x00 0x93f0400 0x01 0x00 0x00 0x93f0410 0x06 0x00 0x00 0x93f0430 0x01 0x00 0x00 0x93f0440 0x01 0x00 0x00 0x93f0448 0x01 0x00 0x00 0x93f04a0 0x01 0x00 0x00 0x93f04b0 0x01 0x00 0x00 0x93f04b8 0x02 0x00 0x00 0x93f04d0 0x02 0x00 0x00 0x93f1400 0x01 0x00 0x00 0x93f1408 0x01 0x00 0x00 0x93f341c 0x01 0x00 0x00 0x93f53b0 0x01 0x00 0x00 0x93f5804 0x01 0x00 0x00 0x93f5c1c 0x01 0x00 0x00 0x93f5c2c 0x01 0x00 0x00 0x93f5c38 0x01 0x00 0x00 0x93f6418 0x02 0x00 0x00 0x93f9100 0x01 0x00 0x00 0x93f9110 0x01 0x00 0x00 0x93f9120 0x01 0x00 0x00 0x93f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x9360080 0x01 0x00 0x00 0x9360400 0x01 0x00 0x00 0x9360410 0x03 0x00 0x00 0x9360420 0x02 0x00 0x00 0x9360430 0x01 0x00 0x00 0x9360440 0x01 0x00 0x00 0x9360448 0x01 0x00 0x00 0x93604a0 0x01 0x00 0x00 0x93604b0 0x01 0x00 0x00 0x93604b8 0x02 0x00 0x00 0x93604d0 0x02 0x00 0x00 0x9361400 0x01 0x00 0x00 0x9363410 0x01 0x00 0x00 0x93653b0 0x01 0x00 0x00 0x9365804 0x01 0x00 0x00 0x9365b1c 0x01 0x00 0x00 0x9365b2c 0x01 0x00 0x00 0x9365b38 0x01 0x00 0x00 0x9369100 0x01 0x00 0x00 0x9369108 0x01 0x00 0x00 0x9369110 0x01 0x00 0x00 0x9369118 0x01 0x00 0x00 0x9369120 0x01 0x00 0x00 0x9369180 0x02 0x00 0x00 0x93e0080 0x01 0x00 0x00 0x93e0400 0x01 0x00 0x00 0x93e0410 0x03 0x00 0x00 0x93e0420 0x02 0x00 0x00 0x93e0430 0x01 0x00 0x00 0x93e0440 0x01 0x00 0x00 0x93e0448 0x01 0x00 0x00 0x93e04a0 0x01 0x00 0x00 0x93e04b0 0x01 0x00 0x00 0x93e04b8 0x02 0x00 0x00 0x93e04d0 0x02 0x00 0x00 0x93e1400 0x01 0x00 0x00 0x93e3410 0x01 0x00 0x00 0x93e53b0 0x01 0x00 0x00 0x93e5804 0x01 0x00 0x00 0x93e5b1c 0x01 0x00 0x00 0x93e5b2c 0x01 0x00 0x00 0x93e5b38 0x01 0x00 0x00 0x93e9100 0x01 0x00 0x00 0x93e9108 0x01 0x00 0x00 0x93e9110 0x01 0x00 0x00 0x93e9118 0x01 0x00 0x00 0x93e9120 0x01 0x00 0x00 0x93e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9730868 0x01 0x00 0x00 0x9730870 0x01 0x00 0x00 0x9731004 0x01 0x00 0x00 0x973100c 0x01 0x00 0x00 0x9731014 0x01 0x00 0x00 0x9731204 0x01 0x00 0x00 0x973120c 0x01 0x00 0x00 0x9731214 0x01 0x00 0x00 0x9731504 0x01 0x00 0x00 0x973150c 0x01 0x00 0x00 0x9731514 0x01 0x00 0x00 0x9731604 0x01 0x00 0x00 0x9738100 0x01 0x00 0x00 0x973813c 0x01 0x00 0x00 0x9738500 0x01 0x00 0x00 0x973853c 0x01 0x00 0x00 0x9738a04 0x01 0x00 0x00 0x9738a18 0x01 0x00 0x00 0x9738ea8 0x01 0x00 0x00 0x9739044 0x01 0x00 0x00 0x973904c 0x01 0x00 0x00 0x9739054 0x01 0x00 0x00 0x973905c 0x01 0x00 0x00 0x973910c 0x02 0x00 0x00 0x9739204 0x01 0x00 0x00 0x973920c 0x01 0x00 0x00 0x9739238 0x01 0x00 0x00 0x9739240 0x01 0x00 0x00 0x973926c 0x01 0x00 0x00 0x9739394 0x01 0x00 0x00 0x973939c 0x01 0x00 0x00 0x9739704 0x01 0x00 0x00 0x973970c 0x01 0x00 0x00 0x9770868 0x01 0x00 0x00 0x9770870 0x01 0x00 0x00 0x9771004 0x01 0x00 0x00 0x977100c 0x01 0x00 0x00 0x9771014 0x01 0x00 0x00 0x9771204 0x01 0x00 0x00 0x977120c 0x01 0x00 0x00 0x9771214 0x01 0x00 0x00 0x9771504 0x01 0x00 0x00 0x977150c 0x01 0x00 0x00 0x9771514 0x01 0x00 0x00 0x9771604 0x01 0x00 0x00 0x9778100 0x01 0x00 0x00 0x977813c 0x01 0x00 0x00 0x9778500 0x01 0x00 0x00 0x977853c 0x01 0x00 0x00 0x9778a04 0x01 0x00 0x00 0x9778a18 0x01 0x00 0x00 0x9778ea8 0x01 0x00 0x00 0x9779044 0x01 0x00 0x00 0x977904c 0x01 0x00 0x00 0x9779054 0x01 0x00 0x00 0x977905c 0x01 0x00 0x00 0x977910c 0x02 0x00 0x00 0x9779204 0x01 0x00 0x00 0x977920c 0x01 0x00 0x00 0x9779238 0x01 0x00 0x00 0x9779240 0x01 0x00 0x00 0x977926c 0x01 0x00 0x00 0x9779394 0x01 0x00 0x00 0x977939c 0x01 0x00 0x00 0x9779704 0x01 0x00 0x00 0x977970c 0x01 0x00 0x00 0x910d100 0x03 0x00 0x00 0x914d100 0x03 0x00 0x00 0x918d100 0x04 0x00 0x00 0x91a5100 0x01 0x00 0x00 0x91ad100 0x01 0x00 0x00 0x610110 0x05 0x00 0x01 0x6e0a00c 0x600007 0x01 0x01 0x6e0a01c 0x136800 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136810 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136820 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136830 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136840 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136850 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136860 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136870 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3e9a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c0a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d1a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3e8a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3eea0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b1a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a014 0x2000c 0x01 0x01 0x6e0a01c 0x368b0 0x01 0x01 0x6e0a01c 0xba8 0x01 0x01 0x6e0a01c 0x13b6a0 0x01 0x01 0x6e0a01c 0xf1e000 0x01 0x01 0x6e0a008 0x07 0x01 0x00 0x9067e00 0x7c 0x00>;
				qcom,curr-link-list = <0xff>;
			};

			link_list@3 {
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x1510008 0x01 0x00 0x02 0x09 0x00 0x00 0x00 0x1510010 0x01 0x00 0x00 0x1510014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1510088 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1510090 0x01 0x00 0x00 0x1510094 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1511008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1511010 0x01 0x00 0x00 0x1511014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1512008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1512010 0x01 0x00 0x00 0x1512014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1513008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1513010 0x01 0x00 0x00 0x1513014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1514008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1514010 0x01 0x00 0x00 0x1514014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1500248 0x02 0x00 0x00 0x1500258 0x01 0x00 0x00 0x1500448 0x01 0x00 0x00 0x18200400 0x01 0x00 0x00 0x18200404 0x01 0x00 0x00 0x18200408 0x01 0x00 0x00 0x18200038 0x01 0x00 0x00 0x18200040 0x01 0x00 0x00 0x18200048 0x01 0x00 0x00 0x18220038 0x01 0x00 0x00 0x18220040 0x01 0x00 0x00 0x182200d0 0x01 0x00 0x00 0x18200030 0x01 0x00 0x00 0x18200010 0x01 0x00 0x00 0x1822000c 0x01 0x00 0x00 0x18220d14 0x01 0x00 0x00 0x18220fb4 0x01 0x00 0x00 0x18221254 0x01 0x00 0x00 0x182214f4 0x01 0x00 0x00 0x18221794 0x01 0x00 0x00 0x18221a34 0x01 0x00 0x00 0x18221cd4 0x01 0x00 0x00 0x18221f74 0x01 0x00 0x00 0x18220d18 0x01 0x00 0x00 0x18220fb8 0x01 0x00 0x00 0x18221258 0x01 0x00 0x00 0x182214f8 0x01 0x00 0x00 0x18221798 0x01 0x00 0x00 0x18221a38 0x01 0x00 0x00 0x18221cd8 0x01 0x00 0x00 0x18221f78 0x01 0x00 0x00 0x18220d00 0x01 0x00 0x00 0x18220d04 0x01 0x00 0x00 0x18220d1c 0x01 0x00 0x00 0x18220fbc 0x01 0x00 0x00 0x1822125c 0x01 0x00 0x00 0x182214fc 0x01 0x00 0x00 0x1822179c 0x01 0x00 0x00 0x18221a3c 0x01 0x00 0x00 0x18221cdc 0x01 0x00 0x00 0x18221f7c 0x01 0x00 0x00 0x18221274 0x01 0x00 0x00 0x18221288 0x01 0x00 0x00 0x1822129c 0x01 0x00 0x00 0x182212b0 0x01 0x00 0x00 0x182212c4 0x01 0x00 0x00 0x182212d8 0x01 0x00 0x00 0x182212ec 0x01 0x00 0x00 0x18221300 0x01 0x00 0x00 0x18221314 0x01 0x00 0x00 0x18221328 0x01 0x00 0x00 0x1822133c 0x01 0x00 0x00 0x18221350 0x01 0x00 0x00 0x18221364 0x01 0x00 0x00 0x18221378 0x01 0x00 0x00 0x1822138c 0x01 0x00 0x00 0x182213a0 0x01 0x00 0x00 0x18221514 0x01 0x00 0x00 0x18221528 0x01 0x00 0x00 0x1822153c 0x01 0x00 0x00 0x18221550 0x01 0x00 0x00 0x18221564 0x01 0x00 0x00 0x18221578 0x01 0x00 0x00 0x1822158c 0x01 0x00 0x00 0x182215a0 0x01 0x00 0x00 0x182215b4 0x01 0x00 0x00 0x182215c8 0x01 0x00 0x00 0x182215dc 0x01 0x00 0x00 0x182215f0 0x01 0x00 0x00 0x18221604 0x01 0x00 0x00 0x18221618 0x01 0x00 0x00 0x1822162c 0x01 0x00 0x00 0x18221640 0x01 0x00 0x00 0x182217b4 0x01 0x00 0x00 0x182217c8 0x01 0x00 0x00 0x182217dc 0x01 0x00 0x00 0x182217f0 0x01 0x00 0x00 0x18221804 0x01 0x00 0x00 0x18221818 0x01 0x00 0x00 0x1822182c 0x01 0x00 0x00 0x18221840 0x01 0x00 0x00 0x18221854 0x01 0x00 0x00 0x18221868 0x01 0x00 0x00 0x1822187c 0x01 0x00 0x00 0x18221890 0x01 0x00 0x00 0x182218a4 0x01 0x00 0x00 0x182218b8 0x01 0x00 0x00 0x182218cc 0x01 0x00 0x00 0x182218e0 0x01 0x00 0x00 0x18221a54 0x01 0x00 0x00 0x18221a68 0x01 0x00 0x00 0x18221a7c 0x01 0x00 0x00 0x18221a90 0x01 0x00 0x00 0x18221aa4 0x01 0x00 0x00 0x18221ab8 0x01 0x00 0x00 0x18221acc 0x01 0x00 0x00 0x18221ae0 0x01 0x00 0x00 0x18221af4 0x01 0x00 0x00 0x18221b08 0x01 0x00 0x00 0x18221b1c 0x01 0x00 0x00 0x18221b30 0x01 0x00 0x00 0x18221b44 0x01 0x00 0x00 0x18221b58 0x01 0x00 0x00 0x18221b6c 0x01 0x00 0x00 0x18221b80 0x01 0x00 0x00 0x18221cf4 0x01 0x00 0x00 0x18221d08 0x01 0x00 0x00 0x18221d1c 0x01 0x00 0x00 0x18221d30 0x01 0x00 0x00 0x18221d44 0x01 0x00 0x00 0x18221d58 0x01 0x00 0x00 0x18221d6c 0x01 0x00 0x00 0x18221d80 0x01 0x00 0x00 0x18221d94 0x01 0x00 0x00 0x18221da8 0x01 0x00 0x00 0x18221dbc 0x01 0x00 0x00 0x18221dd0 0x01 0x00 0x00 0x18221de4 0x01 0x00 0x00 0x18221df8 0x01 0x00 0x00 0x18221e0c 0x01 0x00 0x00 0x18221e20 0x01 0x00 0x00 0x18221f94 0x01 0x00 0x00 0x18221fa8 0x01 0x00 0x00 0x18221fbc 0x01 0x00 0x00 0x18221fd0 0x01 0x00 0x00 0x18221fe4 0x01 0x00 0x00 0x18221ff8 0x01 0x00 0x00 0x1822200c 0x01 0x00 0x00 0x18222020 0x01 0x00 0x00 0x18222034 0x01 0x00 0x00 0x18222048 0x01 0x00 0x00 0x1822205c 0x01 0x00 0x00 0x18222070 0x01 0x00 0x00 0x18222084 0x01 0x00 0x00 0x18222098 0x01 0x00 0x00 0x182220ac 0x01 0x00 0x00 0x182220c0 0x01 0x00 0x00 0x18221278 0x01 0x00 0x00 0x1822128c 0x01 0x00 0x00 0x182212a0 0x01 0x00 0x00 0x182212b4 0x01 0x00 0x00 0x182212c8 0x01 0x00 0x00 0x182212dc 0x01 0x00 0x00 0x182212f0 0x01 0x00 0x00 0x18221304 0x01 0x00 0x00 0x18221318 0x01 0x00 0x00 0x1822132c 0x01 0x00 0x00 0x18221340 0x01 0x00 0x00 0x18221354 0x01 0x00 0x00 0x18221368 0x01 0x00 0x00 0x1822137c 0x01 0x00 0x00 0x18221390 0x01 0x00 0x00 0x182213a4 0x01 0x00 0x00 0x18221518 0x01 0x00 0x00 0x1822152c 0x01 0x00 0x00 0x18221540 0x01 0x00 0x00 0x18221554 0x01 0x00 0x00 0x18221568 0x01 0x00 0x00 0x1822157c 0x01 0x00 0x00 0x18221590 0x01 0x00 0x00 0x182215a4 0x01 0x00 0x00 0x182215b8 0x01 0x00 0x00 0x182215cc 0x01 0x00 0x00 0x182215e0 0x01 0x00 0x00 0x182215f4 0x01 0x00 0x00 0x18221608 0x01 0x00 0x00 0x1822161c 0x01 0x00 0x00 0x18221630 0x01 0x00 0x00 0x18221644 0x01 0x00 0x00 0x182217b8 0x01 0x00 0x00 0x182217cc 0x01 0x00 0x00 0x182217e0 0x01 0x00 0x00 0x182217f4 0x01 0x00 0x00 0x18221808 0x01 0x00 0x00 0x1822181c 0x01 0x00 0x00 0x18221830 0x01 0x00 0x00 0x18221844 0x01 0x00 0x00 0x18221858 0x01 0x00 0x00 0x1822186c 0x01 0x00 0x00 0x18221880 0x01 0x00 0x00 0x18221894 0x01 0x00 0x00 0x182218a8 0x01 0x00 0x00 0x182218bc 0x01 0x00 0x00 0x182218d0 0x01 0x00 0x00 0x182218e4 0x01 0x00 0x00 0x18221a58 0x01 0x00 0x00 0x18221a6c 0x01 0x00 0x00 0x18221a80 0x01 0x00 0x00 0x18221a94 0x01 0x00 0x00 0x18221aa8 0x01 0x00 0x00 0x18221abc 0x01 0x00 0x00 0x18221ad0 0x01 0x00 0x00 0x18221ae4 0x01 0x00 0x00 0x18221af8 0x01 0x00 0x00 0x18221b0c 0x01 0x00 0x00 0x18221b20 0x01 0x00 0x00 0x18221b34 0x01 0x00 0x00 0x18221b48 0x01 0x00 0x00 0x18221b5c 0x01 0x00 0x00 0x18221b70 0x01 0x00 0x00 0x18221b84 0x01 0x00 0x00 0x18221cf8 0x01 0x00 0x00 0x18221d0c 0x01 0x00 0x00 0x18221d20 0x01 0x00 0x00 0x18221d34 0x01 0x00 0x00 0x18221d48 0x01 0x00 0x00 0x18221d5c 0x01 0x00 0x00 0x18221d70 0x01 0x00 0x00 0x18221d84 0x01 0x00 0x00 0x18221d98 0x01 0x00 0x00 0x18221dac 0x01 0x00 0x00 0x18221dc0 0x01 0x00 0x00 0x18221dd4 0x01 0x00 0x00 0x18221de8 0x01 0x00 0x00 0x18221dfc 0x01 0x00 0x00 0x18221e10 0x01 0x00 0x00 0x18221e24 0x01 0x00 0x00 0x18221f98 0x01 0x00 0x00 0x18221fac 0x01 0x00 0x00 0x18221fc0 0x01 0x00 0x00 0x18221fd4 0x01 0x00 0x00 0x18221fe8 0x01 0x00 0x00 0x18221ffc 0x01 0x00 0x00 0x18222010 0x01 0x00 0x00 0x18222024 0x01 0x00 0x00 0x18222038 0x01 0x00 0x00 0x1822204c 0x01 0x00 0x00 0x18222060 0x01 0x00 0x00 0x18222074 0x01 0x00 0x00 0x18222088 0x01 0x00 0x00 0x1822209c 0x01 0x00 0x00 0x182220b0 0x01 0x00 0x00 0x182220c4 0x01 0x00 0x01 0x18280000 0x0f 0x00 0x00 0x18280000 0x01 0x00 0x01 0x18280020 0x00 0x00 0x00 0x18280020 0x01 0x00 0x01 0x1828001c 0x00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x400 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x800 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0xc00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x1000 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x1400 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x1800 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x1c00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x2000 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x2400 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x2800 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x2c00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x3000 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x3400 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x3800 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x3c00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x18280020 0x40000 0x00 0x00 0x18280020 0x01 0x00 0x01 0x1828001c 0x00 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x400 0x00 0x00 0x1828001c 0x01 0x00 0x00 0x18280038 0x01 0x00 0x01 0x1828001c 0x8000 0x00 0x00 0x1828001c 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x18280038 0x01 0x00 0x02 0x01 0x00 0x00 0x01 0x18282000 0x0f 0x00 0x00 0x18282000 0x01 0x00 0x01 0x18282020 0x00 0x00 0x00 0x18282020 0x01 0x00 0x01 0x1828201c 0x00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x400 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x800 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0xc00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x1000 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x1400 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x1800 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x1c00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x2000 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x2400 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x2800 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x2c00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x3000 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x3400 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x3800 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x3c00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x18282020 0x40000 0x00 0x00 0x18282020 0x01 0x00 0x01 0x1828201c 0x00 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x400 0x00 0x00 0x1828201c 0x01 0x00 0x00 0x18282038 0x01 0x00 0x01 0x1828201c 0x8000 0x00 0x00 0x1828201c 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x18282038 0x01 0x00 0x02 0x01 0x00 0x00 0x01 0x18284000 0x0f 0x00 0x00 0x18284000 0x01 0x00 0x01 0x18284020 0x00 0x00 0x00 0x18284020 0x01 0x00 0x01 0x1828401c 0x00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x400 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x800 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0xc00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x1000 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x1400 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x1800 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x1c00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x2000 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x2400 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x2800 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x2c00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x3000 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x3400 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x3800 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x3c00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x18284020 0x40000 0x00 0x00 0x18284020 0x01 0x00 0x01 0x1828401c 0x00 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x400 0x00 0x00 0x1828401c 0x01 0x00 0x00 0x18284038 0x01 0x00 0x01 0x1828401c 0x8000 0x00 0x00 0x1828401c 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x18284038 0x01 0x00 0x02 0x01 0x00 0x00 0x01 0x18286000 0x0f 0x00 0x00 0x18286000 0x01 0x00 0x01 0x18286020 0x00 0x00 0x00 0x18286020 0x01 0x00 0x01 0x1828601c 0x00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x400 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x800 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0xc00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x1000 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x1400 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x1800 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x1c00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x2000 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x2400 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x2800 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x2c00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x3000 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x3400 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x3800 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x3c00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x18286020 0x40000 0x00 0x00 0x18286020 0x01 0x00 0x01 0x1828601c 0x00 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x400 0x00 0x00 0x1828601c 0x01 0x00 0x00 0x18286038 0x01 0x00 0x01 0x1828601c 0x8000 0x00 0x00 0x1828601c 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x18286038 0x01 0x00 0x02 0x01 0x00 0x00>;
				qcom,curr-link-list = <0x03>;
			};

			link_list@6 {
				qcom,data-sink = "sram";
				qcom,link-list = <0x01 0x18080010 0x01 0x00 0x00 0x144018 0x01 0x00 0x01 0x144018 0x01 0x00 0x00 0x144018 0x01 0x00 0x00 0x1800005c 0x01 0x00 0x00 0x1801005c 0x01 0x00 0x00 0x1802005c 0x01 0x00 0x00 0x1803005c 0x01 0x00 0x00 0x1804005c 0x01 0x00 0x00 0x1805005c 0x01 0x00 0x00 0x1806005c 0x01 0x00 0x00 0x1807005c 0x01 0x00 0x00 0x18101908 0x01 0x00 0x00 0x18101c18 0x01 0x00 0x00 0x18390810 0x01 0x00 0x00 0x18390c50 0x01 0x00 0x00 0x18390814 0x01 0x00 0x00 0x18390c54 0x01 0x00 0x00 0x18390818 0x01 0x00 0x00 0x18390c58 0x01 0x00 0x00 0x18393a84 0x02 0x00 0x00 0x18100908 0x01 0x00 0x00 0x18100c18 0x01 0x00 0x00 0x183a0810 0x01 0x00 0x00 0x183a0c50 0x01 0x00 0x00 0x183a0814 0x01 0x00 0x00 0x183a0c54 0x01 0x00 0x00 0x183a0818 0x01 0x00 0x00 0x183a0c58 0x01 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18393500 0x01 0x00 0x00 0x18393580 0x01 0x00 0x00 0x183a3500 0x01 0x00 0x00 0x183a3580 0x01 0x00 0x00 0x18282000 0x04 0x00 0x00 0x18282028 0x01 0x00 0x00 0x18282038 0x01 0x00 0x00 0x18282080 0x05 0x00 0x00 0x18286000 0x04 0x00 0x00 0x18286028 0x01 0x00 0x00 0x18286038 0x01 0x00 0x00 0x18286080 0x05 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x1829208c 0x01 0x00 0x01 0x1829209c 0x78 0x00 0x01 0x1829209c 0x00 0x00 0x01 0x18292048 0x01 0x00 0x01 0x18292090 0x00 0x00 0x01 0x18292090 0x25 0x00 0x00 0x18292098 0x01 0x00 0x01 0x18292048 0x1d 0x00 0x01 0x18292090 0x00 0x00 0x01 0x18292090 0x25 0x00 0x00 0x18292098 0x01 0x00 0x00 0x1829608c 0x01 0x00 0x01 0x1829609c 0x78 0x00 0x01 0x1829609c 0x00 0x00 0x01 0x18296048 0x01 0x00 0x01 0x18296090 0x00 0x00 0x01 0x18296090 0x25 0x00 0x00 0x18296098 0x01 0x00 0x01 0x18296048 0x1d 0x00 0x01 0x18296090 0x00 0x00 0x01 0x18296090 0x25 0x00 0x00 0x18296098 0x01 0x00 0x00 0x784184 0x01 0x00 0x00 0x91a9020 0x01 0x00 0x03 0x05 0x01 0x00 0x00 0x9102008 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9142008 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9102408 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9142408 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9103808 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9103810 0x01 0x00 0x00 0x9103814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103888 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9103890 0x01 0x00 0x00 0x9103894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143808 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9143810 0x01 0x00 0x00 0x9143814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143888 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x9143890 0x01 0x00 0x00 0x9143894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182808 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x9182810 0x01 0x00 0x00 0x9182814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182888 0x01 0x00 0x02 0x10 0x00 0x00 0x00 0x9182890 0x01 0x00 0x00 0x9182894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103008 0x01 0x00 0x00 0x910300c 0x01 0x00 0x01 0x9103028 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9103010 0x01 0x00 0x00 0x9103014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103408 0x01 0x00 0x00 0x910340c 0x01 0x00 0x01 0x9103428 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9103410 0x01 0x00 0x00 0x9103414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143008 0x01 0x00 0x00 0x914300c 0x01 0x00 0x01 0x9143028 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9143010 0x01 0x00 0x00 0x9143014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143408 0x01 0x00 0x00 0x914340c 0x01 0x00 0x01 0x9143428 0x01 0x01 0x02 0x41 0x00 0x00 0x00 0x9143410 0x01 0x00 0x00 0x9143414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182008 0x01 0x00 0x00 0x918200c 0x01 0x00 0x01 0x9182028 0x01 0x01 0x02 0x11 0x00 0x00 0x00 0x9182010 0x01 0x00 0x00 0x9182014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182408 0x01 0x00 0x00 0x918240c 0x01 0x00 0x01 0x9182428 0x01 0x01 0x02 0x11 0x00 0x00 0x00 0x9182410 0x01 0x00 0x00 0x9182414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x18000010 0x01 0x00 0x00 0x18000024 0x01 0x00 0x00 0x18000038 0x01 0x00 0x00 0x1800003c 0x01 0x00 0x00 0x18000040 0x01 0x00 0x00 0x18000044 0x01 0x00 0x00 0x18000048 0x01 0x00 0x00 0x1800004c 0x01 0x00 0x00 0x18000058 0x01 0x00 0x00 0x1800005c 0x01 0x00 0x00 0x18000060 0x01 0x00 0x00 0x18000064 0x01 0x00 0x00 0x1800006c 0x01 0x00 0x00 0x180000f0 0x01 0x00 0x00 0x180000f4 0x01 0x00 0x00 0x18010010 0x01 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010038 0x01 0x00 0x00 0x1801003c 0x01 0x00 0x00 0x18010040 0x01 0x00 0x00 0x18010044 0x01 0x00 0x00 0x18010048 0x01 0x00 0x00 0x1801004c 0x01 0x00 0x00 0x18010058 0x01 0x00 0x00 0x1801005c 0x01 0x00 0x00 0x18010060 0x01 0x00 0x00 0x18010064 0x01 0x00 0x00 0x1801006c 0x01 0x00 0x00 0x180100f0 0x01 0x00 0x00 0x180100f4 0x01 0x00 0x00 0x18020010 0x01 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020038 0x01 0x00 0x00 0x1802003c 0x01 0x00 0x00 0x18020040 0x01 0x00 0x00 0x18020044 0x01 0x00 0x00 0x18020048 0x01 0x00 0x00 0x1802004c 0x01 0x00 0x00 0x18020058 0x01 0x00 0x00 0x1802005c 0x01 0x00 0x00 0x18020060 0x01 0x00 0x00 0x18020064 0x01 0x00 0x00 0x1802006c 0x01 0x00 0x00 0x180200f0 0x01 0x00 0x00 0x180200f4 0x01 0x00 0x00 0x18030010 0x01 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030038 0x01 0x00 0x00 0x1803003c 0x01 0x00 0x00 0x18030040 0x01 0x00 0x00 0x18030044 0x01 0x00 0x00 0x18030048 0x01 0x00 0x00 0x1803004c 0x01 0x00 0x00 0x18030058 0x01 0x00 0x00 0x1803005c 0x01 0x00 0x00 0x18030060 0x01 0x00 0x00 0x18030064 0x01 0x00 0x00 0x1803006c 0x01 0x00 0x00 0x180300f0 0x01 0x00 0x00 0x180300f4 0x01 0x00 0x00 0x18040010 0x01 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040038 0x01 0x00 0x00 0x1804003c 0x01 0x00 0x00 0x18040040 0x01 0x00 0x00 0x18040044 0x01 0x00 0x00 0x18040048 0x01 0x00 0x00 0x1804004c 0x01 0x00 0x00 0x18040058 0x01 0x00 0x00 0x1804005c 0x01 0x00 0x00 0x18040060 0x01 0x00 0x00 0x18040064 0x01 0x00 0x00 0x1804006c 0x01 0x00 0x00 0x180400f0 0x01 0x00 0x00 0x180400f4 0x01 0x00 0x00 0x18050010 0x01 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050038 0x01 0x00 0x00 0x1805003c 0x01 0x00 0x00 0x18050040 0x01 0x00 0x00 0x18050044 0x01 0x00 0x00 0x18050048 0x01 0x00 0x00 0x1805004c 0x01 0x00 0x00 0x18050058 0x01 0x00 0x00 0x1805005c 0x01 0x00 0x00 0x18050060 0x01 0x00 0x00 0x18050064 0x01 0x00 0x00 0x1805006c 0x01 0x00 0x00 0x180500f0 0x01 0x00 0x00 0x180500f4 0x01 0x00 0x00 0x18060010 0x01 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060038 0x01 0x00 0x00 0x1806003c 0x01 0x00 0x00 0x18060040 0x01 0x00 0x00 0x18060044 0x01 0x00 0x00 0x18060048 0x01 0x00 0x00 0x1806004c 0x01 0x00 0x00 0x18060058 0x01 0x00 0x00 0x1806005c 0x01 0x00 0x00 0x18060060 0x01 0x00 0x00 0x18060064 0x01 0x00 0x00 0x1806006c 0x01 0x00 0x00 0x180600f0 0x01 0x00 0x00 0x180600f4 0x01 0x00 0x00 0x18070010 0x01 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070038 0x01 0x00 0x00 0x1807003c 0x01 0x00 0x00 0x18070040 0x01 0x00 0x00 0x18070044 0x01 0x00 0x00 0x18070048 0x01 0x00 0x00 0x1807004c 0x01 0x00 0x00 0x18070058 0x01 0x00 0x00 0x1807005c 0x01 0x00 0x00 0x18070060 0x01 0x00 0x00 0x18070064 0x01 0x00 0x00 0x1807006c 0x01 0x00 0x00 0x180700f0 0x01 0x00 0x00 0x180700f4 0x01 0x00 0x00 0x18080010 0x01 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080038 0x01 0x00 0x00 0x1808003c 0x01 0x00 0x00 0x18080040 0x01 0x00 0x00 0x18080044 0x01 0x00 0x00 0x18080048 0x01 0x00 0x00 0x1808004c 0x01 0x00 0x00 0x1808006c 0x01 0x00 0x00 0x18080070 0x01 0x00 0x00 0x18080074 0x01 0x00 0x00 0x18080078 0x01 0x00 0x00 0x1808007c 0x01 0x00 0x00 0x18080084 0x01 0x00 0x00 0x180800f4 0x01 0x00 0x00 0x180800f8 0x01 0x00 0x00 0x180800fc 0x01 0x00 0x00 0x18080100 0x01 0x00 0x00 0x18080104 0x01 0x00 0x00 0x18080118 0x01 0x00 0x00 0x1808011c 0x01 0x00 0x00 0x18080120 0x01 0x00 0x00 0x18080124 0x01 0x00 0x00 0x18080128 0x01 0x00 0x00 0x1808012c 0x01 0x00 0x00 0x18080130 0x01 0x00 0x00 0x18080134 0x01 0x00 0x00 0x18080138 0x01 0x00 0x00 0x18080158 0x01 0x00 0x00 0x1808015c 0x01 0x00 0x00 0x18080160 0x01 0x00 0x00 0x18080164 0x01 0x00 0x00 0x18080168 0x01 0x00 0x00 0x18080170 0x01 0x00 0x00 0x18080174 0x01 0x00 0x00 0x18080188 0x01 0x00 0x00 0x1808018c 0x01 0x00 0x00 0x18080190 0x01 0x00 0x00 0x18080194 0x01 0x00 0x00 0x18080198 0x01 0x00 0x00 0x180801ac 0x01 0x00 0x00 0x180801b0 0x01 0x00 0x00 0x180801b4 0x01 0x00 0x00 0x180801b8 0x01 0x00 0x00 0x180801bc 0x01 0x00 0x00 0x180801c0 0x01 0x00 0x00 0x180801c8 0x01 0x00 0x00 0x18598020 0x01 0x00 0x00 0x1859001c 0x01 0x00 0x00 0x18590020 0x01 0x00 0x00 0x18590064 0x01 0x00 0x00 0x18590068 0x01 0x00 0x00 0x1859006c 0x01 0x00 0x00 0x18590070 0x01 0x00 0x00 0x18590074 0x01 0x00 0x00 0x18590078 0x01 0x00 0x00 0x1859008c 0x01 0x00 0x00 0x185900dc 0x01 0x00 0x00 0x185900e8 0x01 0x00 0x00 0x185900ec 0x01 0x00 0x00 0x185900f0 0x01 0x00 0x00 0x18590300 0x01 0x00 0x00 0x1859030c 0x01 0x00 0x00 0x18590320 0x01 0x00 0x00 0x1859034c 0x01 0x00 0x00 0x185903bc 0x01 0x00 0x00 0x185903c0 0x01 0x00 0x00 0x1859101c 0x01 0x00 0x00 0x18591020 0x01 0x00 0x00 0x18591064 0x01 0x00 0x00 0x18591068 0x01 0x00 0x00 0x1859106c 0x01 0x00 0x00 0x18591070 0x01 0x00 0x00 0x18591074 0x01 0x00 0x00 0x18591078 0x01 0x00 0x00 0x1859108c 0x01 0x00 0x00 0x185910dc 0x01 0x00 0x00 0x185910e8 0x01 0x00 0x00 0x185910ec 0x01 0x00 0x00 0x185910f0 0x01 0x00 0x00 0x18591300 0x01 0x00 0x00 0x1859130c 0x01 0x00 0x00 0x18591320 0x01 0x00 0x00 0x1859134c 0x01 0x00 0x00 0x185913bc 0x01 0x00 0x00 0x185913c0 0x01 0x00 0x00 0x1859201c 0x01 0x00 0x00 0x18592020 0x01 0x00 0x00 0x18592064 0x01 0x00 0x00 0x18592068 0x01 0x00 0x00 0x1859206c 0x01 0x00 0x00 0x18592070 0x01 0x00 0x00 0x18592074 0x01 0x00 0x00 0x18592078 0x01 0x00 0x00 0x1859208c 0x01 0x00 0x00 0x185920dc 0x01 0x00 0x00 0x185920e8 0x01 0x00 0x00 0x185920ec 0x01 0x00 0x00 0x185920f0 0x01 0x00 0x00 0x18592300 0x01 0x00 0x00 0x1859230c 0x01 0x00 0x00 0x18592320 0x01 0x00 0x00 0x1859234c 0x01 0x00 0x00 0x185923bc 0x01 0x00 0x00 0x185923c0 0x01 0x00 0x00 0x1859301c 0x01 0x00 0x00 0x18593020 0x01 0x00 0x00 0x18593064 0x01 0x00 0x00 0x18593068 0x01 0x00 0x00 0x1859306c 0x01 0x00 0x00 0x18593070 0x01 0x00 0x00 0x18593074 0x01 0x00 0x00 0x18593078 0x01 0x00 0x00 0x1859308c 0x01 0x00 0x00 0x185930dc 0x01 0x00 0x00 0x185930e8 0x01 0x00 0x00 0x185930ec 0x01 0x00 0x00 0x185930f0 0x01 0x00 0x00 0x18593300 0x01 0x00 0x00 0x1859330c 0x01 0x00 0x00 0x18593320 0x01 0x00 0x00 0x1859334c 0x01 0x00 0x00 0x185933bc 0x01 0x00 0x00 0x185933c0 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x1830000c 0x01 0x00 0x00 0x18300018 0x01 0x00 0x00 0x17c21000 0x01 0x00 0x00 0x17c21004 0x01 0x00 0x00 0x18393a84 0x01 0x00 0x00 0x18393a88 0x01 0x00 0x00 0x183a3a84 0x01 0x00 0x00 0x183a3a88 0x01 0x00 0x00 0x9222408 0x01 0x00 0x00 0x92a2408 0x01 0x00 0x00 0x9322408 0x01 0x00 0x00 0x93a2408 0x01 0x00 0x00 0x9222404 0x01 0x00 0x00 0x92a2404 0x01 0x00 0x00 0x9322404 0x01 0x00 0x00 0x93a2404 0x01 0x00 0x00 0x9222330 0x01 0x00 0x00 0x92a2330 0x01 0x00 0x00 0x9322330 0x01 0x00 0x00 0x93a2330 0x01 0x00 0x00 0x9222334 0x01 0x00 0x00 0x92a2334 0x01 0x00 0x00 0x9322334 0x01 0x00 0x00 0x93a2334 0x01 0x00 0x00 0x9222410 0x01 0x00 0x00 0x92a2410 0x01 0x00 0x00 0x9322410 0x01 0x00 0x00 0x93a2410 0x01 0x00 0x00 0x9222414 0x01 0x00 0x00 0x92a2414 0x01 0x00 0x00 0x9322414 0x01 0x00 0x00 0x93a2414 0x01 0x00 0x00 0x9275050 0x01 0x00 0x00 0x92f5050 0x01 0x00 0x00 0x9375050 0x01 0x00 0x00 0x93f5050 0x01 0x00 0x00 0x9273164 0x01 0x00 0x00 0x9273030 0x01 0x00 0x00 0x9273080 0x01 0x00 0x00 0x9273084 0x01 0x00 0x00 0x9273088 0x01 0x00 0x00 0x927308c 0x01 0x00 0x00 0x92721bc 0x01 0x00 0x00 0x92721cc 0x01 0x00 0x00 0x92721dc 0x01 0x00 0x00 0x92721ec 0x01 0x00 0x00 0x9272290 0x01 0x00 0x00 0x927242c 0x01 0x00 0x00 0x92f242c 0x01 0x00 0x00 0x937242c 0x01 0x00 0x00 0x93f242c 0x01 0x00 0x00 0x9272430 0x01 0x00 0x00 0x92f2430 0x01 0x00 0x00 0x9372430 0x01 0x00 0x00 0x93f2430 0x01 0x00 0x00 0x9272434 0x01 0x00 0x00 0x92f2434 0x01 0x00 0x00 0x9372434 0x01 0x00 0x00 0x93f2434 0x01 0x00 0x00 0x9272440 0x01 0x00 0x00 0x92f2440 0x01 0x00 0x00 0x9372440 0x01 0x00 0x00 0x93f2440 0x01 0x00 0x00 0x9272444 0x01 0x00 0x00 0x92f2444 0x01 0x00 0x00 0x9372444 0x01 0x00 0x00 0x93f2444 0x01 0x00 0x00 0x9272448 0x01 0x00 0x00 0x92f2448 0x01 0x00 0x00 0x9372448 0x01 0x00 0x00 0x93f2448 0x01 0x00 0x00 0x9272420 0x01 0x00 0x00 0x92f2420 0x01 0x00 0x00 0x9372420 0x01 0x00 0x00 0x93f2420 0x01 0x00 0x00 0x9273408 0x01 0x00 0x00 0x92f3408 0x01 0x00 0x00 0x9373408 0x01 0x00 0x00 0x93f3408 0x01 0x00 0x00 0x927340c 0x01 0x00 0x00 0x92f340c 0x01 0x00 0x00 0x937340c 0x01 0x00 0x00 0x93f340c 0x01 0x00 0x00 0x9050948 0x01 0x00 0x00 0x9270404 0x01 0x00 0x00 0x92f0404 0x01 0x00 0x00 0x9370404 0x01 0x00 0x00 0x93f0404 0x01 0x00 0x00 0x9275c04 0x01 0x00 0x00 0x92f5c04 0x01 0x00 0x00 0x9375c04 0x01 0x00 0x00 0x93f5c04 0x01 0x00 0x00 0x92721b4 0x01 0x00 0x00 0x92721c4 0x01 0x00 0x00 0x92721d4 0x01 0x00 0x00 0x92721e4 0x01 0x00 0x00 0x9272138 0x01 0x00 0x00 0x9272148 0x01 0x00 0x00 0x9272158 0x01 0x00 0x00 0x9272168 0x01 0x00 0x00 0x9272400 0x01 0x00 0x00 0x92f2400 0x01 0x00 0x00 0x9372400 0x01 0x00 0x00 0x93f2400 0x01 0x00 0x00 0x9272404 0x01 0x00 0x00 0x92f2404 0x01 0x00 0x00 0x9372404 0x01 0x00 0x00 0x93f2404 0x01 0x00 0x00 0x927244c 0x01 0x00 0x00 0x92f244c 0x01 0x00 0x00 0x937244c 0x01 0x00 0x00 0x93f244c 0x01 0x00 0x00 0x9272030 0x01 0x00 0x00 0x9272438 0x01 0x00 0x00 0x92f2438 0x01 0x00 0x00 0x9372438 0x01 0x00 0x00 0x93f2438 0x01 0x00 0x00 0x9272458 0x01 0x00 0x00 0x92f2458 0x01 0x00 0x00 0x9372458 0x01 0x00 0x00 0x93f2458 0x01 0x00 0x00 0x9273120 0x01 0x00 0x00 0x9273124 0x01 0x00 0x00 0x9273128 0x01 0x00 0x00 0x927312c 0x01 0x00 0x00 0x927314c 0x01 0x00 0x00 0x9273418 0x01 0x00 0x00 0x92f3418 0x01 0x00 0x00 0x9373418 0x01 0x00 0x00 0x93f3418 0x01 0x00 0x00 0x9273420 0x01 0x00 0x00 0x92f3420 0x01 0x00 0x00 0x9373420 0x01 0x00 0x00 0x93f3420 0x01 0x00 0x00 0x9273164 0x01 0x00 0x00 0x9273400 0x01 0x00 0x00 0x927244c 0x01 0x00 0x00 0x92f244c 0x01 0x00 0x00 0x937244c 0x01 0x00 0x00 0x93f244c 0x01 0x00 0x00 0x9276104 0x01 0x00 0x00 0x9276210 0x01 0x00 0x00 0x9276214 0x01 0x00 0x00 0x9276218 0x01 0x00 0x00 0x927621c 0x01 0x00 0x00 0x9276220 0x01 0x00 0x00 0x9276224 0x01 0x00 0x00 0x9276228 0x01 0x00 0x00 0x927622c 0x01 0x00 0x00 0x9276230 0x01 0x00 0x00 0x9276234 0x01 0x00 0x00 0x9276238 0x01 0x00 0x00 0x927623c 0x01 0x00 0x00 0x9276240 0x01 0x00 0x00 0x9276244 0x01 0x00 0x00 0x9276248 0x01 0x00 0x00 0x927624c 0x01 0x00 0x00 0x96b121c 0x01 0x00 0x00 0x96f121c 0x01 0x00 0x00 0x973121c 0x01 0x00 0x00 0x977121c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x90841c0 0x01 0x00 0x00 0x90841c4 0x01 0x00 0x00 0x90841c8 0x01 0x00 0x00 0x90841cc 0x01 0x00 0x00 0x92791a0 0x01 0x00 0x00 0x92f91b0 0x01 0x00 0x00 0x93791a0 0x01 0x00 0x00 0x93f91b0 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800ec 0x01 0x00 0x00 0x90800f8 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084194 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x9084900 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9358610 0x04 0x00 0x00 0x93d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x9320344 0x08 0x00 0x00 0x9320370 0x06 0x00 0x00 0x9320480 0x01 0x00 0x00 0x9322400 0x01 0x00 0x00 0x932240c 0x01 0x00 0x00 0x9323214 0x02 0x00 0x00 0x9323220 0x03 0x00 0x00 0x9323308 0x01 0x00 0x00 0x9323318 0x01 0x00 0x00 0x9332100 0x01 0x00 0x00 0x9336040 0x06 0x00 0x00 0x93360b0 0x01 0x00 0x00 0x933a004 0x04 0x00 0x00 0x933e030 0x02 0x00 0x00 0x9341000 0x01 0x00 0x00 0x9342028 0x01 0x00 0x00 0x9342044 0x03 0x00 0x00 0x9342070 0x01 0x00 0x00 0x9348030 0x01 0x00 0x00 0x9348048 0x08 0x00 0x00 0x93a0344 0x08 0x00 0x00 0x93a0370 0x06 0x00 0x00 0x93a0480 0x01 0x00 0x00 0x93a2400 0x01 0x00 0x00 0x93a240c 0x01 0x00 0x00 0x93a3214 0x02 0x00 0x00 0x93a3220 0x03 0x00 0x00 0x93a3308 0x01 0x00 0x00 0x93a3318 0x01 0x00 0x00 0x93b2100 0x01 0x00 0x00 0x93b6040 0x06 0x00 0x00 0x93b60b0 0x01 0x00 0x00 0x93ba004 0x04 0x00 0x00 0x93be030 0x02 0x00 0x00 0x93c1000 0x01 0x00 0x00 0x93c2028 0x01 0x00 0x00 0x93c2044 0x03 0x00 0x00 0x93c2070 0x01 0x00 0x00 0x93c8030 0x01 0x00 0x00 0x93c8048 0x08 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c1c 0x01 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c1c 0x01 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9370080 0x01 0x00 0x00 0x9370310 0x01 0x00 0x00 0x9370400 0x01 0x00 0x00 0x9370410 0x06 0x00 0x00 0x9370430 0x01 0x00 0x00 0x9370440 0x01 0x00 0x00 0x9370448 0x01 0x00 0x00 0x93704a0 0x01 0x00 0x00 0x93704b0 0x01 0x00 0x00 0x93704b8 0x02 0x00 0x00 0x93704d0 0x02 0x00 0x00 0x9371400 0x01 0x00 0x00 0x9371408 0x01 0x00 0x00 0x937341c 0x01 0x00 0x00 0x93753b0 0x01 0x00 0x00 0x9375804 0x01 0x00 0x00 0x9375c1c 0x01 0x00 0x00 0x9375c2c 0x01 0x00 0x00 0x9375c38 0x01 0x00 0x00 0x9376418 0x02 0x00 0x00 0x9379100 0x01 0x00 0x00 0x9379110 0x01 0x00 0x00 0x9379120 0x01 0x00 0x00 0x9379180 0x02 0x00 0x00 0x93f0080 0x01 0x00 0x00 0x93f0310 0x01 0x00 0x00 0x93f0400 0x01 0x00 0x00 0x93f0410 0x06 0x00 0x00 0x93f0430 0x01 0x00 0x00 0x93f0440 0x01 0x00 0x00 0x93f0448 0x01 0x00 0x00 0x93f04a0 0x01 0x00 0x00 0x93f04b0 0x01 0x00 0x00 0x93f04b8 0x02 0x00 0x00 0x93f04d0 0x02 0x00 0x00 0x93f1400 0x01 0x00 0x00 0x93f1408 0x01 0x00 0x00 0x93f341c 0x01 0x00 0x00 0x93f53b0 0x01 0x00 0x00 0x93f5804 0x01 0x00 0x00 0x93f5c1c 0x01 0x00 0x00 0x93f5c2c 0x01 0x00 0x00 0x93f5c38 0x01 0x00 0x00 0x93f6418 0x02 0x00 0x00 0x93f9100 0x01 0x00 0x00 0x93f9110 0x01 0x00 0x00 0x93f9120 0x01 0x00 0x00 0x93f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x9360080 0x01 0x00 0x00 0x9360400 0x01 0x00 0x00 0x9360410 0x03 0x00 0x00 0x9360420 0x02 0x00 0x00 0x9360430 0x01 0x00 0x00 0x9360440 0x01 0x00 0x00 0x9360448 0x01 0x00 0x00 0x93604a0 0x01 0x00 0x00 0x93604b0 0x01 0x00 0x00 0x93604b8 0x02 0x00 0x00 0x93604d0 0x02 0x00 0x00 0x9361400 0x01 0x00 0x00 0x9363410 0x01 0x00 0x00 0x93653b0 0x01 0x00 0x00 0x9365804 0x01 0x00 0x00 0x9365b1c 0x01 0x00 0x00 0x9365b2c 0x01 0x00 0x00 0x9365b38 0x01 0x00 0x00 0x9369100 0x01 0x00 0x00 0x9369108 0x01 0x00 0x00 0x9369110 0x01 0x00 0x00 0x9369118 0x01 0x00 0x00 0x9369120 0x01 0x00 0x00 0x9369180 0x02 0x00 0x00 0x93e0080 0x01 0x00 0x00 0x93e0400 0x01 0x00 0x00 0x93e0410 0x03 0x00 0x00 0x93e0420 0x02 0x00 0x00 0x93e0430 0x01 0x00 0x00 0x93e0440 0x01 0x00 0x00 0x93e0448 0x01 0x00 0x00 0x93e04a0 0x01 0x00 0x00 0x93e04b0 0x01 0x00 0x00 0x93e04b8 0x02 0x00 0x00 0x93e04d0 0x02 0x00 0x00 0x93e1400 0x01 0x00 0x00 0x93e3410 0x01 0x00 0x00 0x93e53b0 0x01 0x00 0x00 0x93e5804 0x01 0x00 0x00 0x93e5b1c 0x01 0x00 0x00 0x93e5b2c 0x01 0x00 0x00 0x93e5b38 0x01 0x00 0x00 0x93e9100 0x01 0x00 0x00 0x93e9108 0x01 0x00 0x00 0x93e9110 0x01 0x00 0x00 0x93e9118 0x01 0x00 0x00 0x93e9120 0x01 0x00 0x00 0x93e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9730868 0x01 0x00 0x00 0x9730870 0x01 0x00 0x00 0x9731004 0x01 0x00 0x00 0x973100c 0x01 0x00 0x00 0x9731014 0x01 0x00 0x00 0x9731204 0x01 0x00 0x00 0x973120c 0x01 0x00 0x00 0x9731214 0x01 0x00 0x00 0x9731504 0x01 0x00 0x00 0x973150c 0x01 0x00 0x00 0x9731514 0x01 0x00 0x00 0x9731604 0x01 0x00 0x00 0x9738100 0x01 0x00 0x00 0x973813c 0x01 0x00 0x00 0x9738500 0x01 0x00 0x00 0x973853c 0x01 0x00 0x00 0x9738a04 0x01 0x00 0x00 0x9738a18 0x01 0x00 0x00 0x9738ea8 0x01 0x00 0x00 0x9739044 0x01 0x00 0x00 0x973904c 0x01 0x00 0x00 0x9739054 0x01 0x00 0x00 0x973905c 0x01 0x00 0x00 0x973910c 0x02 0x00 0x00 0x9739204 0x01 0x00 0x00 0x973920c 0x01 0x00 0x00 0x9739238 0x01 0x00 0x00 0x9739240 0x01 0x00 0x00 0x973926c 0x01 0x00 0x00 0x9739394 0x01 0x00 0x00 0x973939c 0x01 0x00 0x00 0x9739704 0x01 0x00 0x00 0x973970c 0x01 0x00 0x00 0x9770868 0x01 0x00 0x00 0x9770870 0x01 0x00 0x00 0x9771004 0x01 0x00 0x00 0x977100c 0x01 0x00 0x00 0x9771014 0x01 0x00 0x00 0x9771204 0x01 0x00 0x00 0x977120c 0x01 0x00 0x00 0x9771214 0x01 0x00 0x00 0x9771504 0x01 0x00 0x00 0x977150c 0x01 0x00 0x00 0x9771514 0x01 0x00 0x00 0x9771604 0x01 0x00 0x00 0x9778100 0x01 0x00 0x00 0x977813c 0x01 0x00 0x00 0x9778500 0x01 0x00 0x00 0x977853c 0x01 0x00 0x00 0x9778a04 0x01 0x00 0x00 0x9778a18 0x01 0x00 0x00 0x9778ea8 0x01 0x00 0x00 0x9779044 0x01 0x00 0x00 0x977904c 0x01 0x00 0x00 0x9779054 0x01 0x00 0x00 0x977905c 0x01 0x00 0x00 0x977910c 0x02 0x00 0x00 0x9779204 0x01 0x00 0x00 0x977920c 0x01 0x00 0x00 0x9779238 0x01 0x00 0x00 0x9779240 0x01 0x00 0x00 0x977926c 0x01 0x00 0x00 0x9779394 0x01 0x00 0x00 0x977939c 0x01 0x00 0x00 0x9779704 0x01 0x00 0x00 0x977970c 0x01 0x00 0x00 0x910d100 0x03 0x00 0x00 0x914d100 0x03 0x00 0x00 0x918d100 0x04 0x00 0x00 0x91a5100 0x01 0x00 0x00 0x91ad100 0x01 0x00 0x00 0x177004 0x01 0x00 0x00 0x177008 0x01 0x00 0x00 0x17700c 0x01 0x00 0x00 0x177010 0x01 0x00 0x00 0x177014 0x01 0x00 0x00 0x177018 0x01 0x00 0x00 0x17701c 0x01 0x00 0x00 0x177020 0x01 0x00 0x00 0x17705c 0x01 0x00 0x00 0x177060 0x01 0x00 0x00 0x177064 0x01 0x00 0x00 0x177068 0x01 0x00 0x00 0x17709c 0x01 0x00 0x00 0x1770b8 0x01 0x00 0x00 0x610110 0x05 0x00>;
				qcom,curr-link-list = <0x06>;
			};

			link_list2 {
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800ec 0x01 0x00 0x00 0x90800f8 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084194 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x9084900 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9358610 0x04 0x00 0x00 0x93d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x9320344 0x08 0x00 0x00 0x9320370 0x06 0x00 0x00 0x9320480 0x01 0x00 0x00 0x9322400 0x01 0x00 0x00 0x932240c 0x01 0x00 0x00 0x9323214 0x02 0x00 0x00 0x9323220 0x03 0x00 0x00 0x9323308 0x01 0x00 0x00 0x9323318 0x01 0x00 0x00 0x9332100 0x01 0x00 0x00 0x9336040 0x06 0x00 0x00 0x93360b0 0x01 0x00 0x00 0x933a004 0x04 0x00 0x00 0x933e030 0x02 0x00 0x00 0x9341000 0x01 0x00 0x00 0x9342028 0x01 0x00 0x00 0x9342044 0x03 0x00 0x00 0x9342070 0x01 0x00 0x00 0x9348030 0x01 0x00 0x00 0x9348048 0x08 0x00 0x00 0x93a0344 0x08 0x00 0x00 0x93a0370 0x06 0x00 0x00 0x93a0480 0x01 0x00 0x00 0x93a2400 0x01 0x00 0x00 0x93a240c 0x01 0x00 0x00 0x93a3214 0x02 0x00 0x00 0x93a3220 0x03 0x00 0x00 0x93a3308 0x01 0x00 0x00 0x93a3318 0x01 0x00 0x00 0x93b2100 0x01 0x00 0x00 0x93b6040 0x06 0x00 0x00 0x93b60b0 0x01 0x00 0x00 0x93ba004 0x04 0x00 0x00 0x93be030 0x02 0x00 0x00 0x93c1000 0x01 0x00 0x00 0x93c2028 0x01 0x00 0x00 0x93c2044 0x03 0x00 0x00 0x93c2070 0x01 0x00 0x00 0x93c8030 0x01 0x00 0x00 0x93c8048 0x08 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c1c 0x01 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c1c 0x01 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9370080 0x01 0x00 0x00 0x9370310 0x01 0x00 0x00 0x9370400 0x01 0x00 0x00 0x9370410 0x06 0x00 0x00 0x9370430 0x01 0x00 0x00 0x9370440 0x01 0x00 0x00 0x9370448 0x01 0x00 0x00 0x93704a0 0x01 0x00 0x00 0x93704b0 0x01 0x00 0x00 0x93704b8 0x02 0x00 0x00 0x93704d0 0x02 0x00 0x00 0x9371400 0x01 0x00 0x00 0x9371408 0x01 0x00 0x00 0x937341c 0x01 0x00 0x00 0x93753b0 0x01 0x00 0x00 0x9375804 0x01 0x00 0x00 0x9375c1c 0x01 0x00 0x00 0x9375c2c 0x01 0x00 0x00 0x9375c38 0x01 0x00 0x00 0x9376418 0x02 0x00 0x00 0x9379100 0x01 0x00 0x00 0x9379110 0x01 0x00 0x00 0x9379120 0x01 0x00 0x00 0x9379180 0x02 0x00 0x00 0x93f0080 0x01 0x00 0x00 0x93f0310 0x01 0x00 0x00 0x93f0400 0x01 0x00 0x00 0x93f0410 0x06 0x00 0x00 0x93f0430 0x01 0x00 0x00 0x93f0440 0x01 0x00 0x00 0x93f0448 0x01 0x00 0x00 0x93f04a0 0x01 0x00 0x00 0x93f04b0 0x01 0x00 0x00 0x93f04b8 0x02 0x00 0x00 0x93f04d0 0x02 0x00 0x00 0x93f1400 0x01 0x00 0x00 0x93f1408 0x01 0x00 0x00 0x93f341c 0x01 0x00 0x00 0x93f53b0 0x01 0x00 0x00 0x93f5804 0x01 0x00 0x00 0x93f5c1c 0x01 0x00 0x00 0x93f5c2c 0x01 0x00 0x00 0x93f5c38 0x01 0x00 0x00 0x93f6418 0x02 0x00 0x00 0x93f9100 0x01 0x00 0x00 0x93f9110 0x01 0x00 0x00 0x93f9120 0x01 0x00 0x00 0x93f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x9360080 0x01 0x00 0x00 0x9360400 0x01 0x00 0x00 0x9360410 0x03 0x00 0x00 0x9360420 0x02 0x00 0x00 0x9360430 0x01 0x00 0x00 0x9360440 0x01 0x00 0x00 0x9360448 0x01 0x00 0x00 0x93604a0 0x01 0x00 0x00 0x93604b0 0x01 0x00 0x00 0x93604b8 0x02 0x00 0x00 0x93604d0 0x02 0x00 0x00 0x9361400 0x01 0x00 0x00 0x9363410 0x01 0x00 0x00 0x93653b0 0x01 0x00 0x00 0x9365804 0x01 0x00 0x00 0x9365b1c 0x01 0x00 0x00 0x9365b2c 0x01 0x00 0x00 0x9365b38 0x01 0x00 0x00 0x9369100 0x01 0x00 0x00 0x9369108 0x01 0x00 0x00 0x9369110 0x01 0x00 0x00 0x9369118 0x01 0x00 0x00 0x9369120 0x01 0x00 0x00 0x9369180 0x02 0x00 0x00 0x93e0080 0x01 0x00 0x00 0x93e0400 0x01 0x00 0x00 0x93e0410 0x03 0x00 0x00 0x93e0420 0x02 0x00 0x00 0x93e0430 0x01 0x00 0x00 0x93e0440 0x01 0x00 0x00 0x93e0448 0x01 0x00 0x00 0x93e04a0 0x01 0x00 0x00 0x93e04b0 0x01 0x00 0x00 0x93e04b8 0x02 0x00 0x00 0x93e04d0 0x02 0x00 0x00 0x93e1400 0x01 0x00 0x00 0x93e3410 0x01 0x00 0x00 0x93e53b0 0x01 0x00 0x00 0x93e5804 0x01 0x00 0x00 0x93e5b1c 0x01 0x00 0x00 0x93e5b2c 0x01 0x00 0x00 0x93e5b38 0x01 0x00 0x00 0x93e9100 0x01 0x00 0x00 0x93e9108 0x01 0x00 0x00 0x93e9110 0x01 0x00 0x00 0x93e9118 0x01 0x00 0x00 0x93e9120 0x01 0x00 0x00 0x93e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9730868 0x01 0x00 0x00 0x9730870 0x01 0x00 0x00 0x9731004 0x01 0x00 0x00 0x973100c 0x01 0x00 0x00 0x9731014 0x01 0x00 0x00 0x9731204 0x01 0x00 0x00 0x973120c 0x01 0x00 0x00 0x9731214 0x01 0x00 0x00 0x9731504 0x01 0x00 0x00 0x973150c 0x01 0x00 0x00 0x9731514 0x01 0x00 0x00 0x9731604 0x01 0x00 0x00 0x9738100 0x01 0x00 0x00 0x973813c 0x01 0x00 0x00 0x9738500 0x01 0x00 0x00 0x973853c 0x01 0x00 0x00 0x9738a04 0x01 0x00 0x00 0x9738a18 0x01 0x00 0x00 0x9738ea8 0x01 0x00 0x00 0x9739044 0x01 0x00 0x00 0x973904c 0x01 0x00 0x00 0x9739054 0x01 0x00 0x00 0x973905c 0x01 0x00 0x00 0x973910c 0x02 0x00 0x00 0x9739204 0x01 0x00 0x00 0x973920c 0x01 0x00 0x00 0x9739238 0x01 0x00 0x00 0x9739240 0x01 0x00 0x00 0x973926c 0x01 0x00 0x00 0x9739394 0x01 0x00 0x00 0x973939c 0x01 0x00 0x00 0x9739704 0x01 0x00 0x00 0x973970c 0x01 0x00 0x00 0x9770868 0x01 0x00 0x00 0x9770870 0x01 0x00 0x00 0x9771004 0x01 0x00 0x00 0x977100c 0x01 0x00 0x00 0x9771014 0x01 0x00 0x00 0x9771204 0x01 0x00 0x00 0x977120c 0x01 0x00 0x00 0x9771214 0x01 0x00 0x00 0x9771504 0x01 0x00 0x00 0x977150c 0x01 0x00 0x00 0x9771514 0x01 0x00 0x00 0x9771604 0x01 0x00 0x00 0x9778100 0x01 0x00 0x00 0x977813c 0x01 0x00 0x00 0x9778500 0x01 0x00 0x00 0x977853c 0x01 0x00 0x00 0x9778a04 0x01 0x00 0x00 0x9778a18 0x01 0x00 0x00 0x9778ea8 0x01 0x00 0x00 0x9779044 0x01 0x00 0x00 0x977904c 0x01 0x00 0x00 0x9779054 0x01 0x00 0x00 0x977905c 0x01 0x00 0x00 0x977910c 0x02 0x00 0x00 0x9779204 0x01 0x00 0x00 0x977920c 0x01 0x00 0x00 0x9779238 0x01 0x00 0x00 0x9779240 0x01 0x00 0x00 0x977926c 0x01 0x00 0x00 0x9779394 0x01 0x00 0x00 0x977939c 0x01 0x00 0x00 0x9779704 0x01 0x00 0x00 0x977970c 0x01 0x00 0x00 0x910d100 0x03 0x00 0x00 0x914d100 0x03 0x00 0x00 0x918d100 0x04 0x00 0x00 0x91a5100 0x01 0x00 0x00 0x91ad100 0x01 0x00 0x00 0x610110 0x05 0x00 0x01 0x6e0a00c 0x600007 0x01 0x01 0x6e0a01c 0x136800 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136810 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136820 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136830 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136840 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136850 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136860 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x136870 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3e9a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c0a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d1a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3d6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3e8a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3eea0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b1a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3b6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c2a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c5a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a01c 0x3c6a0 0x01 0x01 0x6e0a01c 0x1368a0 0x01 0x00 0x6e0a014 0x01 0x01 0x01 0x6e0a014 0x2000c 0x01 0x01 0x6e0a01c 0x368b0 0x01 0x01 0x6e0a01c 0xba8 0x01 0x01 0x6e0a01c 0x13b6a0 0x01 0x01 0x6e0a01c 0xf1e000 0x01 0x01 0x6e0a008 0x07 0x01 0x00 0x9067e00 0x7c 0x00>;
				qcom,curr-link-list = <0xff>;
			};

			link_list@4 {
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800ec 0x01 0x00 0x00 0x90800f8 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084194 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x9084900 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9358610 0x04 0x00 0x00 0x93d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x9320344 0x08 0x00 0x00 0x9320370 0x06 0x00 0x00 0x9320480 0x01 0x00 0x00 0x9322400 0x01 0x00 0x00 0x932240c 0x01 0x00 0x00 0x9323214 0x02 0x00 0x00 0x9323220 0x03 0x00 0x00 0x9323308 0x01 0x00 0x00 0x9323318 0x01 0x00 0x00 0x9332100 0x01 0x00 0x00 0x9336040 0x06 0x00 0x00 0x93360b0 0x01 0x00 0x00 0x933a004 0x04 0x00 0x00 0x933e030 0x02 0x00 0x00 0x9341000 0x01 0x00 0x00 0x9342028 0x01 0x00 0x00 0x9342044 0x03 0x00 0x00 0x9342070 0x01 0x00 0x00 0x9348030 0x01 0x00 0x00 0x9348048 0x08 0x00 0x00 0x93a0344 0x08 0x00 0x00 0x93a0370 0x06 0x00 0x00 0x93a0480 0x01 0x00 0x00 0x93a2400 0x01 0x00 0x00 0x93a240c 0x01 0x00 0x00 0x93a3214 0x02 0x00 0x00 0x93a3220 0x03 0x00 0x00 0x93a3308 0x01 0x00 0x00 0x93a3318 0x01 0x00 0x00 0x93b2100 0x01 0x00 0x00 0x93b6040 0x06 0x00 0x00 0x93b60b0 0x01 0x00 0x00 0x93ba004 0x04 0x00 0x00 0x93be030 0x02 0x00 0x00 0x93c1000 0x01 0x00 0x00 0x93c2028 0x01 0x00 0x00 0x93c2044 0x03 0x00 0x00 0x93c2070 0x01 0x00 0x00 0x93c8030 0x01 0x00 0x00 0x93c8048 0x08 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c1c 0x01 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c1c 0x01 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9370080 0x01 0x00 0x00 0x9370310 0x01 0x00 0x00 0x9370400 0x01 0x00 0x00 0x9370410 0x06 0x00 0x00 0x9370430 0x01 0x00 0x00 0x9370440 0x01 0x00 0x00 0x9370448 0x01 0x00 0x00 0x93704a0 0x01 0x00 0x00 0x93704b0 0x01 0x00 0x00 0x93704b8 0x02 0x00 0x00 0x93704d0 0x02 0x00 0x00 0x9371400 0x01 0x00 0x00 0x9371408 0x01 0x00 0x00 0x937341c 0x01 0x00 0x00 0x93753b0 0x01 0x00 0x00 0x9375804 0x01 0x00 0x00 0x9375c1c 0x01 0x00 0x00 0x9375c2c 0x01 0x00 0x00 0x9375c38 0x01 0x00 0x00 0x9376418 0x02 0x00 0x00 0x9379100 0x01 0x00 0x00 0x9379110 0x01 0x00 0x00 0x9379120 0x01 0x00 0x00 0x9379180 0x02 0x00 0x00 0x93f0080 0x01 0x00 0x00 0x93f0310 0x01 0x00 0x00 0x93f0400 0x01 0x00 0x00 0x93f0410 0x06 0x00 0x00 0x93f0430 0x01 0x00 0x00 0x93f0440 0x01 0x00 0x00 0x93f0448 0x01 0x00 0x00 0x93f04a0 0x01 0x00 0x00 0x93f04b0 0x01 0x00 0x00 0x93f04b8 0x02 0x00 0x00 0x93f04d0 0x02 0x00 0x00 0x93f1400 0x01 0x00 0x00 0x93f1408 0x01 0x00 0x00 0x93f341c 0x01 0x00 0x00 0x93f53b0 0x01 0x00 0x00 0x93f5804 0x01 0x00 0x00 0x93f5c1c 0x01 0x00 0x00 0x93f5c2c 0x01 0x00 0x00 0x93f5c38 0x01 0x00 0x00 0x93f6418 0x02 0x00 0x00 0x93f9100 0x01 0x00 0x00 0x93f9110 0x01 0x00 0x00 0x93f9120 0x01 0x00 0x00 0x93f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x9360080 0x01 0x00 0x00 0x9360400 0x01 0x00 0x00 0x9360410 0x03 0x00 0x00 0x9360420 0x02 0x00 0x00 0x9360430 0x01 0x00 0x00 0x9360440 0x01 0x00 0x00 0x9360448 0x01 0x00 0x00 0x93604a0 0x01 0x00 0x00 0x93604b0 0x01 0x00 0x00 0x93604b8 0x02 0x00 0x00 0x93604d0 0x02 0x00 0x00 0x9361400 0x01 0x00 0x00 0x9363410 0x01 0x00 0x00 0x93653b0 0x01 0x00 0x00 0x9365804 0x01 0x00 0x00 0x9365b1c 0x01 0x00 0x00 0x9365b2c 0x01 0x00 0x00 0x9365b38 0x01 0x00 0x00 0x9369100 0x01 0x00 0x00 0x9369108 0x01 0x00 0x00 0x9369110 0x01 0x00 0x00 0x9369118 0x01 0x00 0x00 0x9369120 0x01 0x00 0x00 0x9369180 0x02 0x00 0x00 0x93e0080 0x01 0x00 0x00 0x93e0400 0x01 0x00 0x00 0x93e0410 0x03 0x00 0x00 0x93e0420 0x02 0x00 0x00 0x93e0430 0x01 0x00 0x00 0x93e0440 0x01 0x00 0x00 0x93e0448 0x01 0x00 0x00 0x93e04a0 0x01 0x00 0x00 0x93e04b0 0x01 0x00 0x00 0x93e04b8 0x02 0x00 0x00 0x93e04d0 0x02 0x00 0x00 0x93e1400 0x01 0x00 0x00 0x93e3410 0x01 0x00 0x00 0x93e53b0 0x01 0x00 0x00 0x93e5804 0x01 0x00 0x00 0x93e5b1c 0x01 0x00 0x00 0x93e5b2c 0x01 0x00 0x00 0x93e5b38 0x01 0x00 0x00 0x93e9100 0x01 0x00 0x00 0x93e9108 0x01 0x00 0x00 0x93e9110 0x01 0x00 0x00 0x93e9118 0x01 0x00 0x00 0x93e9120 0x01 0x00 0x00 0x93e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9730868 0x01 0x00 0x00 0x9730870 0x01 0x00 0x00 0x9731004 0x01 0x00 0x00 0x973100c 0x01 0x00 0x00 0x9731014 0x01 0x00 0x00 0x9731204 0x01 0x00 0x00 0x973120c 0x01 0x00 0x00 0x9731214 0x01 0x00 0x00 0x9731504 0x01 0x00 0x00 0x973150c 0x01 0x00 0x00 0x9731514 0x01 0x00 0x00 0x9731604 0x01 0x00 0x00 0x9738100 0x01 0x00 0x00 0x973813c 0x01 0x00 0x00 0x9738500 0x01 0x00 0x00 0x973853c 0x01 0x00 0x00 0x9738a04 0x01 0x00 0x00 0x9738a18 0x01 0x00 0x00 0x9738ea8 0x01 0x00 0x00 0x9739044 0x01 0x00 0x00 0x973904c 0x01 0x00 0x00 0x9739054 0x01 0x00 0x00 0x973905c 0x01 0x00 0x00 0x973910c 0x02 0x00 0x00 0x9739204 0x01 0x00 0x00 0x973920c 0x01 0x00 0x00 0x9739238 0x01 0x00 0x00 0x9739240 0x01 0x00 0x00 0x973926c 0x01 0x00 0x00 0x9739394 0x01 0x00 0x00 0x973939c 0x01 0x00 0x00 0x9739704 0x01 0x00 0x00 0x973970c 0x01 0x00 0x00 0x9770868 0x01 0x00 0x00 0x9770870 0x01 0x00 0x00 0x9771004 0x01 0x00 0x00 0x977100c 0x01 0x00 0x00 0x9771014 0x01 0x00 0x00 0x9771204 0x01 0x00 0x00 0x977120c 0x01 0x00 0x00 0x9771214 0x01 0x00 0x00 0x9771504 0x01 0x00 0x00 0x977150c 0x01 0x00 0x00 0x9771514 0x01 0x00 0x00 0x9771604 0x01 0x00 0x00 0x9778100 0x01 0x00 0x00 0x977813c 0x01 0x00 0x00 0x9778500 0x01 0x00 0x00 0x977853c 0x01 0x00 0x00 0x9778a04 0x01 0x00 0x00 0x9778a18 0x01 0x00 0x00 0x9778ea8 0x01 0x00 0x00 0x9779044 0x01 0x00 0x00 0x977904c 0x01 0x00 0x00 0x9779054 0x01 0x00 0x00 0x977905c 0x01 0x00 0x00 0x977910c 0x02 0x00 0x00 0x9779204 0x01 0x00 0x00 0x977920c 0x01 0x00 0x00 0x9779238 0x01 0x00 0x00 0x9779240 0x01 0x00 0x00 0x977926c 0x01 0x00 0x00 0x9779394 0x01 0x00 0x00 0x977939c 0x01 0x00 0x00 0x9779704 0x01 0x00 0x00 0x977970c 0x01 0x00 0x00 0x910d100 0x03 0x00 0x00 0x914d100 0x03 0x00 0x00 0x918d100 0x04 0x00 0x00 0x91a5100 0x01 0x00 0x00 0x91ad100 0x01 0x00 0x00 0x177004 0x01 0x00 0x00 0x177008 0x01 0x00 0x00 0x17700c 0x01 0x00 0x00 0x177010 0x01 0x00 0x00 0x177014 0x01 0x00 0x00 0x177018 0x01 0x00 0x00 0x17701c 0x01 0x00 0x00 0x177020 0x01 0x00 0x00 0x17705c 0x01 0x00 0x00 0x177060 0x01 0x00 0x00 0x177064 0x01 0x00 0x00 0x177068 0x01 0x00 0x00 0x17709c 0x01 0x00 0x00 0x1770b8 0x01 0x00 0x00 0x610110 0x05 0x00 0x00 0x1741008 0x01 0x00 0x02 0x09 0x00 0x00 0x00 0x1741010 0x01 0x00 0x00 0x1741014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1740010 0x01 0x00 0x00 0x1740020 0x08 0x00 0x00 0x174c048 0x01 0x00 0x00 0x169e008 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x169e010 0x01 0x00 0x00 0x169e014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1680248 0x01 0x00 0x00 0x16e6008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16e6010 0x01 0x00 0x00 0x16e6014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1706008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1706010 0x01 0x00 0x00 0x1706014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1706088 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1706090 0x01 0x00 0x00 0x1706094 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1706108 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1706110 0x01 0x00 0x00 0x1706114 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x1706188 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1706190 0x01 0x00 0x00 0x1706194 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e8048 0x01 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700020 0x08 0x00 0x00 0x170b048 0x01 0x00>;
				qcom,curr-link-list = <0x04>;
			};

			link_list3 {
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x18200400 0x01 0x00 0x00 0x18200404 0x01 0x00 0x00 0x18200408 0x01 0x00 0x00 0x18200038 0x01 0x00 0x00 0x18200040 0x01 0x00 0x00 0x18200048 0x01 0x00 0x00 0x18220038 0x01 0x00 0x00 0x18220040 0x01 0x00 0x00 0x182200d0 0x01 0x00 0x00 0x18200030 0x01 0x00 0x00 0x18200010 0x01 0x00 0x00 0x1822000c 0x01 0x00 0x00 0x18220d14 0x01 0x00 0x00 0x18220fb4 0x01 0x00 0x00 0x18221254 0x01 0x00 0x00 0x182214f4 0x01 0x00 0x00 0x18221794 0x01 0x00 0x00 0x18221a34 0x01 0x00 0x00 0x18221cd4 0x01 0x00 0x00 0x18221f74 0x01 0x00 0x00 0x18220d18 0x01 0x00 0x00 0x18220fb8 0x01 0x00 0x00 0x18221258 0x01 0x00 0x00 0x182214f8 0x01 0x00 0x00 0x18221798 0x01 0x00 0x00 0x18221a38 0x01 0x00 0x00 0x18221cd8 0x01 0x00 0x00 0x18221f78 0x01 0x00 0x00 0x18220d00 0x01 0x00 0x00 0x18220d04 0x01 0x00 0x00 0x18220d1c 0x01 0x00 0x00 0x18220fbc 0x01 0x00 0x00 0x1822125c 0x01 0x00 0x00 0x182214fc 0x01 0x00 0x00 0x1822179c 0x01 0x00 0x00 0x18221a3c 0x01 0x00 0x00 0x18221cdc 0x01 0x00 0x00 0x18221f7c 0x01 0x00 0x00 0x18221274 0x01 0x00 0x00 0x18221288 0x01 0x00 0x00 0x1822129c 0x01 0x00 0x00 0x182212b0 0x01 0x00 0x00 0x182212c4 0x01 0x00 0x00 0x182212d8 0x01 0x00 0x00 0x182212ec 0x01 0x00 0x00 0x18221300 0x01 0x00 0x00 0x18221314 0x01 0x00 0x00 0x18221328 0x01 0x00 0x00 0x1822133c 0x01 0x00 0x00 0x18221350 0x01 0x00 0x00 0x18221364 0x01 0x00 0x00 0x18221378 0x01 0x00 0x00 0x1822138c 0x01 0x00 0x00 0x182213a0 0x01 0x00 0x00 0x18221514 0x01 0x00 0x00 0x18221528 0x01 0x00 0x00 0x1822153c 0x01 0x00 0x00 0x18221550 0x01 0x00 0x00 0x18221564 0x01 0x00 0x00 0x18221578 0x01 0x00 0x00 0x1822158c 0x01 0x00 0x00 0x182215a0 0x01 0x00 0x00 0x182215b4 0x01 0x00 0x00 0x182215c8 0x01 0x00 0x00 0x182215dc 0x01 0x00 0x00 0x182215f0 0x01 0x00 0x00 0x18221604 0x01 0x00 0x00 0x18221618 0x01 0x00 0x00 0x1822162c 0x01 0x00 0x00 0x18221640 0x01 0x00 0x00 0x182217b4 0x01 0x00 0x00 0x182217c8 0x01 0x00 0x00 0x182217dc 0x01 0x00 0x00 0x182217f0 0x01 0x00 0x00 0x18221804 0x01 0x00 0x00 0x18221818 0x01 0x00 0x00 0x1822182c 0x01 0x00 0x00 0x18221840 0x01 0x00 0x00 0x18221854 0x01 0x00 0x00 0x18221868 0x01 0x00 0x00 0x1822187c 0x01 0x00 0x00 0x18221890 0x01 0x00 0x00 0x182218a4 0x01 0x00 0x00 0x182218b8 0x01 0x00 0x00 0x182218cc 0x01 0x00 0x00 0x182218e0 0x01 0x00 0x00 0x18221a54 0x01 0x00 0x00 0x18221a68 0x01 0x00 0x00 0x18221a7c 0x01 0x00 0x00 0x18221a90 0x01 0x00 0x00 0x18221aa4 0x01 0x00 0x00 0x18221ab8 0x01 0x00 0x00 0x18221acc 0x01 0x00 0x00 0x18221ae0 0x01 0x00 0x00 0x18221af4 0x01 0x00 0x00 0x18221b08 0x01 0x00 0x00 0x18221b1c 0x01 0x00 0x00 0x18221b30 0x01 0x00 0x00 0x18221b44 0x01 0x00 0x00 0x18221b58 0x01 0x00 0x00 0x18221b6c 0x01 0x00 0x00 0x18221b80 0x01 0x00 0x00 0x18221cf4 0x01 0x00 0x00 0x18221d08 0x01 0x00 0x00 0x18221d1c 0x01 0x00 0x00 0x18221d30 0x01 0x00 0x00 0x18221d44 0x01 0x00 0x00 0x18221d58 0x01 0x00 0x00 0x18221d6c 0x01 0x00 0x00 0x18221d80 0x01 0x00 0x00 0x18221d94 0x01 0x00 0x00 0x18221da8 0x01 0x00 0x00 0x18221dbc 0x01 0x00 0x00 0x18221dd0 0x01 0x00 0x00 0x18221de4 0x01 0x00 0x00 0x18221df8 0x01 0x00 0x00 0x18221e0c 0x01 0x00 0x00 0x18221e20 0x01 0x00 0x00 0x18221f94 0x01 0x00 0x00 0x18221fa8 0x01 0x00 0x00 0x18221fbc 0x01 0x00 0x00 0x18221fd0 0x01 0x00 0x00 0x18221fe4 0x01 0x00 0x00 0x18221ff8 0x01 0x00 0x00 0x1822200c 0x01 0x00 0x00 0x18222020 0x01 0x00 0x00 0x18222034 0x01 0x00 0x00 0x18222048 0x01 0x00 0x00 0x1822205c 0x01 0x00 0x00 0x18222070 0x01 0x00 0x00 0x18222084 0x01 0x00 0x00 0x18222098 0x01 0x00 0x00 0x182220ac 0x01 0x00 0x00 0x182220c0 0x01 0x00 0x00 0x18221278 0x01 0x00 0x00 0x1822128c 0x01 0x00 0x00 0x182212a0 0x01 0x00 0x00 0x182212b4 0x01 0x00 0x00 0x182212c8 0x01 0x00 0x00 0x182212dc 0x01 0x00 0x00 0x182212f0 0x01 0x00 0x00 0x18221304 0x01 0x00 0x00 0x18221318 0x01 0x00 0x00 0x1822132c 0x01 0x00 0x00 0x18221340 0x01 0x00 0x00 0x18221354 0x01 0x00 0x00 0x18221368 0x01 0x00 0x00 0x1822137c 0x01 0x00 0x00 0x18221390 0x01 0x00 0x00 0x182213a4 0x01 0x00 0x00 0x18221518 0x01 0x00 0x00 0x1822152c 0x01 0x00 0x00 0x18221540 0x01 0x00 0x00 0x18221554 0x01 0x00 0x00 0x18221568 0x01 0x00 0x00 0x1822157c 0x01 0x00 0x00 0x18221590 0x01 0x00 0x00 0x182215a4 0x01 0x00 0x00 0x182215b8 0x01 0x00 0x00 0x182215cc 0x01 0x00 0x00 0x182215e0 0x01 0x00 0x00 0x182215f4 0x01 0x00 0x00 0x18221608 0x01 0x00 0x00 0x1822161c 0x01 0x00 0x00 0x18221630 0x01 0x00 0x00 0x18221644 0x01 0x00 0x00 0x182217b8 0x01 0x00 0x00 0x182217cc 0x01 0x00 0x00 0x182217e0 0x01 0x00 0x00 0x182217f4 0x01 0x00 0x00 0x18221808 0x01 0x00 0x00 0x1822181c 0x01 0x00 0x00 0x18221830 0x01 0x00 0x00 0x18221844 0x01 0x00 0x00 0x18221858 0x01 0x00 0x00 0x1822186c 0x01 0x00 0x00 0x18221880 0x01 0x00 0x00 0x18221894 0x01 0x00 0x00 0x182218a8 0x01 0x00 0x00 0x182218bc 0x01 0x00 0x00 0x182218d0 0x01 0x00 0x00 0x182218e4 0x01 0x00 0x00 0x18221a58 0x01 0x00 0x00 0x18221a6c 0x01 0x00 0x00 0x18221a80 0x01 0x00 0x00 0x18221a94 0x01 0x00 0x00 0x18221aa8 0x01 0x00 0x00 0x18221abc 0x01 0x00 0x00 0x18221ad0 0x01 0x00 0x00 0x18221ae4 0x01 0x00 0x00 0x18221af8 0x01 0x00 0x00 0x18221b0c 0x01 0x00 0x00 0x18221b20 0x01 0x00 0x00 0x18221b34 0x01 0x00 0x00 0x18221b48 0x01 0x00 0x00 0x18221b5c 0x01 0x00 0x00 0x18221b70 0x01 0x00 0x00 0x18221b84 0x01 0x00 0x00 0x18221cf8 0x01 0x00 0x00 0x18221d0c 0x01 0x00 0x00 0x18221d20 0x01 0x00 0x00 0x18221d34 0x01 0x00 0x00 0x18221d48 0x01 0x00 0x00 0x18221d5c 0x01 0x00 0x00 0x18221d70 0x01 0x00 0x00 0x18221d84 0x01 0x00 0x00 0x18221d98 0x01 0x00 0x00 0x18221dac 0x01 0x00 0x00 0x18221dc0 0x01 0x00 0x00 0x18221dd4 0x01 0x00 0x00 0x18221de8 0x01 0x00 0x00 0x18221dfc 0x01 0x00 0x00 0x18221e10 0x01 0x00 0x00 0x18221e24 0x01 0x00 0x00 0x18221f98 0x01 0x00 0x00 0x18221fac 0x01 0x00 0x00 0x18221fc0 0x01 0x00 0x00 0x18221fd4 0x01 0x00 0x00 0x18221fe8 0x01 0x00 0x00 0x18221ffc 0x01 0x00 0x00 0x18222010 0x01 0x00 0x00 0x18222024 0x01 0x00 0x00 0x18222038 0x01 0x00 0x00 0x1822204c 0x01 0x00 0x00 0x18222060 0x01 0x00 0x00 0x18222074 0x01 0x00 0x00 0x18222088 0x01 0x00 0x00 0x1822209c 0x01 0x00 0x00 0x182220b0 0x01 0x00 0x00 0x182220c4 0x01 0x00>;
				qcom,curr-link-list = <0xff>;
			};
		};

		regulator-l4i {
			regulator-max-microvolt = <0x2c4fc0>;
			regulator-min-microvolt = <0x292340>;
			regulator-name = "pm8008i_l4";
			compatible = "qcom,stub-regulator";
			phandle = <0x418>;
		};

		i3c-master@a84000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x03>;
			pinctrl-0 = <0x1f5>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			qcom,ibi-ctrl-id = <0x01>;
			clocks = <0x30 0x66 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			interrupts-extended = <0x01 0x00 0x162 0x04 0x29 0x21 0x04 0x29 0x20 0x04>;
			compatible = "qcom,geni-i3c";
			pinctrl-1 = <0x1f6>;
			status = "disabled";
			reg = <0xa84000 0x4000 0xeca0000 0x10000>;
			phandle = <0x4bd>;
		};

		apps_iommu_coherent_test_device {
			iommus = <0x28 0x7e1 0x00>;
			dma-coherent;
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
		};

		cti@6831000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-iris_dl_cti";
			compatible = "arm,primecell";
			reg = <0x6831000 0x1000>;
			phandle = <0x49d>;
		};

		qcom,camera-flash0 {
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x646>;
			cell-index = <0x00>;
			compatible = "qcom,camera-flash";
			pinctrl-1 = <0x647>;
			status = "ok";
			phandle = <0x64c>;
		};

		qcom,gdsc@177004 {
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			regulator-name = "gcc_ufs_phy_gdsc";
			compatible = "qcom,gdsc";
			reg = <0x177004 0x04>;
			phandle = <0x3b7>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x4d8>;
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			interrupts-extended = <0x2bf 0x00 0x00>;
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,qup_uart@998000 {
			pinctrl-names = "default\0active\0sleep";
			pinctrl-2 = <0x1d4>;
			pinctrl-0 = <0x1d2>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x25f 0x04>;
			clocks = <0x30 0x5e 0x30 0x7e 0x30 0x7f>;
			qcom,wrapper-core = <0x1cf>;
			compatible = "qcom,msm-geni-serial-hs";
			pinctrl-1 = <0x1d3>;
			status = "disabled";
			reg = <0x998000 0x4000>;
			phandle = <0x4ad>;
		};

		kgsl-smmu@3da0000 {
			#global-interrupts = <0x02>;
			#address-cells = <0x01>;
			dma-coherent;
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0gpu_cc_hlos1_vote_gpu_smmu_clk\0gpu_cc_cx_gmu_clk\0gpu_cc_hub_cx_int_clk\0gpu_cc_hub_aon_clk";
			reg-names = "base\0tcu-base";
			interrupts = <0x00 0x2a0 0x04 0x00 0x2a1 0x04 0x00 0x2a6 0x04 0x00 0x2a7 0x04 0x00 0x2a8 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04>;
			clocks = <0x30 0x2f 0x30 0x30 0x34 0x00 0x34 0x10 0x34 0x04 0x34 0x14 0x34 0x12>;
			qcom,actlr = <0x00 0x400 0x32b 0x01 0x400 0x32b 0x02 0x400 0x32b 0x04 0x400 0x32b 0x05 0x400 0x32b 0x07 0x400 0x32b>;
			#size-cells = <0x01>;
			qcom,skip-init;
			qcom,regulator-names = "vdd";
			vdd-supply = <0xea>;
			qcom,use-3-lvl-tables;
			#iommu-cells = <0x02>;
			compatible = "qcom,qsmmu-v500";
			ranges;
			reg = <0x3da0000 0x20000 0x3dc2000 0x20>;
			phandle = <0xef>;
			qcom,power-always-on;
			qcom,split-tables;

			gfx_0_tbu@3dc5000 {
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc5000 0x1000 0x3dc2200 0x08>;
				phandle = <0x426>;
			};

			gfx_1_tbu@3dc9000 {
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc9000 0x1000 0x3dc2208 0x08>;
				phandle = <0x427>;
			};
		};

		qcom,cpu4-cpu-l3-tbl {
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xad700 0x1dc13000 0xea600 0x249f0000 0x127500 0x34a49000 0x15f900 0x3ef14800 0x1af400 0x4a62f800 0x203a00 0x4ef6d800 0x24ea00 0x5a688800 0x2b5c00 0x5efc6800>;
			phandle = <0xa9>;
		};

		qcom,smp2p-modem {
			qcom,local-pid = <0x00>;
			interrupts = <0x02 0x02 0x01>;
			interrupt-parent = <0x2c>;
			qcom,remote-pid = <0x01>;
			compatible = "qcom,smp2p";
			mboxes = <0x2c 0x02 0x02>;
			qcom,smem = <0x1b3 0x1ac>;

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				#interrupt-cells = <0x02>;
				phandle = <0xcb>;
				interrupt-controller;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				#interrupt-cells = <0x02>;
				phandle = <0xbb>;
				interrupt-controller;
			};

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xbc>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xca>;
			};
		};

		dummy_sink {
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			compatible = "qcom,coresight-dummy";
			phandle = <0x436>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xfc>;
						phandle = <0xfb>;
					};
				};
			};
		};

		cam_ven,cam-sbi {
			num-sbi = <0x01>;
			compat-hw-name = "cam_ven,cam-sbi";
			compatible = "qcom,sbi";
			status = "ok";
			arch-compat = "sbi";
		};

		cti@6019000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti9";
			compatible = "arm,primecell";
			reg = <0x6019000 0x1000>;
			phandle = <0x48e>;
		};

		hsphy@88e4000 {
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clock-names = "ref_clk_src";
			reg-names = "hsusb_phy_base";
			resets = <0x30 0x15>;
			clocks = <0x37 0x00>;
			vdd-supply = <0x1e>;
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e4000 0x114>;
			phandle = <0xf5>;
			reset-names = "phy_reset";
			vdda33-supply = <0x1d>;
			vdda18-supply = <0x24>;
		};

		qcom,cam-jpeg {
			num-jpeg-enc = <0x01>;
			num-jpeg-dma = <0x01>;
			compat-hw-name = "qcom,jpegenc\0qcom,jpegdma";
			compatible = "qcom,cam-jpeg";
			status = "ok";
		};

		qcom,qupv3_1_geni_se@ac0000 {
			iommus = <0x28 0x43 0x00>;
			qcom,msm-bus,vectors-bus-ids = <0x23 0x247 0x09 0x200>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			compatible = "qcom,qupv3-geni-se";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			reg = <0xac0000 0x2000>;
			phandle = <0x1f4>;
			qcom,iommu-dma = "fastmap";
		};

		qcom,gdsc@ad0a004 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,retain-regs;
			clocks = <0x30 0x15>;
			regulator-name = "cam_cc_ife_0_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			reg = <0xad0a004 0x04>;
			phandle = <0x2b9>;
		};

		regulator-l3i {
			regulator-max-microvolt = <0x2dc6c0>;
			regulator-min-microvolt = <0x292340>;
			regulator-name = "pm8008i_l3";
			compatible = "qcom,stub-regulator";
			phandle = <0x417>;
		};

		funnel@6985000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-turing";
			compatible = "arm,primecell";
			reg = <0x6985000 0x1000>;
			phandle = <0x466>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x19e>;
						phandle = <0x1a1>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x19f>;
						phandle = <0x1a2>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1a0>;
						phandle = <0x197>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						source = <0x19a>;
						remote-endpoint = <0x199>;
						phandle = <0x147>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						source = <0x19c>;
						remote-endpoint = <0x19b>;
						phandle = <0x148>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x19d>;
						phandle = <0x139>;
					};
				};
			};
		};

		syscon@3d91540 {
			compatible = "syscon";
			reg = <0x3d91540 0x04>;
			phandle = <0x3c>;
		};

		ssusb@a600000 {
			iommus = <0x28 0x00 0x00>;
			dma-ranges;
			#address-cells = <0x01>;
			dma-coherent;
			interconnect-names = "usb-ddr\0usb-ipa\0ddr-usb";
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk";
			interconnects = <0x90 0x35 0x8d 0x200 0x90 0x35 0x92 0x212 0x91 0x02 0x92 0x231>;
			reg-names = "core_base";
			samsung,cc_dir = <0x93 0x51 0x00>;
			resets = <0x30 0x1a>;
			clocks = <0x30 0xb2 0x30 0x19 0x30 0x12 0x30 0xb5 0x30 0xb8>;
			qcom,use-pdc-interrupts;
			#size-cells = <0x01>;
			qcom,pm-qos-latency = <0x2c>;
			interrupts-extended = <0x29 0x0e 0x01 0x01 0x00 0x82 0x04 0x29 0x11 0x04 0x29 0x0f 0x01>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			compatible = "qcom,dwc-usb3-msm";
			ranges;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			qcom,core-clk-rate = <0xbebc200>;
			reg = <0xa600000 0x100000>;
			phandle = <0x29b>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			reset-names = "core_reset";
			USB3_GDSC-supply = <0xf0>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,iommu-dma = "atomic";

			dwc3@a600000 {
				linux,sysdev_is_parent;
				snps,hird-threshold = [00];
				tx-fifo-resize;
				snps,is-utmi-l1-suspend;
				snps,dis_u2_susphy_quirk;
				interrupts = <0x00 0x85 0x04>;
				compatible = "snps,dwc3";
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				reg = <0xa600000 0xd93c>;
				usb-phy = <0xf1 0xf2>;
				dr_mode = "otg";
				maximum-speed = "super-speed";
				snps,ssp-u3-u0-quirk;
			};

			qcom,usbbam@a704000 {
				qcom,disable-clk-gating;
				qcom,usb-bam-num-pipes = <0x04>;
				interrupts = <0x00 0x84 0x04>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				compatible = "qcom,usb-bam-msm";
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,reset-bam-on-connect;
				reg = <0xa704000 0x17000>;
				qcom,usb-bam-override-threshold = <0x4001>;

				qcom,pipe0 {
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,data-fifo-offset = <0x00>;
					qcom,usb-bam-mem-type = <0x02>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,peer-bam = <0x00>;
					qcom,dir = <0x01>;
					label = "ssusb-qdss-in-0";
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,pipe-num = <0x00>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		cti@6e03000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			compatible = "arm,primecell";
			reg = <0x6e03000 0x1000>;
			phandle = <0x47a>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			reg = <0x1fc0000 0x30000>;
			phandle = <0x03>;
		};

		etm@7140000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2e 0x00>;
			cpu = <0x11>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			compatible = "arm,primecell";
			reg = <0x7140000 0x1000>;
			phandle = <0x46d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bc>;
						phandle = <0x1c5>;
					};
				};
			};
		};

		cti@6016000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti6";
			compatible = "arm,primecell";
			reg = <0x6016000 0x1000>;
			phandle = <0x48b>;
		};

		qcom,cpu7-cpu-ddr-qoslatfloor {
			governor = "mem_latency";
			compatible = "qcom,devfreq-qoslat";
			phandle = <0xb4>;
			mboxes = <0x02 0x00>;
			operating-points-v2 = <0xa0>;
		};

		qcom,glink {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,glink";
			ranges;

			adsp {
				transport = "smem";
				interrupts = <0x03 0x00 0x01>;
				qcom,glink-label = "lpass";
				interrupt-parent = <0x2c>;
				label = "adsp";
				qcom,remote-pid = <0x02>;
				phandle = <0xb5>;
				mboxes = <0x2c 0x03 0x00>;
				mbox-names = "adsp_smem";

				qcom,adsp_glink_ssr {
					qcom,notify-edges = <0xb6 0xb8>;
					qcom,glink-channels = "glink_ssr";
				};

				qcom,msm_fastrpc_rpmsg {
					qcom,intents = <0x64 0x40>;
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
				};

				qcom,adsp_qrtr {
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,glink-channels = "IPCRTR";
				};
			};

			spss {
				reg-names = "qcom,spss-addr\0qcom,spss-size";
				transport = "spss";
				interrupts = <0x10 0x00 0x04>;
				qcom,glink-label = "spss";
				interrupt-parent = <0x2c>;
				label = "spss";
				qcom,remote-pid = <0x08>;
				reg = <0x1885008 0x08 0x1885010 0x04>;
				phandle = <0xb7>;
				mboxes = <0x2c 0x10 0x00>;
				mbox-names = "spss_spss";

				qcom,spss_glink_ssr {
					qcom,notify-edges = <0xb8>;
					qcom,glink-channels = "glink_ssr";
				};
			};

			cdsp {
				transport = "smem";
				interrupts = <0x06 0x00 0x01>;
				qcom,glink-label = "cdsp";
				interrupt-parent = <0x2c>;
				label = "cdsp";
				qcom,remote-pid = <0x05>;
				phandle = <0x3f4>;
				mboxes = <0x2c 0x06 0x00>;
				mbox-names = "dsps_smem";

				qcom,cdsp_qrtr {
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,glink-channels = "IPCRTR";
				};

				qcom,msm_fastrpc_rpmsg {
					qcom,intents = <0x64 0x40>;
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
				};

				qcom,msm_cdsprm_rpmsg {
					qcom,intents = <0x20 0x0c>;
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";

					qcom,msm_cdsp_rm {
						qcom,qos-maxhold-ms = <0x14>;
						compatible = "qcom,msm-cdsp-rm";
						phandle = <0x3f5>;
						qcom,qos-latency-us = <0x46>;
					};
				};
			};

			dsps {
				transport = "smem";
				interrupts = <0x04 0x00 0x01>;
				qcom,glink-label = "dsps";
				interrupt-parent = <0x2c>;
				label = "slpi";
				qcom,remote-pid = <0x03>;
				phandle = <0xb6>;
				mboxes = <0x2c 0x04 0x00>;
				mbox-names = "dsps_smem";

				qcom,slpi_qrtr {
					qcom,net-id = <0x02>;
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,glink-channels = "IPCRTR";
				};

				qcom,msm_fastrpc_rpmsg {
					qcom,intents = <0x64 0x40>;
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
				};

				qcom,slpi_glink_ssr {
					qcom,notify-edges = <0xb5 0xb8>;
					qcom,glink-channels = "glink_ssr";
				};
			};

			modem {
				transport = "smem";
				interrupts = <0x02 0x00 0x01>;
				qcom,glink-label = "mpss";
				interrupt-parent = <0x2c>;
				label = "modem";
				qcom,remote-pid = <0x01>;
				phandle = <0xb8>;
				mboxes = <0x2c 0x02 0x00>;
				mbox-names = "mpss_smem";

				qcom,modem_qrtr {
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,glink-channels = "IPCRTR";
				};

				qcom,modem_glink_ssr {
					qcom,notify-edges = <0xb5 0xb6 0xb7>;
					qcom,glink-channels = "glink_ssr";
				};

				qcom,modem_ds {
					qcom,intents = <0x4000 0x02>;
					qcom,glink-channels = "DS";
				};
			};
		};

		jtagmm@7240000 {
			clock-names = "core_clk";
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x12>;
			reg = <0x7240000 0x1000>;
			phandle = <0x3ad>;
		};

		tpdm@6801000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-modem-1";
			compatible = "arm,primecell";
			status = "disabled";
			reg = <0x6801000 0x1000>;
			phandle = <0x44c>;
			qcom,msr-fix-req;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x135>;
						phandle = <0x133>;
					};
				};
			};
		};

		qcom,smem {
			memory-region = <0x95>;
			compatible = "qcom,smem";
			phandle = <0x3d8>;
			hwlocks = <0x96 0x03>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x27e>;
		};

		qcom,dsi-display@2 {
			label = "ss_dsi_panel_S6E3FAB_AMB623ZF01_HD";
			phandle = <0x5cb>;
		};

		interconnect@16e0000 {
			clocks = <0x30 0x10 0x30 0x12 0x30 0x13>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voters = <0x8a>;
			compatible = "qcom,lahaina-aggre1_noc";
			reg = <0x16e0000 0x1f180>;
			phandle = <0x90>;
			qcom,bcm-voter-names = "hlos";
		};

		va_npl_clk {
			qcom,codec-ext-clk-src = <0x0a>;
			#clock-cells = <0x01>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x58f>;
			qcom,codec-lpass-clk-id = <0x310>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
		};

		regulator-l2i {
			regulator-max-microvolt = <0x119400>;
			qcom,hpm-min-load = <0x7530>;
			regulator-min-microvolt = <0xe6780>;
			regulator-name = "pm8008i_l2";
			compatible = "qcom,stub-regulator";
			phandle = <0x416>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x4f1>;
			qcom,dba-bridge-chip = "adv7533";
		};

		cti@6013000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti3";
			compatible = "arm,primecell";
			reg = <0x6013000 0x1000>;
			phandle = <0x488>;
		};

		tpdm@6844000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-lpass";
			compatible = "arm,primecell";
			reg = <0x6844000 0x1000>;
			phandle = <0x168>;
			qcom,msr-fix-req;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x156>;
						phandle = <0x155>;
					};
				};
			};
		};

		qcom,dsi-display-secondary {
			pinctrl-names = "panel_active\0panel_suspend";
			avdd-supply = <0x5c6>;
			qcom,panel-te-source = <0x01>;
			pinctrl-0 = <0x5c7 0x5c8>;
			clock-names = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0\0mux_byte_clk1\0mux_pixel_clk1\0cphy_byte_clk1\0cphy_pixel_clk1\0mdp_core_clk";
			clocks = <0x522 0x06 0x522 0x09 0x522 0x12 0x522 0x15 0x523 0x20 0x523 0x23 0x523 0x2c 0x523 0x2f 0x32 0x28>;
			label = "secondary";
			vdd-supply = <0x2e2>;
			qcom,dsi-phy = <0x522 0x523>;
			qcom,demura-panel-id = <0x00 0x00>;
			compatible = "qcom,dsi-display";
			vddio-supply = <0x27>;
			pinctrl-1 = <0x5c9 0x5ca>;
			phandle = <0x5ce>;
			qcom,dsi-ctrl = <0x520 0x521>;
			qcom,dsi-default-panel = <0x5cb>;
			qcom,mdp = <0x298>;
			qcom,platform-te-gpio = <0x93 0x53 0x00>;
		};

		qcom,ife0 {
			camss-supply = <0x29e>;
			clock-control-debugfs = "true";
			clock-names = "ife_0_ahb\0ife_0_areg\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks-option = <0x33 0x2e>;
			reg-names = "ife\0cam_camnoc";
			clock-rates-option = <0x2aea5400>;
			reg-cam-base = <0xb4000 0x42000>;
			ife0-supply = <0x2b9>;
			cell-index = <0x00>;
			interrupts = <0x00 0x1d1 0x01>;
			clocks = <0x33 0x26 0x33 0x27 0x33 0x2a 0x33 0x29 0x33 0x28>;
			ubwc-static-cfg = <0x1026 0x1036>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			cam_hw_pid = <0x1c 0x04 0x10 0x08>;
			compatible = "qcom,vfe580";
			src-clock-name = "ife_clk_src";
			status = "ok";
			clock-names-option = "ife_dsp_clk";
			interrupt-names = "ife";
			reg = <0xacb4000 0xd000 0xac42000 0x8000>;
			regulator-names = "camss\0ife0";
			phandle = <0x55f>;
			clock-rates = <0x00 0x00 0x14257880 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00>;
		};

		cti@6c2b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-dlct_cti1";
			compatible = "arm,primecell";
			reg = <0x6c2b000 0x1000>;
			phandle = <0x484>;
		};

		qcrypto@1de0000 {
			iommus = <0x28 0x584 0x11 0x28 0x594 0x11>;
			qcom,ce-hw-shared;
			interconnect-names = "data_path";
			qcom,ce-device = <0x00>;
			interconnects = <0x8c 0x25 0x8d 0x200>;
			reg-names = "crypto-base\0crypto-bam-base";
			qcom,use-sw-aes-xts-algo;
			qcom,clk-mgmt-sus-res;
			qcom,bam-ee = <0x00>;
			interrupts = <0x00 0x110 0x04>;
			qcom,use-sw-aead-algo;
			compatible = "qcom,qcrypto";
			qcom,no-clock-support;
			qcom,bam-pipe-pair = <0x02>;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aes-ccm-algo;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			phandle = <0x40c>;
			qcom,smmu-s1-enable;
			qcom,use-sw-hmac-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,ce-hw-instance = <0x00>;
			qcom,iommu-dma = "atomic";
		};

		qcom,cpu0-cpu-l3-lat {
			interconnects = <0x9e 0x00 0x9e 0x01>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			phandle = <0xa1>;
		};

		qcom,msm-pcm-voice {
			qcom,destroy-cvd;
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x236>;
		};

		qcom,msm-dai-tdm-pri-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x00>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			phandle = <0x4f4>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x00>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x25d>;
			};
		};

		cx_sdpm@0x00634000 {
			clock-names = "cam_cc_csi0phytiimer\0ufs_phy";
			clocks = <0x33 0x10 0x30 0xa1>;
			compatible = "qcom,sdpm";
			cam_cc_csi0phytiimer-supply = <0x29d>;
			reg = <0x634000 0x1000>;
			csr-id = <0x05 0x07>;
		};

		spi@884000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x21e>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x247 0x04>;
			clocks = <0x30 0x74 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x21f>;
			status = "disabled";
			reg = <0x884000 0x4000>;
			phandle = <0x4ce>;
			dmas = <0x21d 0x00 0x01 0x01 0x40 0x00 0x21d 0x01 0x01 0x01 0x40 0x00>;
		};

		qcom,cpu4-llcc-ddr-lat {
			interconnects = <0x8d 0x03 0x8d 0x200>;
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc-ddr";
			phandle = <0xaf>;
			qcom,active-only;
			operating-points-v2 = <0x9c>;
		};

		sdhci@8804000 {
			iommus = <0x28 0x4a0 0x00>;
			pinctrl-names = "default\0sleep";
			dma-coherent;
			qcom,large-address-bus;
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			qcom,vdd-voltage-level = <0x2d0370 0x2d2a80>;
			qcom,restore-after-cx-collapse;
			pinctrl-0 = <0x2f6>;
			clock-names = "iface\0core";
			qcom,bus-width = <0x04>;
			interconnects = <0x8c 0x31 0x8d 0x200 0x91 0x02 0x92 0x229>;
			reg-names = "hc_mem";
			qcom,msm-bus,name = "sdhc2";
			interrupts = <0x00 0xcf 0x04 0x00 0xdf 0x04>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc02a560>;
			clocks = <0x30 0x84 0x30 0x85>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,num-cases = <0x08>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			vdd-supply = <0x26>;
			compatible = "qcom,sdhci-msm-v5";
			qcom,devfreq,freq-table = <0x2faf080 0xc02a560>;
			vdd-io-supply = <0x25>;
			pinctrl-1 = <0x2f7>;
			qcom,vdd-current-level = <0xc8 0xc3500>;
			status = "disabled";
			qcom,dll-hsr-list = <0x7642c 0xa800 0x10 0x2c010800 0x80040868>;
			interrupt-names = "hc_irq\0pwr_irq";
			reg = <0x8804000 0x1000>;
			phandle = <0x3d6>;
			qcom,msm-bus,vectors-KBps = <0x00 0x00 0x00 0x00 0x416 0x640 0x640 0x640 0xcc3e 0x13880 0x13880 0x13880 0xff50 0x186a0 0x186a0 0x186a0 0x1fe9e 0x30d40 0x208c8 0x208c8 0x3fd3e 0x30d40 0x249f0 0x249f0 0x3fd3e 0x61a80 0x493e0 0x493e0 0x146cc2 0x3e8000 0x146cc2 0x3e8000>;
			cd-gpios = <0x93 0x5c 0x01>;
			qcom,bus-speed-mode = "SDR12\0SDR25\0SDR50\0DDR50\0SDR104";
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			qcom,vdd-io-voltage-level = <0x1b9680 0x2d2a80>;
			qcom,iommu-dma = "bypass";

			qos0 {
				mask = <0x0f>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf0>;
				vote = <0x2c>;
			};
		};

		cti@6010000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti0";
			compatible = "arm,primecell";
			reg = <0x6010000 0x1000>;
			phandle = <0x102>;
		};

		tpdm@6841000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-prng";
			compatible = "arm,primecell";
			reg = <0x6841000 0x1000>;
			phandle = <0x451>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x152>;
						phandle = <0x14a>;
					};
				};
			};
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x512>;
		};

		regulator-l1i {
			regulator-max-microvolt = <0x10d880>;
			qcom,hpm-min-load = <0x7530>;
			regulator-min-microvolt = <0xf4240>;
			regulator-name = "pm8008i_l1";
			compatible = "qcom,stub-regulator";
			phandle = <0x415>;
		};

		qrng@10d3000 {
			interconnect-names = "data_path";
			clock-names = "km_clk_src";
			interconnects = <0x91 0x02 0x92 0x210>;
			qcom,no-qrng-config;
			clocks = <0x37 0x18>;
			compatible = "qcom,msm-rng";
			reg = <0x10d3000 0x1000>;
			phandle = <0x40a>;
		};

		i2c@20 {
			pinctrl-names = "default";
			#address-cells = <0x01>;
			pinctrl-0 = <0x66d>;
			cell-index = <0x14>;
			#size-cells = <0x00>;
			compatible = "i2c-gpio";
			status = "okay";
			phandle = <0x76f>;
			gpios = <0x93 0x68 0x00 0x93 0x69 0x00>;

			digital_hall@10 {
				akm,pol = <0x00 0x01 0x00 0x00>;
				akm,threshold_z = <0x00 0x00>;
				akm,drdy_en = <0x00>;
				akm,threshold_x = <0x00 0x00>;
				akm,err_en = <0x01>;
				akm,measurement_number = <0x05>;
				akm,threshold_v = <0x00 0x00>;
				dvdd-supply = <0x66e>;
				akm,smr = <0x00>;
				interrupts = <0x50 0x00>;
				interrupt-parent = <0x93>;
				akm,sw_en = <0x00 0x01 0x00 0x00>;
				akm,sdr = <0x01>;
				pullup-supply = <0x2da>;
				compatible = "akm";
				akm,threshold_y = <0x640 0x41a>;
				status = "okay";
				reg = <0x10>;
				phandle = <0x770>;
			};
		};

		funnel@7800000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-apss";
			compatible = "arm,primecell";
			reg = <0x7800000 0x1000>;
			phandle = <0x474>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1c4>;
						phandle = <0x1bb>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1cb>;
						phandle = <0x1c2>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x1c9>;
						phandle = <0x1c0>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1c7>;
						phandle = <0x1be>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1c5>;
						phandle = <0x1bc>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1ca>;
						phandle = <0x1c1>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1c8>;
						phandle = <0x1bf>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1c6>;
						phandle = <0x1bd>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c3>;
						phandle = <0x1b9>;
					};
				};
			};
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x23a>;
		};

		etm@7740000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2e 0x00>;
			cpu = <0x17>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm7";
			compatible = "arm,primecell";
			reg = <0x7740000 0x1000>;
			phandle = <0x473>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c2>;
						phandle = <0x1cb>;
					};
				};
			};
		};

		qcom,cpu5-cpu-l3-lat {
			interconnects = <0x9e 0x00 0x9e 0x06>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			phandle = <0xaa>;
		};

		qcom,mdss_dsi_phy0@ae94900 {
			pll-label = "dsi_pll_5nm";
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg-names = "dsi_phy\0pll_base\0gdsc_base\0dyn_refresh_base";
			cell-index = <0x00>;
			memory-region = <0x299>;
			#clock-cells = <0x01>;
			label = "dsi-phy-0";
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			compatible = "qcom,dsi-phy-v4.2";
			vdda-0p9-supply = <0x1e>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0xae94400 0x800 0xae94900 0x27c 0xaf03000 0x08 0xae94200 0x100>;
			phandle = <0x522>;
			qcom,dsi-pll-ssc-en;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-max-voltage = <0xd6d80>;
					reg = <0x00>;
					qcom,supply-min-voltage = <0xd6d80>;
				};
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			phandle = <0x4f8>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x261>;
			};
		};

		qcom,gdsc@ad07004 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			clocks = <0x30 0x15>;
			regulator-name = "cam_cc_bps_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			reg = <0xad07004 0x04>;
			phandle = <0x2bd>;
		};

		qcom,msm-dai-tdm-pri-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x00>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			phandle = <0x4f3>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x00>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x25c>;
			};
		};

		tpdm@6e10000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-ddr-ch02";
			compatible = "arm,primecell";
			reg = <0x6e10000 0x1000>;
			phandle = <0x16a>;
			qcom,msr-fix-req;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ac>;
						phandle = <0x1a9>;
					};
				};
			};
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x511>;
		};

		qcom,wil6210 {
			pinctrl-names = "default";
			pinctrl-0 = <0xe0>;
			clock-names = "rf_clk";
			clocks = <0x37 0x10>;
			qcom,use-ap-power-save;
			qcom,keep-radio-on-during-sleep;
			compatible = "qcom,wil6210";
			qcom,wigig-en = <0x93 0x2f 0x00>;
			qcom,use-ext-supply;
			status = "ok";
			qcom,pcie-parent = <0xdf>;
			qcom,use-ext-clocks;
			phandle = <0x40f>;
			vdd-s1c-supply = <0xdb>;
			qcom,11ad-bus-bw,name = "wil6210";
			qcom,11ad-bus-bw,vectors-KBps = <0x64 0x200 0x00 0x00 0x64 0x200 0x927c0 0xc3500 0x64 0x200 0x13d620 0x13d620>;
			qcom,11ad-bus-bw,num-paths = <0x01>;
			qcom,11ad-bus-bw,num-cases = <0x03>;
		};

		qcom,gpi-dma@900000 {
			iommus = <0x28 0x5b6 0x00>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x7e>;
			qcom,static-gpii-mask = <0x01>;
			reg-names = "gpi-top";
			interrupts = <0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04 0x00 0xf9 0x04 0x00 0xfa 0x04 0x00 0xfb 0x04 0x00 0xfc 0x04 0x00 0xfd 0x04 0x00 0xfe 0x04 0x00 0xff 0x04>;
			qcom,ev-factor = <0x02>;
			compatible = "qcom,gpi-dma";
			qcom,le-vm;
			status = "ok";
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0x0c>;
			reg = <0x900000 0x60000>;
			phandle = <0x1d7>;
			#dma-cells = <0x05>;
		};

		funnel@6e22000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-ddr-ch13";
			compatible = "arm,primecell";
			reg = <0x6e22000 0x1000>;
			phandle = <0x469>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ab>;
						phandle = <0x1ad>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1aa>;
						phandle = <0x1a5>;
					};
				};
			};
		};

		i2c@888000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x22a>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts = <0x00 0x248 0x04>;
			clocks = <0x30 0x76 0x30 0x82 0x30 0x83>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x212>;
			dma-names = "tx\0rx";
			compatible = "qcom,i2c-geni";
			pinctrl-1 = <0x22b>;
			status = "disabled";
			reg = <0x888000 0x4000>;
			phandle = <0x4d4>;
			dmas = <0x21d 0x00 0x02 0x03 0x40 0x00 0x21d 0x01 0x02 0x03 0x40 0x00>;
		};

		qcom,gdsc@18d004 {
			qcom,collapse-vote = <0x3b 0x01>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			regulator-name = "gcc_pcie_1_gdsc";
			compatible = "qcom,gdsc";
			reg = <0x18d004 0x04>;
			phandle = <0x291>;
		};

		cti@7320000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			cpu = <0x13>;
			coresight-name = "coresight-cti-cpu3";
			compatible = "arm,primecell";
			reg = <0x7320000 0x1000>;
			phandle = <0x498>;
		};

		qcom,dsi-display@0 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD";
			phandle = <0x75b>;
		};

		interconnect@1700000 {
			clocks = <0x30 0x0b 0x30 0x0c 0x30 0x0e 0x30 0x10 0x37 0x16>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voters = <0x8a>;
			compatible = "qcom,lahaina-aggre2_noc";
			reg = <0x1700000 0x3d180>;
			phandle = <0x8c>;
			qcom,bcm-voter-names = "hlos";
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x3b9>;

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					phandle = <0x76>;
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x02>;
				};

				cdsp_hw {
					phandle = <0x3d0>;
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x02>;
				};
			};

			modem {
				qcom,instance-id = <0x00>;

				modem_mmw_skin3_dsc {
					phandle = <0x3c8>;
					qcom,qmi-dev-name = "mmw_skin3_dsc";
					#cooling-cells = <0x02>;
				};

				modem_mmw2 {
					phandle = <0x3cb>;
					qcom,qmi-dev-name = "mmw2";
					#cooling-cells = <0x02>;
				};

				modem_pa_fr1 {
					phandle = <0x3bb>;
					qcom,qmi-dev-name = "pa_fr1";
					#cooling-cells = <0x02>;
				};

				modem_mmw_skin2 {
					phandle = <0x3bf>;
					qcom,qmi-dev-name = "mmw_skin2";
					#cooling-cells = <0x02>;
				};

				modem_mmw0 {
					phandle = <0x3c9>;
					qcom,qmi-dev-name = "mmw0";
					#cooling-cells = <0x02>;
				};

				modem_wlan {
					phandle = <0x3cf>;
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x02>;
				};

				modem_mmw_skin0 {
					phandle = <0x3bd>;
					qcom,qmi-dev-name = "mmw_skin0";
					#cooling-cells = <0x02>;
				};

				modem_mmw_skin0_dsc {
					phandle = <0x3c5>;
					qcom,qmi-dev-name = "mmw_skin0_dsc";
					#cooling-cells = <0x02>;
				};

				modem_tj {
					phandle = <0x43>;
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x02>;
				};

				modem_skin_lte_dsc {
					phandle = <0x3c3>;
					qcom,qmi-dev-name = "modem_skin_lte_dsc";
					#cooling-cells = <0x02>;
				};

				modem_pa {
					phandle = <0x3ba>;
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x02>;
				};

				modem_pa_dsc {
					phandle = <0x3c1>;
					qcom,qmi-dev-name = "pa_dsc";
					#cooling-cells = <0x02>;
				};

				modem_mmw_skin1_dsc {
					phandle = <0x3c6>;
					qcom,qmi-dev-name = "mmw_skin1_dsc";
					#cooling-cells = <0x02>;
				};

				modem_mmw3 {
					phandle = <0x3cc>;
					qcom,qmi-dev-name = "mmw3";
					#cooling-cells = <0x02>;
				};

				modem_skin_nr_dsc {
					phandle = <0x3c4>;
					qcom,qmi-dev-name = "modem_skin_nr_dsc";
					#cooling-cells = <0x02>;
				};

				modem_mmw_skin3 {
					phandle = <0x3c0>;
					qcom,qmi-dev-name = "mmw_skin3";
					#cooling-cells = <0x02>;
				};

				modem_mmw1 {
					phandle = <0x3ca>;
					qcom,qmi-dev-name = "mmw1";
					#cooling-cells = <0x02>;
				};

				modem_skin {
					phandle = <0x3bc>;
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x02>;
				};

				modem_mmw_skin1 {
					phandle = <0x3be>;
					qcom,qmi-dev-name = "mmw_skin1";
					#cooling-cells = <0x02>;
				};

				modem_charge_state {
					phandle = <0x3ce>;
					qcom,qmi-dev-name = "charge_state";
					#cooling-cells = <0x02>;
				};

				modem_mmw_skin2_dsc {
					phandle = <0x3c7>;
					qcom,qmi-dev-name = "mmw_skin2_dsc";
					#cooling-cells = <0x02>;
				};

				modem_bcl {
					phandle = <0x3cd>;
					qcom,qmi-dev-name = "vbatt_low";
					#cooling-cells = <0x02>;
				};

				modem_pa_fr1_dsc {
					phandle = <0x3c2>;
					qcom,qmi-dev-name = "pa_fr1_dsc";
					#cooling-cells = <0x02>;
				};
			};
		};

		qcom,jpegenc {
			cam_hw_rd_mid = <0x00>;
			clock-names = "jpegenc_clk_src\0jpegenc_clk";
			reg-names = "jpege_hw";
			reg-cam-base = <0x53000>;
			cell-index = <0x00>;
			camss-vdd-supply = <0x29e>;
			interrupts = <0x00 0x1da 0x01>;
			clocks = <0x33 0x4d 0x33 0x4c>;
			clock-cntl-level = "nominal";
			cam_hw_pid = <0x19 0x1a>;
			compatible = "qcom,cam_jpeg_enc";
			src-clock-name = "jpegenc_clk_src";
			status = "ok";
			interrupt-names = "jpeg";
			reg = <0xac53000 0x4000>;
			regulator-names = "camss-vdd";
			phandle = <0x56d>;
			clock-rates = <0x23c34600 0x00>;
			cam_hw_wr_mid = <0x01>;
		};

		qcom,smp2p_interrupt_qvrexternal_5_out {
			qcom,smem-state-names = "qvrexternal-smp2p-out";
			compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
			qcom,smem-states = <0x293 0x00>;
		};

		tx_npl_clk {
			qcom,codec-ext-clk-src = <0x08>;
			#clock-cells = <0x01>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x589>;
			qcom,codec-lpass-clk-id = <0x30d>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
		};

		rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		replicator@6046000 {
			clock-names = "apb_pclk";
			reg-names = "replicator-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-replicator-qdss";
			compatible = "arm,coresight-dynamic-replicator\0arm,primecell";
			reg = <0x6046000 0x1000>;
			phandle = <0x434>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xf7>;
						phandle = <0xfa>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf8>;
						phandle = <0x104>;
					};
				};
			};
		};

		l3_cpu@18590000 {
			clock-names = "xo\0alternate";
			clocks = <0x37 0x00 0x30 0x27>;
			#interconnect-cells = <0x01>;
			compatible = "qcom,lahaina-epss-l3-cpu";
			reg = <0x18590000 0x4000>;
			phandle = <0x9e>;
		};

		sec_smem@0 {
			compatible = "samsung,sec-smem";
			status = "okay";
		};

		qcom,svm_neuron_block {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "qcom,neuron-service";

			channel@0 {
				peer-name = <0x02>;
				qcom,primary;
				class = "message-queue";
				haven-label = <0x01>;
				compatible = "qcom,neuron-channel-haven-shmem";
				direction = "receive";
				shared-buffer = <0x2a>;
				reg = <0x00>;
				max-size = <0x00 0x10000>;
			};

			protocol {
				compatible = "qcom,neuron-protocol-block";
				processes = "server";
			};

			application {
				compatible = "qcom,neuron-block-server";
			};

			channel@1 {
				peer-name = <0x02>;
				qcom,primary;
				class = "message-queue";
				haven-label = <0x02>;
				compatible = "qcom,neuron-channel-haven-shmem";
				direction = "send";
				shared-buffer = <0x2b>;
				reg = <0x01>;
				max-size = <0x00 0x10000>;
			};
		};

		qcom,gdsc@3d9106c {
			hw-ctrl-addr = <0x3c>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			qcom,clk-dis-wait-val = <0x08>;
			regulator-name = "gpu_cc_cx_gdsc";
			compatible = "qcom,gdsc";
			reg = <0x3d9106c 0x04>;
			phandle = <0xea>;
		};

		tpdm@6830000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-video";
			compatible = "arm,primecell";
			reg = <0x6830000 0x1000>;
			phandle = <0x162>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x194>;
						phandle = <0x193>;
					};
				};
			};
		};

		qcom,smp2p-dsps {
			qcom,local-pid = <0x00>;
			interrupts = <0x04 0x02 0x01>;
			interrupt-parent = <0x2c>;
			qcom,remote-pid = <0x03>;
			compatible = "qcom,smp2p";
			mboxes = <0x2c 0x04 0x02>;
			qcom,smem = <0x1e1 0x1ae>;

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				#interrupt-cells = <0x02>;
				phandle = <0xcf>;
				interrupt-controller;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				#interrupt-cells = <0x02>;
				phandle = <0x98>;
				interrupt-controller;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x97>;
			};

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xd0>;
			};
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x238>;
		};

		turing_etm0 {
			qcom,inst-id = <0x0d>;
			coresight-name = "coresight-turing-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b5>;
						phandle = <0x198>;
					};
				};
			};
		};

		tsens@c223000 {
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts-extended = <0x29 0x1b 0x04 0x29 0x1d 0x04 0x29 0x15 0x04>;
			#thermal-sensor-cells = <0x01>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower\0tsens-critical\0tsens-0C";
			reg = <0xc223000 0x08 0xc265000 0x1ff>;
			phandle = <0x41>;
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		spi@994000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1de>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x25e 0x04>;
			clocks = <0x30 0x5c 0x30 0x7e 0x30 0x7f>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1cf>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x1df>;
			status = "disabled";
			reg = <0x994000 0x4000>;
			phandle = <0x4b2>;
			dmas = <0x1d7 0x00 0x05 0x01 0x40 0x00 0x1d7 0x01 0x05 0x01 0x40 0x00>;
		};

		qfprom@784000 {
			#address-cells = <0x01>;
			read-only;
			#size-cells = <0x01>;
			compatible = "qcom,qfprom";
			ranges;
			reg = <0x784000 0x3000>;
			phandle = <0x410>;

			gpu_speed_bin@17b {
				bits = <0x05 0x03>;
				reg = <0x17b 0x01>;
				phandle = <0x295>;
			};
		};

		qcom,gdsc@17d06c {
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
			compatible = "qcom,gdsc";
			reg = <0x17d06c 0x04>;
			phandle = <0xee>;
		};

		qcom,pcie1_msi@17a10040 {
			interrupts = <0x00 0x320 0x01 0x00 0x321 0x01 0x00 0x322 0x01 0x00 0x323 0x01 0x00 0x324 0x01 0x00 0x325 0x01 0x00 0x326 0x01 0x00 0x327 0x01 0x00 0x328 0x01 0x00 0x329 0x01 0x00 0x32a 0x01 0x00 0x32b 0x01 0x00 0x32c 0x01 0x00 0x32d 0x01 0x00 0x32e 0x01 0x00 0x32f 0x01 0x00 0x330 0x01 0x00 0x331 0x01 0x00 0x332 0x01 0x00 0x333 0x01 0x00 0x334 0x01 0x00 0x335 0x01 0x00 0x336 0x01 0x00 0x337 0x01 0x00 0x338 0x01 0x00 0x339 0x01 0x00 0x33a 0x01 0x00 0x33b 0x01 0x00 0x33c 0x01 0x00 0x33d 0x01 0x00 0x33e 0x01 0x00 0x33f 0x01>;
			interrupt-parent = <0x01>;
			msi-controller;
			compatible = "qcom,pci-msi";
			status = "disabled";
			reg = <0x17a10040 0x00>;
			phandle = <0x28d>;
		};

		qcom,msm-dai-tdm-tert-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			phandle = <0x4f7>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x260>;
			};
		};

		qcom,gdsc@ad0c120 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,retain-regs;
			clocks = <0x30 0x15>;
			regulator-name = "cam_cc_titan_top_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			reg = <0xad0c120 0x04>;
			phandle = <0x29e>;
		};

		tpdm@6b0c000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-swao-prio-3";
			compatible = "arm,primecell";
			reg = <0x6b0c000 0x1000>;
			phandle = <0x440>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x117>;
						phandle = <0x112>;
					};
				};
			};
		};

		interconnect@1740000 {
			#interconnect-cells = <0x01>;
			qcom,bcm-voters = <0x8a 0x8b>;
			compatible = "qcom,lahaina-mmss_noc";
			reg = <0x1740000 0x1f080>;
			phandle = <0xc7>;
			qcom,bcm-voter-names = "hlos\0disp";
		};

		cirrus_amps {
			cirrus,num-amps = <0x02>;
			compatible = "cirrus-amp";
			cirrus,amps = <0x63f 0x640>;
		};

		qmi-ts-sensors {
			#thermal-sensor-cells = <0x01>;
			compatible = "qcom,qmi-sensors";
			phandle = <0x40>;

			modem {
				qcom,qmi-sensor-names = "pa\0pa_1\0qfe_wtr0\0modem_tsens\0qfe_mmw0\0qfe_mmw1\0qfe_mmw2\0qfe_mmw3\0xo_therm\0qfe_mmw_streamer0\0qfe_mmw0_mod\0qfe_mmw1_mod\0qfe_mmw2_mod\0qfe_mmw3_mod\0qfe_ret_pa0\0qfe_wtr_pa0\0qfe_wtr_pa1\0qfe_wtr_pa2\0qfe_wtr_pa3\0sys_therm1\0sys_therm2\0modem_tsens1\0mmw_pa1\0mmw_pa2\0mmw_pa3\0sdr_mmw_therm";
				qcom,instance-id = <0x00>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x239>;
		};

		cti@6b01000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-swao_cti1";
			compatible = "arm,primecell";
			reg = <0x6b01000 0x1000>;
			phandle = <0x4a2>;
		};

		tpdm@69810000 {
			qcom,dummy-source;
			coresight-name = "coresight-tpdm-turing-llm";
			compatible = "qcom,coresight-dummy";
			phandle = <0x19c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a2>;
						phandle = <0x19f>;
					};
				};
			};
		};

		syscon@3d9158c {
			compatible = "syscon";
			reg = <0x3d9158c 0x04>;
			phandle = <0x3d>;
		};

		spi@a84000 {
			pinctrl-names = "default\0sleep";
			#address-cells = <0x01>;
			pinctrl-0 = <0x1fa>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts = <0x00 0x162 0x04>;
			clocks = <0x30 0x66 0x30 0x80 0x30 0x81>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f4>;
			spi-max-frequency = <0x2faf080>;
			dma-names = "tx\0rx";
			compatible = "qcom,spi-geni";
			pinctrl-1 = <0x1fb>;
			status = "disabled";
			reg = <0xa84000 0x4000>;
			phandle = <0x4bf>;
			dmas = <0x1f9 0x00 0x01 0x01 0x40 0x00 0x1f9 0x01 0x01 0x01 0x40 0x00>;
		};

		etm@7040000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2e 0x00>;
			cpu = <0x10>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			compatible = "arm,primecell";
			reg = <0x7040000 0x1000>;
			phandle = <0x46c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bb>;
						phandle = <0x1c4>;
					};
				};
			};
		};

		tpdm@6870000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			qcom,hw-enable-check;
			coresight-name = "coresight-tpdm-dcc";
			compatible = "arm,primecell";
			reg = <0x6870000 0x1000>;
			phandle = <0x44f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x150>;
						phandle = <0x149>;
					};
				};
			};
		};

		pinctrl@f000000 {
			wakeup-parent = <0x29>;
			gpio-controller;
			interrupts = <0x00 0xd0 0x04>;
			compatible = "qcom,lahaina-pinctrl";
			#interrupt-cells = <0x02>;
			reg = <0xf000000 0x1000000>;
			phandle = <0x93>;
			wakeup-disabled-gpios = <0x07 0x0b 0x0e 0x0f 0x13 0x17 0x1b 0x1f 0x20 0x23 0x24 0x27 0x28 0x2b 0x2c 0x2f 0x37 0x38 0x3b 0x3c 0x43 0x4b 0x4f 0x51 0x52 0x53 0x56 0x5b 0x62 0x63 0x73 0x74 0x75 0x82 0x88 0x97 0x99 0x9b 0x9c 0x9d 0xa9 0xac 0xae 0xaf 0xb1 0xb3 0xb4 0xb7 0xb9 0xbb 0xbe 0xc6 0xc8 0xca>;
			#gpio-cells = <0x02>;
			interrupt-controller;

			panel_zf01_reset_active {
				phandle = <0x5c7>;

				mux {
					function = "gpio";
					pins = "gpio17";
				};

				config {
					pins = "gpio17";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			panel_ze01_te_suspend {
				phandle = <0x751>;

				mux {
					function = "mdp_vsync";
					pins = "gpio82";
				};

				config {
					pins = "gpio82";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			cam_sensor_active_ext_regs1 {
				phandle = <0x3a6>;

				mux {
					function = "gpio";
					pins = "gpio29";
				};

				config {
					pins = "gpio29";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x381>;

				mux {
					function = "gpio";
					pins = "gpio88";
				};

				config {
					pins = "gpio88";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x32e>;

					mux {
						function = "gpio";
						pins = "gpio23";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_active {
					phandle = <0x37b>;

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				tert_mi2s_sd1_sleep {
					phandle = <0x37a>;

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			pri_tdm_clk_active {
				phandle = <0x63b>;

				mux {
					function = "mi2s0_sck";
					pins = "gpio125";
				};

				config {
					pins = "gpio125";
					drive-strength = <0x02>;
					bias-disable;
					output-high;
				};
			};

			tert_tdm_din {

				tert_tdm_din_active {
					phandle = <0x35d>;

					mux {
						function = "mi2s2_data0";
						pins = "gpio121";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				tert_tdm_din_sleep {
					phandle = <0x35c>;

					mux {
						function = "gpio";
						pins = "gpio121";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			dhall_i2c_active {
				phandle = <0x66d>;

				mux {
					function = "gpio";
					pins = "gpio104\0gpio105";
				};

				config {
					pins = "gpio104\0gpio105";
					bias-disable;
					input-enable;
				};
			};

			panel_zf01_esd_1_active {
				phandle = <0x74b>;
				power-source = <0x01>;

				mux {
					function = "gpio";
					pins = "gpio42";
				};

				config {
					pins = "gpio42";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			qupv3_se14_i3c_pins {
				phandle = <0x2fd>;

				qupv3_se14_i3c_sleep {
					phandle = <0x211>;

					mux {
						function = "ibi_i3c";
						pins = "gpio56\0gpio57";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se14_i3c_active {
					phandle = <0x210>;

					mux {
						function = "ibi_i3c";
						pins = "gpio56\0gpio57";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			panel_xa2_ze01_reset_active {
				phandle = <0x5c2>;

				mux {
					function = "gpio";
					pins = "gpio14";
				};

				config {
					pins = "gpio14";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_clk_active {
					phandle = <0x341>;

					mux {
						function = "mi2s2_sck";
						pins = "gpio120";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_aux_pcm_clk_sleep {
					phandle = <0x340>;

					mux {
						function = "gpio";
						pins = "gpio120";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_ws_sleep {
					phandle = <0x342>;

					mux {
						function = "gpio";
						pins = "gpio122";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_ws_active {
					phandle = <0x343>;

					mux {
						function = "mi2s2_ws";
						pins = "gpio122";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			cci3_active {
				phandle = <0x2a4>;

				mux {
					function = "cci_i2c";
					pins = "gpio113\0gpio114";
				};

				config {
					pins = "gpio113\0gpio114";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			flash_led_active {
				phandle = <0x646>;

				mux {
					function = "gpio";
					pins = "gpio115\0gpio155";
				};

				config {
					pins = "gpio115\0gpio155";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cam_sensor_tele_core_active {
				phandle = <0x66a>;

				mux {
					function = "gpio";
					pins = "gpio116";
				};

				config {
					pins = "gpio116";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			sec_tdm_dout {

				sec_tdm_dout_active {
					phandle = <0x357>;

					mux {
						function = "mi2s1_data1";
						pins = "gpio131";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_tdm_dout_sleep {
					phandle = <0x356>;

					mux {
						function = "gpio";
						pins = "gpio131";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x316>;

				qupv3_se15_spi_active {
					phandle = <0x21e>;

					mux {
						function = "qup15";
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
					};

					config {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x21f>;

					mux {
						function = "gpio";
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
					};

					config {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			grip_i2c_active {
				phandle = <0x637>;

				mux {
					function = "gpio";
					pins = "gpio10\0gpio11";
				};

				config {
					pins = "gpio10\0gpio11";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x30d>;

				qupv3_se6_spi_sleep {
					phandle = <0x1e1>;

					mux {
						function = "gpio";
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
					};

					config {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_active {
					phandle = <0x1e0>;

					mux {
						function = "qup6";
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
					};

					config {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep {
					phandle = <0x36a>;

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_mclk_active {
					phandle = <0x36b>;

					mux {
						function = "sec_mi2s";
						pins = "gpio124";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			sub_bat_det_default {
				phandle = <0x5f5>;

				mux {
					function = "gpio";
					pins = "gpio132";
				};

				config {
					pins = "gpio132";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x324>;

				qupv3_se11_i2c_active {
					phandle = <0x20a>;

					mux {
						function = "qup11";
						pins = "gpio48\0gpio49";
					};

					config {
						pins = "gpio48\0gpio49";
						drive-strength = <0x04>;
						bias-pull-up;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x20b>;

					mux {
						function = "gpio";
						pins = "gpio48\0gpio49";
					};

					config {
						pins = "gpio48\0gpio49";
						drive-strength = <0x04>;
						bias-disable;
					};
				};
			};

			pri_tdm_sync_active {
				phandle = <0x63c>;

				mux {
					function = "mi2s0_ws";
					pins = "gpio128";
				};

				config {
					pins = "gpio128";
					drive-strength = <0x02>;
					bias-disable;
					output-high;
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x31c>;

				qupv3_se2_i2c_sleep {
					phandle = <0x1e9>;

					mux {
						function = "gpio";
						pins = "gpio12\0gpio13";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_i2c_active {
					phandle = <0x1e8>;

					mux {
						function = "qup2";
						pins = "gpio12\0gpio13";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			epen-int-active {
				phandle = <0x614>;

				mux {
					function = "gpio";
					pins = "gpio50";
				};

				config {
					pins = "gpio50";
					bias-disable;
					input-enable;
				};
			};

			cam_sensor_active_rst5 {
				phandle = <0x3a2>;

				mux {
					function = "gpio";
					pins = "gpio115";
				};

				config {
					pins = "gpio115";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			pri_tdm_dout_active {
				phandle = <0x63e>;

				mux {
					function = "mi2s0_data1";
					pins = "gpio127";
				};

				config {
					pins = "gpio127";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			gpio_i2c_1_scl {

				gpio_i2c_1_scl_default {
					phandle = <0x5e9>;

					mux {
						function = "gpio";
						pins = "gpio79";
					};

					config {
						pins = "gpio79";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			gpio_i2c_1_sda {

				gpio_i2c_1_sda_default {
					phandle = <0x5e8>;

					mux {
						function = "gpio";
						pins = "gpio78";
					};

					config {
						pins = "gpio78";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			ese_spi_cs_out_high {
				phandle = <0x608>;

				mux {
					function = "gpio";
					pins = "gpio59";
				};

				config {
					pins = "gpio59";
					drive-strength = <0x06>;
					output-high;
					bias-pull-down;
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_sleep {
					phandle = <0x376>;

					mux {
						function = "gpio";
						pins = "gpio122";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_ws_active {
					phandle = <0x377>;

					mux {
						function = "mi2s2_ws";
						pins = "gpio122";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_active {
					phandle = <0x34f>;

					mux {
						function = "mi2s0_data1";
						pins = "gpio127";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				pri_tdm_dout_sleep {
					phandle = <0x34e>;

					mux {
						function = "gpio";
						pins = "gpio127";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			proxy_int_default {
				phandle = <0x634>;

				mux {
					function = "gpio";
					pins = "gpio89";
				};

				config {
					pins = "gpio89";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			bt_en_sleep {
				phandle = <0xde>;

				mux {
					function = "gpio";
					pins = "gpio65";
				};

				config {
					pins = "gpio65";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			sdc2_off {
				phandle = <0x2f7>;

				clk {
					pins = "sdc2_clk";
					drive-strength = <0x02>;
					bias-disable;
				};

				sd-cd {
					pins = "gpio92";
					drive-strength = <0x02>;
					bias-disable;
				};

				data {
					pins = "sdc2_data";
					drive-strength = <0x02>;
					bias-pull-up;
				};

				cmd {
					pins = "sdc2_cmd";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			ese_spi_clk_sleep {
				phandle = <0x609>;

				mux {
					function = "gpio";
					pins = "gpio58";
				};

				config {
					pins = "gpio58";
					drive-strength = <0x06>;
					bias-pull-down;
					output-low;
				};
			};

			nfc_i2c_scl_sleep {
				phandle = <0x60f>;

				mux {
					function = "gpio";
					pins = "gpio61";
				};

				config {
					pins = "gpio61";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			nfc_i2c_sda_sleep {
				phandle = <0x60e>;

				mux {
					function = "gpio";
					pins = "gpio60";
				};

				config {
					pins = "gpio60";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			ese_spi_miso_sleep {
				phandle = <0x60d>;

				mux {
					function = "gpio";
					pins = "gpio56";
				};

				config {
					pins = "gpio56";
					drive-strength = <0x06>;
					bias-pull-down;
					output-low;
				};
			};

			uwb_spi_mosi_sleep {
				phandle = <0x5fe>;

				mux {
					function = "gpio";
					pins = "gpio5";
				};

				config {
					pins = "gpio5";
					drive-strength = <0x06>;
					bias-pull-down;
					input-enable;
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_active {
					phandle = <0x373>;

					mux {
						function = "mi2s1_data1";
						pins = "gpio131";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_mi2s_sd1_sleep {
					phandle = <0x372>;

					mux {
						function = "gpio";
						pins = "gpio131";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			hall_irq {
				phandle = <0x576>;

				mux {
					function = "gpio";
					pins = "gpio26";
				};

				config {
					pins = "gpio26";
					drive-strength = <0x02>;
					bias-disable;
					bias-pull-up;
					input-enable;
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x329>;

				qupv3_se16_i2c_active {
					phandle = <0x22a>;

					mux {
						function = "qup16";
						pins = "gpio64\0gpio65";
					};

					config {
						pins = "gpio64\0gpio65";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x22b>;

					mux {
						function = "gpio";
						pins = "gpio64\0gpio65";
					};

					config {
						pins = "gpio64\0gpio65";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_active {
					phandle = <0x34b>;

					mux {
						function = "mi2s0_ws";
						pins = "gpio128";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				pri_tdm_sync_sleep {
					phandle = <0x34a>;

					mux {
						function = "gpio";
						pins = "gpio128";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x312>;

				qupv3_se11_spi_sleep {
					phandle = <0x1ff>;

					mux {
						function = "gpio";
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
					};

					config {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_active {
					phandle = <0x1fe>;

					mux {
						function = "qup11";
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
					};

					config {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x320>;

				qupv3_se7_i2c_sleep {
					phandle = <0x1f1>;

					mux {
						function = "gpio";
						pins = "gpio32\0gpio33";
					};

					config {
						pins = "gpio32\0gpio33";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_active {
					phandle = <0x1f0>;

					mux {
						function = "qup7";
						pins = "gpio32\0gpio33";
					};

					config {
						pins = "gpio32\0gpio33";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x30a>;

				qupv3_se2_spi_sleep {
					phandle = <0x1db>;

					mux {
						function = "gpio";
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_active {
					phandle = <0x1da>;

					mux {
						function = "qup2";
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x39e>;

				mux {
					function = "gpio";
					pins = "gpio202";
				};

				config {
					pins = "gpio202";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			panel_ze01_reset_active {
				phandle = <0x752>;

				mux {
					function = "gpio";
					pins = "gpio14";
				};

				config {
					pins = "gpio14";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			cam_sensor_suspend_rst4 {
				phandle = <0x3a1>;

				mux {
					function = "gpio";
					pins = "gpio93";
				};

				config {
					pins = "gpio93";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			usb_phy_ps {
				phandle = <0x3a8>;

				usb3phy_portselect_default {
					phandle = <0x3a9>;

					mux {
						function = "usb_phy";
						pins = "gpio81";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x3aa>;

					mux {
						function = "gpio";
						pins = "gpio81";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			uwb_int {
				phandle = <0x602>;

				mux {
					function = "gpio";
					pins = "gpio2";
				};

				config {
					pins = "gpio2";
					bias-pull-down;
					input-enable;
				};
			};

			qupv3_se2_2uart_pins {
				phandle = <0x2f5>;

				qupv3_se2_2uart_active {
					phandle = <0x1d0>;

					mux {
						function = "qup2";
						pins = "gpio14\0gpio15";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_2uart_sleep {
					phandle = <0x1d1>;

					mux {
						function = "gpio";
						pins = "gpio14\0gpio15";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			panel_zf01_reset_suspend {
				phandle = <0x5c9>;

				mux {
					function = "gpio";
					pins = "gpio17";
				};

				config {
					pins = "gpio17";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			uwb_spi_cs_active {
				phandle = <0x5fc>;

				mux {
					function = "qup0";
					pins = "gpio7";
				};

				config {
					pins = "gpio7";
					drive-strength = <0x06>;
					none;
					bias-pull-up;
				};
			};

			flicker_test {
				flicker_test,flash-gpio = <0x93 0x9b 0x00 0x00>;
				flicker_test,torch-gpio = <0x93 0x73 0x00>;
			};

			wcnss_en_sleep {
				phandle = <0x2f3>;

				mux {
					function = "gpio";
					pins = "gpio201";
				};

				config {
					pins = "gpio201";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			smart_hall_int {
				phandle = <0x635>;

				mux {
					function = "gpio";
					pins = "gpio67";
				};

				config {
					pins = "gpio67";
					bias-pull-down;
					input-enable;
				};
			};

			ovp_sig_flagb_default {
				phandle = <0x572>;

				mux {
					function = "gpio";
					pins = "gpio154";
				};

				config {
					pins = "gpio154";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			qupv3_se15_i3c_pins {
				phandle = <0x2fe>;

				qupv3_se15_i3c_active {
					phandle = <0x213>;

					mux {
						function = "ibi_i3c";
						pins = "gpio60\0gpio61";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se15_i3c_sleep {
					phandle = <0x214>;

					mux {
						function = "ibi_i3c";
						pins = "gpio60\0gpio61";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep {
					phandle = <0x368>;

					mux {
						function = "gpio";
						pins = "gpio127";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd1_active {
					phandle = <0x369>;

					mux {
						function = "mi2s0_data1";
						pins = "gpio127";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			mcu_boot0_swclk_suspend {
				phandle = <0x660>;

				mux {
					function = "gpio";
					pins = "gpio168";
				};

				config {
					pins = "gpio168";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			panel_ze01_te_active {
				phandle = <0x750>;

				mux {
					function = "mdp_vsync";
					pins = "gpio82";
				};

				config {
					pins = "gpio82";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x317>;

				qupv3_se16_spi_sleep {
					phandle = <0x221>;

					mux {
						function = "gpio";
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
					};

					config {
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se16_spi_active {
					phandle = <0x220>;

					mux {
						function = "qup16";
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
					};

					config {
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x30e>;

				qupv3_se7_spi_sleep {
					phandle = <0x1e3>;

					mux {
						function = "gpio";
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
					};

					config {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_active {
					phandle = <0x1e2>;

					mux {
						function = "qup7";
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
					};

					config {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_sleep {
					phandle = <0x336>;

					mux {
						function = "gpio";
						pins = "gpio127";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_dout_active {
					phandle = <0x337>;

					mux {
						function = "mi2s0_data1";
						pins = "gpio127";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x38f>;

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};

				config {
					pins = "gpio101";
					drive-strength = <0x04>;
					bias-pull-down;
				};
			};

			spi_mosi_tsp_active {
				phandle = <0x621>;

				mux {
					function = "qup4";
					pins = "gpio21";
				};

				config {
					pins = "gpio21";
					drive-strength = <0x06>;
					bias-disable;
					none;
				};
			};

			spi_miso_tsp_sleep {
				phandle = <0x625>;

				mux {
					function = "gpio";
					pins = "gpio20";
				};

				config {
					pins = "gpio20";
					drive-strength = <0x06>;
					bias-pull-down;
					input-enable;
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x39a>;

				mux {
					function = "gpio";
					pins = "gpio16";
				};

				config {
					pins = "gpio16";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x39d>;

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					pins = "gpio106";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x325>;

				qupv3_se12_i2c_sleep {
					phandle = <0x20d>;

					mux {
						function = "gpio";
						pins = "gpio52\0gpio53";
					};

					config {
						pins = "gpio52\0gpio53";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se12_i2c_active {
					phandle = <0x20c>;

					mux {
						function = "qup12";
						pins = "gpio52\0gpio53";
					};

					config {
						pins = "gpio52\0gpio53";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			display_panel_avdd_default {
				phandle = <0x719>;

				mux {
					function = "gpio";
					pins = "gpio12";
				};

				config {
					pins = "gpio12";
					drive-strength = <0x08>;
					bias-disable = <0x00>;
					output-high;
				};
			};

			panel_xa2_ze01_mipisel_suspend {
				phandle = <0x758>;

				mux {
					function = "gpio";
					pins = "gpio97";
				};

				config {
					pins = "gpio97";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			panel_zf01_te_suspend {
				phandle = <0x5ca>;

				mux {
					function = "mdp_vsync";
					pins = "gpio83";
				};

				config {
					pins = "gpio83";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			nfc {

				nfc_int_suspend {
					phandle = <0x301>;

					mux {
						function = "gpio";
						pins = "gpio87";
					};

					config {
						pins = "gpio87";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x302>;

					mux {
						function = "gpio";
						pins = "gpio62";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_int_active {
					phandle = <0x300>;

					mux {
						function = "gpio";
						pins = "gpio87";
					};

					config {
						pins = "gpio87";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_fwdl_suspend {
					phandle = <0x305>;

					mux {
						function = "gpio";
						pins = "gpio86";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_fwdl_active {
					phandle = <0x304>;

					mux {
						function = "gpio";
						pins = "gpio86";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_enable_suspend {
					phandle = <0x303>;

					mux {
						function = "gpio";
						pins = "gpio62";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x306>;

					mux {
						function = "gpio";
						pins = "gpio63";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x307>;

					mux {
						function = "gpio";
						pins = "gpio63";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			panel_xa2_ze01_te_active {
				phandle = <0x5c3>;

				mux {
					function = "mdp_vsync";
					pins = "gpio82";
				};

				config {
					pins = "gpio82";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			cam_sensor_suspend_ext_regs1 {
				phandle = <0x3a7>;

				mux {
					function = "gpio";
					pins = "gpio29";
				};

				config {
					pins = "gpio29";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_active {
					phandle = <0x333>;

					mux {
						function = "mi2s0_ws";
						pins = "gpio128";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				pri_aux_pcm_sync_sleep {
					phandle = <0x332>;

					mux {
						function = "gpio";
						pins = "gpio128";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_active {
					phandle = <0x349>;

					mux {
						function = "mi2s0_sck";
						pins = "gpio125";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				pri_tdm_clk_sleep {
					phandle = <0x348>;

					mux {
						function = "gpio";
						pins = "gpio125";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			panel_ze01_reset_suspend {
				phandle = <0x753>;

				mux {
					function = "gpio";
					pins = "gpio14";
				};

				config {
					pins = "gpio14";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_active {
					phandle = <0x33d>;

					mux {
						function = "mi2s1_data0";
						pins = "gpio130";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_aux_pcm_din_sleep {
					phandle = <0x33c>;

					mux {
						function = "gpio";
						pins = "gpio130";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			mcu_boot0_swclk_active {
				phandle = <0x65e>;

				mux {
					function = "gpio";
					pins = "gpio168";
				};

				config {
					pins = "gpio168";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			pcie0 {

				pcie0_perst_default {
					phandle = <0x286>;

					mux {
						function = "gpio";
						pins = "gpio94";
					};

					config {
						pins = "gpio94";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie0_clkreq_default {
					phandle = <0x287>;

					mux {
						function = "pcie0_clkreqn";
						pins = "gpio95";
					};

					config {
						pins = "gpio95";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x289>;

					mux {
						function = "gpio";
						pins = "gpio95";
					};

					config {
						pins = "gpio95";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_wake_default {
					phandle = <0x288>;

					mux {
						function = "gpio";
						pins = "gpio96";
					};

					config {
						pins = "gpio96";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			attn_input {
				phandle = <0x619>;

				mux {
					function = "gpio";
					pins = "gpio34";
				};

				config {
					pins = "gpio34";
					bias-pull-down;
					input-enable;
				};
			};

			gpio_i2c_2_scl {

				gpio_i2c_2_scl_default {
					phandle = <0x5e2>;

					mux {
						function = "gpio";
						pins = "gpio77";
					};

					config {
						pins = "gpio77";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			gpio_i2c_2_sda {

				gpio_i2c_2_sda_default {
					phandle = <0x5e1>;

					mux {
						function = "gpio";
						pins = "gpio76";
					};

					config {
						pins = "gpio76";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			main_bat_enb2_default {
				phandle = <0x5f4>;

				mux {
					function = "gpio";
					pins = "gpio74";
				};

				config {
					PIN_DT_FUNC_OUTPUT;
					pins = "gpio74";
					bias-disable;
				};
			};

			detect_conn_setting {
				phandle = <0x575>;

				config {
					pins = "gpio66";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			sde_dp_aux_sel_active {
				phandle = <0x642>;

				mux {
					function = "gpio";
					pins = "gpio15";
				};

				config {
					pins = "gpio15";
					drive-strength = <0x08>;
					bias-disable = <0x00>;
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x399>;

				mux {
					function = "gpio";
					pins = "gpio136";
				};

				config {
					pins = "gpio136";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x32d>;

					mux {
						function = "gpio";
						pins = "gpio22";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			panel_zf01_esd_1_suspend {
				phandle = <0x74c>;
				power-source = <0x01>;

				mux {
					function = "gpio";
					pins = "gpio42";
				};

				config {
					pins = "gpio42";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x32a>;

				qupv3_se17_i2c_sleep {
					phandle = <0x22d>;

					mux {
						function = "gpio";
						pins = "gpio72\0gpio73";
					};

					config {
						pins = "gpio72\0gpio73";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se17_i2c_active {
					phandle = <0x22c>;

					mux {
						function = "qup17";
						pins = "gpio72\0gpio73";
					};

					config {
						pins = "gpio72\0gpio73";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x313>;

				qupv3_se12_spi_active {
					phandle = <0x200>;

					mux {
						function = "qup12";
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
					};

					config {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x201>;

					mux {
						function = "gpio";
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
					};

					config {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x321>;

				qupv3_se8_i2c_active {
					phandle = <0x204>;

					mux {
						function = "qup8";
						pins = "gpio36\0gpio37";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x205>;

					mux {
						function = "gpio";
						pins = "gpio36\0gpio37";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			cci1_suspend {
				phandle = <0x2a2>;

				mux {
					function = "cci_i2c";
					pins = "gpio109\0gpio110";
				};

				config {
					pins = "gpio109\0gpio110";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x393>;

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};

				config {
					pins = "gpio103";
					drive-strength = <0x04>;
					bias-pull-down;
				};
			};

			uwb_spi_miso_sleep {
				phandle = <0x5ff>;

				mux {
					function = "gpio";
					pins = "gpio4";
				};

				config {
					pins = "gpio4";
					drive-strength = <0x06>;
					bias-pull-down;
					input-enable;
				};
			};

			gfspi_drdypin_suspend {
				phandle = <0x611>;

				mux {
					function = "gpio";
					pins = "gpio38";
				};

				config {
					pins = "gpio38";
					drive-strength = <0x06>;
					bias-pull-down;
					input-enable;
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x32f>;

					mux {
						function = "gpio";
						pins = "gpio22\0gpio23";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			sde_dp_aux_sel_suspend {
				phandle = <0x644>;

				mux {
					function = "gpio";
					pins = "gpio15";
				};

				config {
					pins = "gpio15";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_sleep {
					phandle = <0x330>;

					mux {
						function = "gpio";
						pins = "gpio125";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_clk_active {
					phandle = <0x331>;

					mux {
						function = "mi2s0_sck";
						pins = "gpio125";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tsp_int_sleep {
				phandle = <0x628>;

				mux {
					function = "gpio";
					pins = "gpio165";
				};

				config {
					pins = "gpio165";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_active {
					phandle = <0x375>;

					mux {
						function = "mi2s2_sck";
						pins = "gpio120";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				tert_mi2s_sck_sleep {
					phandle = <0x374>;

					mux {
						function = "gpio";
						pins = "gpio120";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			main_bat_enb_default {
				phandle = <0x5f3>;

				mux {
					function = "gpio";
					pins = "gpio86";
				};

				config {
					PIN_DT_FUNC_OUTPUT;
					pins = "gpio86";
					bias-disable;
				};
			};

			gfspi_drdypin_active {
				phandle = <0x612>;

				mux {
					function = "gpio";
					pins = "gpio38";
				};

				config {
					pins = "gpio38";
					drive-strength = <0x06>;
					bias-pull-down;
					input-enable;
				};
			};

			panel_xa2_ze01_reset_suspend {
				phandle = <0x5c4>;

				mux {
					function = "gpio";
					pins = "gpio14";
				};

				config {
					pins = "gpio14";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			panel_ze01_mipisel_active {
				phandle = <0x754>;

				mux {
					function = "gpio";
					pins = "gpio97";
				};

				config {
					pins = "gpio97";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			attn_irq {
				phandle = <0x618>;

				mux {
					function = "gpio";
					pins = "gpio34";
				};

				config {
					pins = "gpio34";
					bias-disable;
					input-enable;
				};
			};

			mfc_int_default {
				phandle = <0x5ed>;

				mux {
					function = "gpio";
					pins = "gpio119";
				};

				config {
					pins = "gpio119";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			pri_tdm_din {

				pri_tdm_din_sleep {
					phandle = <0x34c>;

					mux {
						function = "gpio";
						pins = "gpio126";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_din_active {
					phandle = <0x34d>;

					mux {
						function = "mi2s0_data0";
						pins = "gpio126";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x318>;

				qupv3_se17_spi_active {
					phandle = <0x222>;

					mux {
						function = "qup17";
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
					};

					config {
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se17_spi_sleep {
					phandle = <0x223>;

					mux {
						function = "gpio";
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
					};

					config {
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			panel_ze01_mipisel_suspend {
				phandle = <0x755>;

				mux {
					function = "gpio";
					pins = "gpio97";
				};

				config {
					pins = "gpio97";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			ese_spi_miso_in {
				phandle = <0x60b>;

				mux {
					function = "gpio";
					pins = "gpio56";
				};

				config {
					pins = "gpio56";
					drive-strength = <0x06>;
					bias-disable;
					input-enable;
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x30f>;

				qupv3_se8_spi_sleep {
					phandle = <0x1f8>;

					mux {
						function = "gpio";
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
					};

					config {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_active {
					phandle = <0x1f7>;

					mux {
						function = "qup8";
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
					};

					config {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x38c>;

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};

				config {
					pins = "gpio100";
					drive-strength = <0x04>;
					bias-disable;
				};
			};

			grip_sub_int_active {
				phandle = <0x66f>;

				mux {
					function = "gpio";
					pins = "gpio88";
				};

				config {
					pins = "gpio88";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			sub_pmic_irq {
				phandle = <0x5ea>;

				mux {
					function = "gpio";
					pins = "gpio117";
				};

				config {
					pins = "gpio117";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x326>;

				qupv3_se13_i2c_sleep {
					phandle = <0x20f>;

					mux {
						function = "gpio";
						pins = "gpio0\0gpio1";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se13_i2c_active {
					phandle = <0x20e>;

					mux {
						function = "qup13";
						pins = "gpio0\0gpio1";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x31d>;

				qupv3_se4_i2c_active {
					phandle = <0x1ea>;

					mux {
						function = "qup4";
						pins = "gpio20\0gpio21";
					};

					config {
						pins = "gpio20\0gpio21";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x1eb>;

					mux {
						function = "gpio";
						pins = "gpio20\0gpio21";
					};

					config {
						pins = "gpio20\0gpio21";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			cci3_suspend {
				phandle = <0x2a6>;

				mux {
					function = "cci_i2c";
					pins = "gpio113\0gpio114";
				};

				config {
					pins = "gpio113\0gpio114";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			pmx_sde_te {
				phandle = <0x387>;

				sde_te_suspend {
					phandle = <0x389>;

					mux {
						function = "mdp_vsync";
						pins = "gpio82";
					};

					config {
						pins = "gpio82";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_active {
					phandle = <0x38a>;

					mux {
						function = "mdp_vsync";
						pins = "gpio83";
					};

					config {
						pins = "gpio83";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_suspend {
					phandle = <0x38b>;

					mux {
						function = "mdp_vsync";
						pins = "gpio83";
					};

					config {
						pins = "gpio83";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_active {
					phandle = <0x388>;

					mux {
						function = "mdp_vsync";
						pins = "gpio82";
					};

					config {
						pins = "gpio82";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			cam_sensor_mclk5_suspend {
				phandle = <0x397>;

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};

				config {
					pins = "gpio105";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			mcu_rst_suspend {
				phandle = <0x661>;

				mux {
					function = "gpio";
					pins = "gpio173";
				};

				config {
					pins = "gpio173";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			uwb_spi_clk_sleep {
				phandle = <0x5fd>;

				mux {
					function = "gpio";
					pins = "gpio6";
				};

				config {
					pins = "gpio6";
					drive-strength = <0x06>;
					bias-pull-down;
					input-enable;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x38e>;

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};

				config {
					pins = "gpio101";
					drive-strength = <0x04>;
					bias-disable;
				};
			};

			cam_sensor_active_ext_regs0 {
				phandle = <0x3a4>;

				mux {
					function = "gpio";
					pins = "gpio28";
				};

				config {
					pins = "gpio28";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_active {
					phandle = <0x379>;

					mux {
						function = "mi2s2_data0";
						pins = "gpio121";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				tert_mi2s_sd0_sleep {
					phandle = <0x378>;

					mux {
						function = "gpio";
						pins = "gpio121";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			ovp_pwr_flagb_default {
				phandle = <0x573>;

				mux {
					function = "gpio";
					pins = "gpio85";
				};

				config {
					pins = "gpio85";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			cnss_pins {

				cnss_wlan_en_sleep {
					phandle = <0xd7>;

					mux {
						function = "gpio";
						pins = "gpio64";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x02>;
						bias-pull-down;
						output-low;
					};
				};

				cnss_wlan_en_active {
					phandle = <0xd6>;

					mux {
						function = "gpio";
						pins = "gpio64";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x10>;
						output-high;
						bias-pull-up;
					};
				};
			};

			sec_tdm_din {

				sec_tdm_din_sleep {
					phandle = <0x354>;

					mux {
						function = "gpio";
						pins = "gpio130";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_din_active {
					phandle = <0x355>;

					mux {
						function = "mi2s1_data0";
						pins = "gpio130";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			uwb_spi_miso_active {
				phandle = <0x5fb>;

				mux {
					function = "qup0";
					pins = "gpio4";
				};

				config {
					pins = "gpio4";
					drive-strength = <0x06>;
					none;
					bias-pull-up;
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_clk_sleep {
					phandle = <0x338>;

					mux {
						function = "gpio";
						pins = "gpio129";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_ws_sleep {
					phandle = <0x33a>;

					mux {
						function = "gpio";
						pins = "gpio132";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_clk_active {
					phandle = <0x339>;

					mux {
						function = "mi2s1_sck";
						pins = "gpio129";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_aux_pcm_ws_active {
					phandle = <0x33b>;

					mux {
						function = "mi2s1_ws";
						pins = "gpio132";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			uwb_spi_mosi_active {
				phandle = <0x5fa>;

				mux {
					function = "qup0";
					pins = "gpio5";
				};

				config {
					pins = "gpio5";
					drive-strength = <0x06>;
					bias-disable;
					none;
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_active {
					phandle = <0x335>;

					mux {
						function = "mi2s0_data0";
						pins = "gpio126";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				pri_aux_pcm_din_sleep {
					phandle = <0x334>;

					mux {
						function = "gpio";
						pins = "gpio126";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep {
					phandle = <0x364>;

					mux {
						function = "gpio";
						pins = "gpio128";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_ws_active {
					phandle = <0x365>;

					mux {
						function = "mi2s0_ws";
						pins = "gpio128";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x390>;

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};

				config {
					pins = "gpio102";
					drive-strength = <0x04>;
					bias-disable;
				};
			};

			grip_sub_i2c_active {
				phandle = <0x763>;

				mux {
					function = "gpio";
					pins = "gpio171\0gpio172";
				};

				config {
					pins = "gpio171\0gpio172";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			expander_reset_active {
				phandle = <0x5e6>;

				mux {
					function = "gpio";
					pins = "gpio122";
				};

				config {
					pins = "gpio122";
					drive-strength = <0x02>;
					bias-disable;
					output-high;
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x314>;

				qupv3_se13_spi_active {
					phandle = <0x202>;

					mux {
						function = "qup13";
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x203>;

					mux {
						function = "gpio";
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x322>;

				qupv3_se9_i2c_active {
					phandle = <0x206>;

					mux {
						function = "qup9";
						pins = "gpio40\0gpio41";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x207>;

					mux {
						function = "gpio";
						pins = "gpio40\0gpio41";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x30b>;

				qupv3_se4_spi_active {
					phandle = <0x1dc>;

					mux {
						function = "qup4";
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
					};

					config {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x1dd>;

					mux {
						function = "gpio";
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
					};

					config {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se3_2uart_pins {
				phandle = <0x2f4>;

				qupv3_se3_2uart_active {
					phandle = <0x1cd>;

					mux {
						function = "qup3";
						pins = "gpio18\0gpio19";
					};

					config {
						pins = "gpio18\0gpio19";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se3_2uart_sleep {
					phandle = <0x1ce>;

					mux {
						function = "gpio";
						pins = "gpio18\0gpio19";
					};

					config {
						pins = "gpio18\0gpio19";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sck {

				sec_mi2s_sck_sleep {
					phandle = <0x36c>;

					mux {
						function = "gpio";
						pins = "gpio129";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sck_active {
					phandle = <0x36d>;

					mux {
						function = "mi2s1_sck";
						pins = "gpio129";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			gpio_i2c_3_scl {

				gpio_i2c_3_scl_default {
					phandle = <0x5e5>;

					mux {
						function = "gpio";
						pins = "gpio172";
					};

					config {
						pins = "gpio172";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			gpio_i2c_3_sda {

				gpio_i2c_3_sda_default {
					phandle = <0x5e4>;

					mux {
						function = "gpio";
						pins = "gpio171";
					};

					config {
						pins = "gpio171";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x32c>;

					mux {
						function = "gpio";
						pins = "gpio22\0gpio23";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			cam_sensor_active_rst4 {
				phandle = <0x3a0>;

				mux {
					function = "gpio";
					pins = "gpio93";
				};

				config {
					pins = "gpio93";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cam_sensor_suspend_rst5 {
				phandle = <0x3a3>;

				mux {
					function = "gpio";
					pins = "gpio115";
				};

				config {
					pins = "gpio115";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x392>;

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};

				config {
					pins = "gpio103";
					drive-strength = <0x04>;
					bias-disable;
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x31a>;

				qupv3_se0_i2c_sleep {
					phandle = <0x1e5>;

					mux {
						function = "gpio";
						pins = "gpio4\0gpio5";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se0_i2c_active {
					phandle = <0x1e4>;

					mux {
						function = "qup0";
						pins = "gpio4\0gpio5";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			sdc2_on {
				phandle = <0x2f6>;

				clk {
					pins = "sdc2_clk";
					drive-strength = <0x10>;
					bias-disable;
				};

				sd-cd {
					pins = "gpio92";
					drive-strength = <0x02>;
					bias-pull-up;
				};

				data {
					pins = "sdc2_data";
					drive-strength = <0x0a>;
					bias-pull-up;
				};

				cmd {
					pins = "sdc2_cmd";
					drive-strength = <0x0a>;
					bias-pull-up;
				};
			};

			folder_hall_irq {
				phandle = <0x578>;

				mux {
					function = "gpio";
					pins = "gpio80";
				};

				config {
					pins = "gpio80";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			qupv3_se3_2hsuart_pins {

				qupv3_se3_2hsuart_rx_active {
					phandle = <0x62c>;

					mux {
						function = "qup3";
						pins = "gpio19";
					};

					config {
						pins = "gpio19";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se3_2hsuart_tx_active {
					phandle = <0x62b>;

					mux {
						function = "qup3";
						pins = "gpio18";
					};

					config {
						pins = "gpio18";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_2hsuart_rx_sleep {
					phandle = <0x62e>;

					mux {
						function = "gpio";
						pins = "gpio19";
					};

					config {
						pins = "gpio19";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se3_2hsuart_tx_sleep {
					phandle = <0x62d>;

					mux {
						function = "gpio";
						pins = "gpio18";
					};

					config {
						pins = "gpio18";
						drive-strength = <0x02>;
						bias-pull-up;
						input-enable;
					};
				};
			};

			qupv3_se8_i3c_pins {
				phandle = <0x2fb>;

				qupv3_se8_i3c_sleep {
					phandle = <0x1f3>;

					mux {
						function = "ibi_i3c";
						pins = "gpio36\0gpio37";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se8_i3c_active {
					phandle = <0x1f2>;

					mux {
						function = "ibi_i3c";
						pins = "gpio36\0gpio37";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			sec_mi2s_ws {

				sec_mi2s_ws_active {
					phandle = <0x36f>;

					mux {
						function = "mi2s1_ws";
						pins = "gpio132";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_mi2s_ws_sleep {
					phandle = <0x36e>;

					mux {
						function = "gpio";
						pins = "gpio132";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			pri_tdm_din_active {
				phandle = <0x63d>;

				mux {
					function = "mi2s0_data0";
					pins = "gpio126";
				};

				config {
					pins = "gpio126";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_sleep {
					phandle = <0x362>;

					mux {
						function = "gpio";
						pins = "gpio125";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sck_active {
					phandle = <0x363>;

					mux {
						function = "mi2s0_sck";
						pins = "gpio125";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x394>;

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};

				config {
					pins = "gpio104";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x310>;

				qupv3_se9_spi_active {
					phandle = <0x1fa>;

					mux {
						function = "qup9";
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
					};

					config {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x1fb>;

					mux {
						function = "gpio";
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
					};

					config {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x38d>;

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};

				config {
					pins = "gpio100";
					drive-strength = <0x04>;
					bias-pull-down;
				};
			};

			flash_led_suspend {
				phandle = <0x647>;

				mux {
					function = "gpio";
					pins = "gpio115\0gpio155";
				};

				config {
					pins = "gpio115\0gpio155";
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_sleep {
					phandle = <0x370>;

					mux {
						function = "gpio";
						pins = "gpio130";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd0_active {
					phandle = <0x371>;

					mux {
						function = "mi2s1_data0";
						pins = "gpio130";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm {

				sec_tdm_sck_active {
					phandle = <0x351>;

					mux {
						function = "mi2s1_sck";
						pins = "gpio129";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_tdm_sck_sleep {
					phandle = <0x350>;

					mux {
						function = "gpio";
						pins = "gpio129";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_ws_active {
					phandle = <0x353>;

					mux {
						function = "mi2s1_ws";
						pins = "gpio132";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_tdm_ws_sleep {
					phandle = <0x352>;

					mux {
						function = "gpio";
						pins = "gpio132";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			cam_sensor_tele_core_suspend {
				phandle = <0x66b>;

				mux {
					function = "gpio";
					pins = "gpio116";
				};

				config {
					pins = "gpio116";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			spi_clk_tsp_sleep {
				phandle = <0x626>;

				mux {
					function = "gpio";
					pins = "gpio22";
				};

				config {
					pins = "gpio22";
					drive-strength = <0x06>;
					bias-pull-down;
					input-enable;
				};
			};

			sub_bat_enb_default {
				phandle = <0x5f6>;

				mux {
					function = "gpio";
					pins = "gpio167";
				};

				config {
					PIN_DT_FUNC_OUTPUT;
					pins = "gpio167";
					bias-disable;
				};
			};

			uwb_ri {
				phandle = <0x601>;

				mux {
					function = "gpio";
					pins = "gpio27";
				};

				config {
					pins = "gpio27";
					bias-pull-down;
					output-low;
				};
			};

			panel_xa2_ze01_mipisel_active {
				phandle = <0x757>;

				mux {
					function = "gpio";
					pins = "gpio97";
				};

				config {
					pins = "gpio97";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			panel_zf01_te_active {
				phandle = <0x5c8>;

				mux {
					function = "mdp_vsync";
					pins = "gpio83";
				};

				config {
					pins = "gpio83";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			trigout_a {
				phandle = <0x1cc>;

				mux {
					function = "qdss_cti";
					pins = "gpio14";
				};

				config {
					pins = "gpio14";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x39c>;

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					pins = "gpio106";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_active {
					phandle = <0x33f>;

					mux {
						function = "mi2s1_data1";
						pins = "gpio131";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_aux_pcm_dout_sleep {
					phandle = <0x33e>;

					mux {
						function = "gpio";
						pins = "gpio131";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x327>;

				qupv3_se14_i2c_sleep {
					phandle = <0x227>;

					mux {
						function = "gpio";
						pins = "gpio56\0gpio57";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se14_i2c_active {
					phandle = <0x226>;

					mux {
						function = "qup14";
						pins = "gpio56\0gpio57";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			uwb_spi_clk_active {
				phandle = <0x5f9>;

				mux {
					function = "qup0";
					pins = "gpio6";
				};

				config {
					pins = "gpio6";
					drive-strength = <0x06>;
					bias-disable;
					none;
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x39f>;

				mux {
					function = "gpio";
					pins = "gpio202";
				};

				config {
					pins = "gpio202";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x31e>;

				qupv3_se5_i2c_sleep {
					phandle = <0x1ed>;

					mux {
						function = "gpio";
						pins = "gpio24\0gpio25";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_i2c_active {
					phandle = <0x1ec>;

					mux {
						function = "qup5";
						pins = "gpio24\0gpio25";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			spi_clk_tsp_active {
				phandle = <0x623>;

				mux {
					function = "qup4";
					pins = "gpio22";
				};

				config {
					pins = "gpio22";
					drive-strength = <0x06>;
					bias-disable;
					none;
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x308>;

				qupv3_se0_spi_sleep {
					phandle = <0x1d6>;

					mux {
						function = "gpio";
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_active {
					phandle = <0x1d5>;

					mux {
						function = "qup0";
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			cam_sensor_mclk5_active {
				phandle = <0x396>;

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};

				config {
					pins = "gpio105";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			mcu_rst_active {
				phandle = <0x65f>;

				mux {
					function = "gpio";
					pins = "gpio173";
				};

				config {
					pins = "gpio173";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			pmx_sde {
				phandle = <0x382>;

				sde_dsi_suspend {
					phandle = <0x384>;

					mux {
						function = "gpio";
						pins = "gpio24";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_dsi1_active {
					phandle = <0x385>;

					mux {
						function = "gpio";
						pins = "gpio25";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi1_suspend {
					phandle = <0x386>;

					mux {
						function = "gpio";
						pins = "gpio25";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_dsi_active {
					phandle = <0x383>;

					mux {
						function = "gpio";
						pins = "gpio24";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};
			};

			panel_xa2_ze01_te_suspend {
				phandle = <0x5c5>;

				mux {
					function = "mdp_vsync";
					pins = "gpio82";
				};

				config {
					pins = "gpio82";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			spi_mosi_tsp_sleep {
				phandle = <0x624>;

				mux {
					function = "gpio";
					pins = "gpio21";
				};

				config {
					pins = "gpio21";
					drive-strength = <0x06>;
					bias-pull-down;
					input-enable;
				};
			};

			tsp_int_active {
				phandle = <0x627>;

				mux {
					function = "gpio";
					pins = "gpio165";
				};

				config {
					pins = "gpio165";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			lt9611_pins {
				phandle = <0x2ff>;

				mux {
					function = "gpio";
					pins = "gpio47\0gpio48\0gpio49\0gpio50";
				};

				config {
					pins = "gpio47\0gpio48\0gpio49\0gpio50";
					drive-strength = <0x08>;
					bias-disable = <0x00>;
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_active {
					phandle = <0x37f>;

					mux {
						function = "gpio";
						pins = "gpio42";
					};

					config {
						pins = "gpio42";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};

				spkr_2_sd_n_sleep {
					phandle = <0x37e>;

					mux {
						function = "gpio";
						pins = "gpio42";
					};

					config {
						pins = "gpio42";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_active {
					phandle = <0x367>;

					mux {
						function = "mi2s0_data0";
						pins = "gpio126";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				pri_mi2s_sd0_sleep {
					phandle = <0x366>;

					mux {
						function = "gpio";
						pins = "gpio126";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep {
					phandle = <0x346>;

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_dout_active {
					phandle = <0x347>;

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			wcd938x_reset_active {
				phandle = <0x380>;

				mux {
					function = "gpio";
					pins = "gpio88";
				};

				config {
					pins = "gpio88";
					drive-strength = <0x10>;
					output-high;
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					phandle = <0x28f>;

					mux {
						function = "pcie1_clkreqn";
						pins = "gpio98";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie1_wake_default {
					phandle = <0x290>;

					wil6210_refclk_en_pin {
						phandle = <0xe0>;

						mux {
							function = "gpio";
							pins = "gpio67";
						};

						config {
							pins = "gpio67";
							drive-strength = <0x02>;
							bias-pull-down;
						};
					};

					mux {
						function = "gpio";
						pins = "gpio99";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie1_perst_default {
					phandle = <0x28e>;

					mux {
						function = "gpio";
						pins = "gpio97";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			main_bat_det_default {
				phandle = <0x5f2>;

				mux {
					function = "gpio";
					pins = "gpio131";
				};

				config {
					pins = "gpio131";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			ese_spi_cs_sleep {
				phandle = <0x60c>;

				mux {
					function = "gpio";
					pins = "gpio59";
				};

				config {
					pins = "gpio59";
					drive-strength = <0x06>;
					bias-pull-down;
					output-low;
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x32b>;

				qupv3_se19_i2c_sleep {
					phandle = <0x22f>;

					mux {
						function = "gpio";
						pins = "gpio76\0gpio77";
					};

					config {
						pins = "gpio76\0gpio77";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se19_i2c_active {
					phandle = <0x22e>;

					mux {
						function = "qup19";
						pins = "gpio76\0gpio77";
					};

					config {
						pins = "gpio76\0gpio77";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x398>;

				mux {
					function = "gpio";
					pins = "gpio136";
				};

				config {
					pins = "gpio136";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x315>;

				qupv3_se14_spi_sleep {
					phandle = <0x21c>;

					mux {
						function = "gpio";
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
					};

					config {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_active {
					phandle = <0x21b>;

					mux {
						function = "qup14";
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
					};

					config {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			cci0_suspend {
				phandle = <0x2a1>;

				mux {
					function = "cci_i2c";
					pins = "gpio107\0gpio108";
				};

				config {
					pins = "gpio107\0gpio108";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x39b>;

				mux {
					function = "gpio";
					pins = "gpio16";
				};

				config {
					pins = "gpio16";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x30c>;

				qupv3_se5_spi_sleep {
					phandle = <0x1df>;

					mux {
						function = "gpio";
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
					};

					config {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_active {
					phandle = <0x1de>;

					mux {
						function = "qup5";
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
					};

					config {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			gfspi_rstpin {
				phandle = <0x610>;

				mux {
					function = "gpio";
					pins = "gpio39";
				};

				config {
					pins = "gpio39";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			qupv3_se18_4uart_pins {
				phandle = <0x2f9>;

				qupv3_se18_rts {
					phandle = <0x219>;

					mux {
						function = "qup18";
						pins = "gpio69";
					};

					config {
						pins = "gpio69";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se18_tx {
					phandle = <0x21a>;

					mux {
						function = "qup18";
						pins = "gpio70";
					};

					config {
						pins = "gpio70";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se18_default_cts {
					phandle = <0x215>;

					mux {
						function = "gpio";
						pins = "gpio68";
					};

					config {
						pins = "gpio68";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se18_default_tx {
					phandle = <0x217>;

					mux {
						function = "gpio";
						pins = "gpio70";
					};

					config {
						pins = "gpio70";
						drive-strength = <0x02>;
						bias-pull-down;
						bias-pull-up;
						output-low;
					};
				};

				qupv3_se18_ctsrx {
					phandle = <0x218>;

					mux {
						function = "qup18";
						pins = "gpio68\0gpio71";
					};

					config {
						pins = "gpio68\0gpio71";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se18_default_rtsrx {
					phandle = <0x216>;

					mux {
						function = "gpio";
						pins = "gpio69\0gpio71";
					};

					config {
						pins = "gpio69\0gpio71";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				usb2_id_det_default {
					phandle = <0x2fa>;

					config {
						function = "gpio";
						pins = "gpio51";
						bias-pull-up;
						input-enable;
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_active {
					phandle = <0x361>;

					mux {
						function = "pri_mi2s";
						pins = "gpio123";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				pri_mi2s_mclk_sleep {
					phandle = <0x360>;

					mux {
						function = "gpio";
						pins = "gpio123";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x391>;

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};

				config {
					pins = "gpio102";
					drive-strength = <0x04>;
					bias-pull-down;
				};
			};

			qupv3_se6_2uart_pins {
				phandle = <0x2f8>;

				qupv3_se6_default_txrx {
					phandle = <0x1d2>;

					mux {
						function = "qup6";
						pins = "gpio30\0gpio31";
					};

					config {
						pins = "gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_2uart_sleep {
					phandle = <0x1d4>;

					mux {
						function = "gpio";
						pins = "gpio30\0gpio31";
					};

					config {
						pins = "gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_2uart_active {
					phandle = <0x1d3>;

					mux {
						function = "qup6";
						pins = "gpio30\0gpio31";
					};

					config {
						pins = "gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			spi_miso_tsp_active {
				phandle = <0x622>;

				mux {
					function = "qup4";
					pins = "gpio20";
				};

				config {
					pins = "gpio20";
					drive-strength = <0x06>;
					bias-disable;
					none;
				};
			};

			gpio_i2c_0_scl {

				gpio_i2c_0_scl_default {
					phandle = <0x5ec>;

					mux {
						function = "gpio";
						pins = "gpio170";
					};

					config {
						pins = "gpio170";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			gpio_i2c_0_sda {

				gpio_i2c_0_sda_default {
					phandle = <0x5eb>;

					mux {
						function = "gpio";
						pins = "gpio169";
					};

					config {
						pins = "gpio169";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x323>;

				qupv3_se10_i2c_sleep {
					phandle = <0x209>;

					mux {
						function = "gpio";
						pins = "gpio44\0gpio45";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se10_i2c_active {
					phandle = <0x208>;

					mux {
						function = "qup10";
						pins = "gpio44\0gpio45";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			cam_sensor_suspend_ext_regs0 {
				phandle = <0x3a5>;

				mux {
					function = "gpio";
					pins = "gpio28";
				};

				config {
					pins = "gpio28";
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			cci0_active {
				phandle = <0x29f>;

				mux {
					function = "cci_i2c";
					pins = "gpio107\0gpio108";
				};

				config {
					pins = "gpio107\0gpio108";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x31b>;

				qupv3_se1_i2c_active {
					phandle = <0x1e6>;

					mux {
						function = "qup1";
						pins = "gpio8\0gpio9";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x1e7>;

					mux {
						function = "gpio";
						pins = "gpio8\0gpio9";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			sde_dp_aux_en_active {
				phandle = <0x643>;

				mux {
					function = "gpio";
					pins = "gpio16";
				};

				config {
					pins = "gpio16";
					drive-strength = <0x08>;
					bias-disable = <0x00>;
				};
			};

			wpc_en_default {
				phandle = <0x5ef>;

				mux {
					function = "gpio";
					pins = "gpio153";
				};

				config {
					pins = "gpio153";
					bias-disable;
					output-low;
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_active {
					phandle = <0x35f>;

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				tert_tdm_dout_sleep {
					phandle = <0x35e>;

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			motor-rst {
				phandle = <0x5f8>;

				mux {
					function = "gpio";
					pins = "gpio190";
				};

				config {
					pins = "gpio190";
					drive-strength = <0x02>;
					output-high;
					bias-pull-up;
				};
			};

			ese_spi_mosi_sleep {
				phandle = <0x60a>;

				mux {
					function = "gpio";
					pins = "gpio57";
				};

				config {
					pins = "gpio57";
					drive-strength = <0x06>;
					bias-pull-down;
					output-low;
				};
			};

			qupv3_se9_i3c_pins {
				phandle = <0x2fc>;

				qupv3_se9_i3c_active {
					phandle = <0x1f5>;

					mux {
						function = "ibi_i3c";
						pins = "gpio40\0gpio41";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i3c_sleep {
					phandle = <0x1f6>;

					mux {
						function = "ibi_i3c";
						pins = "gpio40\0gpio41";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			main_flash_ss {
				phandle = <0x636>;

				mux {
					function = "gpio";
					pins = "gpio186";
				};

				config {
					pins = "gpio186";
					bias-pull-down;
					input-enable;
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_sleep {
					phandle = <0x344>;

					mux {
						function = "gpio";
						pins = "gpio121";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_din_active {
					phandle = <0x345>;

					mux {
						function = "mi2s2_data0";
						pins = "gpio121";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			uwb_en {
				phandle = <0x603>;

				mux {
					function = "gpio";
					pins = "gpio3";
				};

				config {
					pins = "gpio3";
					bias-disable;
					output-low;
				};
			};

			tert_tdm {

				tert_tdm_ws_active {
					phandle = <0x35b>;

					mux {
						function = "mi2s2_ws";
						pins = "gpio122";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_tdm_clk_active {
					phandle = <0x359>;

					mux {
						function = "mi2s2_sck";
						pins = "gpio120";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_tdm_clk_sleep {
					phandle = <0x358>;

					mux {
						function = "gpio";
						pins = "gpio120";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_ws_sleep {
					phandle = <0x35a>;

					mux {
						function = "gpio";
						pins = "gpio122";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			sde_dp_aux_en_suspend {
				phandle = <0x645>;

				mux {
					function = "gpio";
					pins = "gpio16";
				};

				config {
					pins = "gpio16";
					drive-strength = <0x02>;
					bias-disable = <0x00>;
					output-high;
				};
			};

			cci1_active {
				phandle = <0x2a0>;

				mux {
					function = "cci_i2c";
					pins = "gpio109\0gpio110";
				};

				config {
					pins = "gpio109\0gpio110";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			als_rear_int {

				als_rear_int_suspend {
					phandle = <0x606>;

					mux {
						function = "gpio";
						pins = "gpio91";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};

				als_rear_int_active {
					phandle = <0x605>;

					mux {
						function = "gpio";
						pins = "gpio91";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x319>;

				qupv3_se19_spi_sleep {
					phandle = <0x225>;

					mux {
						function = "gpio";
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
					};

					config {
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se19_spi_active {
					phandle = <0x224>;

					mux {
						function = "qup19";
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
					};

					config {
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0x37d>;

					mux {
						function = "gpio";
						pins = "gpio15";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x37c>;

					mux {
						function = "gpio";
						pins = "gpio15";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			uwb_spi_cs_sleep {
				phandle = <0x600>;

				mux {
					function = "gpio";
					pins = "gpio7";
				};

				config {
					pins = "gpio7";
					drive-strength = <0x06>;
					bias-pull-up;
					input-enable;
				};
			};

			grip_int_active {
				phandle = <0x638>;

				mux {
					function = "gpio";
					pins = "gpio90";
				};

				config {
					pins = "gpio90";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x328>;

				qupv3_se15_i2c_sleep {
					phandle = <0x229>;

					mux {
						function = "gpio";
						pins = "gpio60\0gpio61";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se15_i2c_active {
					phandle = <0x228>;

					mux {
						function = "qup15";
						pins = "gpio60\0gpio61";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x311>;

				qupv3_se10_spi_active {
					phandle = <0x1fc>;

					mux {
						function = "qup10";
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x1fd>;

					mux {
						function = "gpio";
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x31f>;

				qupv3_se6_i2c_active {
					phandle = <0x1ee>;

					mux {
						function = "qup6";
						pins = "gpio28\0gpio29";
					};

					config {
						pins = "gpio28\0gpio29";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x1ef>;

					mux {
						function = "gpio";
						pins = "gpio28\0gpio29";
					};

					config {
						pins = "gpio28\0gpio29";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			expander_irq_default {
				phandle = <0x5e7>;

				mux {
					function = "gpio";
					pins = "gpio51";
				};

				config {
					pins = "gpio51";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x309>;

				qupv3_se1_spi_sleep {
					phandle = <0x1d9>;

					mux {
						function = "gpio";
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_active {
					phandle = <0x1d8>;

					mux {
						function = "qup1";
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			cci2_suspend {
				phandle = <0x2a5>;

				mux {
					function = "cci_i2c";
					pins = "gpio111\0gpio112";
				};

				config {
					pins = "gpio111\0gpio112";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			cci2_active {
				phandle = <0x2a3>;

				mux {
					function = "cci_i2c";
					pins = "gpio111\0gpio112";
				};

				config {
					pins = "gpio111\0gpio112";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x395>;

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};

				config {
					pins = "gpio104";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			snvm_i2c_scl_sleep {
				phandle = <0x745>;

				mux {
					function = "gpio";
					pins = "gpio37";
				};

				config {
					pins = "gpio37";
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
				};
			};

			snvm_i2c_sda_sleep {
				phandle = <0x744>;

				mux {
					function = "gpio";
					pins = "gpio36";
				};

				config {
					pins = "gpio36";
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
				};
			};
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x29a>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x525>;
			};
		};

		qcom,msm-pcm-low-latency {
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,latency-level = "regular";
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x233>;
			qcom,msm-pcm-low-latency;
		};

		qcom,gdsc@abf0d18 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			clocks = <0x30 0xcb>;
			regulator-name = "video_cc_mvs0_gdsc";
			vdd_parent-supply = <0x22>;
			compatible = "qcom,gdsc";
			reg = <0xabf0d18 0x04>;
			phandle = <0x280>;
		};

		qcom,csid1 {
			camss-supply = <0x29e>;
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_1_areg\0ife_1_ahb\0ife_axi_clk";
			reg-names = "csid";
			reg-cam-base = "\0\fB";
			cell-index = <0x01>;
			ife1-supply = <0x2ba>;
			interrupts = <0x00 0x1d2 0x01>;
			clocks = <0x33 0x36 0x33 0x35 0x33 0x0e 0x33 0x34 0x33 0x33 0x33 0x32 0x33 0x30 0x33 0x2f 0x33 0x31>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			compatible = "qcom,csid580";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			interrupt-names = "csid";
			reg = <0xacc4200 0x1000>;
			regulator-names = "camss\0ife1";
			phandle = <0x560>;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x14257880 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00>;
		};

		jtagmm@7140000 {
			clock-names = "core_clk";
			reg-names = "etm-base";
			clocks = <0x2e 0x00>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x11>;
			reg = <0x7140000 0x1000>;
			phandle = <0x3ac>;
		};

		slim@3ac0000 {
			iommus = <0x28 0x1826 0x00>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			cell-index = <0x01>;
			interrupts = <0x00 0xa3 0x04 0x00 0xa4 0x04>;
			qcom,apps-ch-pipes = <0x00>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			compatible = "qcom,slim-ngd";
			status = "ok";
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			reg = <0x3ac0000 0x2c000 0x3a84000 0x22000>;
			phandle = <0x2ec>;
			qcom,ea-pc = <0x350>;
			qcom,iommu-dma = "fastmap";

			qca6490 {
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				elemental-addr = [00 01 21 02 17 02];
				qcom,btfm-slim-ifd-elemental-addr = [00 00 21 02 17 02];
				compatible = "qcom,btfmslim_slave";
				phandle = <0x2ed>;
			};
		};

		qcom,csiphy4 {
			csi-vdd-1p2-supply = <0x1f>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			csi-vdd-0p9-supply = <0x1e>;
			clock-names = "cphy_rx_clk_src\0csiphy4_clk\0csi4phytimer_clk_src\0csi4phytimer_clk";
			reg-names = "csiphy";
			reg-cam-base = "\0\a ";
			cell-index = <0x04>;
			interrupts = <0x00 0x7a 0x01>;
			clocks = <0x33 0x0e 0x33 0x1f 0x33 0x18 0x33 0x17>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			gdscr-supply = <0x29e>;
			rgltr-cntrl-support;
			clock-cntl-level = "nominal";
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			src-clock-name = "csi4phytimer_clk_src";
			status = "ok";
			interrupt-names = "csiphy4";
			reg = <0xac72000 0x2000>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			phandle = <0x52e>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
		};

		qcom,msm-pri-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x247>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			status = "ok";
			phandle = <0x404>;
			qcom,firmware-name = "slpi";
		};

		interconnect@90e0000 {
			#interconnect-cells = <0x01>;
			qcom,bcm-voters = <0x8a>;
			compatible = "qcom,lahaina-dc_noc";
			reg = <0x90e0000 0x5080>;
			phandle = <0x3d2>;
			qcom,bcm-voter-names = "hlos";
		};

		cti@6e0e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			compatible = "arm,primecell";
			reg = <0x6e0e000 0x1000>;
			phandle = <0x47e>;
		};

		funnel@69c2000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-funnel-dl-south";
			compatible = "arm,primecell";
			reg = <0x69c2000 0x1000>;
			phandle = <0x456>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x15b>;
						phandle = <0x15c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15a>;
						phandle = <0x121>;
					};
				};
			};
		};

		tpdm@7860000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-tpdm-actpm";
			compatible = "arm,primecell";
			reg = <0x7860000 0x1000>;
			phandle = <0x461>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18c>;
						phandle = <0x188>;
					};
				};
			};
		};

		cti@6b2b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			reg-names = "cti-base";
			clocks = <0x2e 0x00>;
			coresight-name = "coresight-cti-lpass_q6_cti";
			compatible = "arm,primecell";
			status = "disabled";
			reg = <0x6b2b000 0x1000>;
			phandle = <0x49f>;
		};

		qcom,spcom {
			gpio_sp-supply = <0xd5>;
			qcom,spcom-sp2soc-rmb-reg-addr = <0x1881020>;
			qcom,spcom-sp2soc-rmb-pbldone-bit = <0x19>;
			qcom,spcom-soc2sp-rmb-reg-addr = <0x1881030>;
			qcom,boot-enabled;
			qcom,spcom-sp2soc-rmb-initdone-bit = <0x18>;
			vreg_sp-supply = <0xd4>;
			compatible = "qcom,spcom";
			qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0x00>;
			status = "ok";
			qcom,spcom-ch-names = "sp_kernel\0sp_ssr";
		};
	};

	hypervisor {
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		compatible = "qcom,haven-hypervisor-1.0\0qcom,haven-hypervisor\0simple-bus";

		qcom,haven-vm {
			qcom,vendor = "Qualcomm";
			compatible = "qcom,haven-vm-id-1.0\0qcom,haven-vm-id";
			qcom,vmid = <0x03>;
		};

		qcom,resource-manager-rpc@072a064e952a953a {
			qcom,free-irq-start = <0x3c0>;
			qcom,tx-queue-depth = <0x08>;
			interrupts = <0x00 0x3a0 0x01 0x00 0x3a1 0x01>;
			compatible = "qcom,resource-manager-1-0\0qcom,resource-manager\0qcom,haven-message-queue\0qcom,haven-capability";
			qcom,rx-queue-depth = <0x08>;
			reg = <0x72a064e 0x952a953a 0x72a064e 0x952a2550>;
			qcom,tx-message-size = <0xf0>;
			qcom,is-full-duplex;
			qcom,rx-message-size = <0xf0>;
		};

		qcom,hh-watchdog {
			interrupts = <0x00 0x00 0x04>;
			compatible = "qcom,hh-watchdog";
		};
	};

	samsung_mobile_device {
		compatible = "simple-bus";
		phandle = <0x670>;

		wireless-power-info {
			phandle = <0x67a>;

			current_group_3 {
				vout = <0x2710>;
				input_current_limit = <0x3e8>;
				ttf_charge_current = <0x5dc>;
				wireless_power_class = <0x02>;
				fast_charging_current = <0xbb8>;
				rx_power = <0x36b0>;
			};

			current_group_1 {
				vout = <0x2710>;
				input_current_limit = <0x28a>;
				ttf_charge_current = <0x438>;
				wireless_power_class = <0x02>;
				fast_charging_current = <0xbb8>;
				rx_power = <0x1d4c>;
			};

			current_group_2 {
				vout = <0x2710>;
				input_current_limit = <0x3e8>;
				ttf_charge_current = <0x5dc>;
				wireless_power_class = <0x02>;
				fast_charging_current = <0xbb8>;
				rx_power = <0x2ee0>;
			};

			current_group_0 {
				vout = <0x157c>;
				input_current_limit = <0x320>;
				ttf_charge_current = <0x352>;
				wireless_power_class = <0x01>;
				fast_charging_current = <0xbb8>;
				rx_power = <0x1194>;
			};
		};

		input_booster {
			#address-cells = <0x01>;
			resValcount = "2";
			#size-cells = <0x00>;
			max_resource_count = "4";
			compatible = "input_booster";
			status = "okay";
			allowed_resources = "0,1,2,3";
			cpu_cluster_policy = "7,4,0";
			max_cluster_count = "3";
			ib_release_values = "-1,0,-2,0";

			booster_key@2 {
				input_booster,type = <0x01>;
				input_booster,label = "touchkey";
				input_booster,head_time = <0x01>;
				input_booster,tail_time = <0x1f4>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};
				};
			};

			booster_key@9 {
				input_booster,type = <0x08>;
				input_booster,label = "pen";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x258>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x18e700 0xea600>;
					};
				};
			};

			booster_key@7 {
				input_booster,type = <0x06>;
				input_booster,label = "mouse_wheel";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};
				};
			};

			booster_key@5 {
				input_booster,type = <0x04>;
				input_booster,label = "keyboard";
				input_booster,head_time = <0x82>;
				input_booster,tail_time = <0x82>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x122a00>;
					};
				};
			};

			booster_key@3 {
				input_booster,type = <0x02>;
				input_booster,label = "touch";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x3f9 0x3f9>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x11df00 0x106800>;
					};
				};
			};

			booster_key@1 {
				input_booster,type = <0x00>;
				input_booster,label = "key";
				input_booster,head_time = <0x1f4>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};
				};
			};

			booster_key@8 {
				input_booster,type = <0x07>;
				input_booster,label = "pen_hover";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x77880>;
					};
				};
			};

			booster_key@6 {
				input_booster,type = <0x05>;
				input_booster,label = "MOUSE";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x77880>;
					};
				};
			};

			booster_key@4 {
				input_booster,type = <0x03>;
				input_booster,label = "multitouch";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x320>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x1e2d00 0x156300>;
					};
				};
			};
		};

		battery {
			battery,dc_step_chg_type = <0xa9>;
			battery,ttf_hv_charge_current = <0xabe>;
			battery,wireless_cc_cv = <0x55>;
			battery,wpc_temp_control_source = <0x01>;
			battery,dchg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,limiter_main_cool3_current = <0xc8>;
			battery,chg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,wire_cool2_cool1_thresh = <0x96>;
			battery,topoff_time = <0x46>;
			battery,thermal_source = <0x02>;
			battery,age_data = <0x00 0x1158 0x10fe 0x1126 0x5d 0x12c 0x1144 0x10ea 0x1112 0x5c 0x190 0x1130 0x10d6 0x10fe 0x5b 0x2bc 0x111c 0x10c2 0x10ea 0x5a 0x3e8 0x10ea 0x1090 0x10b8 0x59>;
			pinctrl-names = "default";
			battery,dc_step_chg_val_iout = <0x11f8 0xe74 0xbb8>;
			battery,pd_charging_charge_power = <0x3a98>;
			battery,dchg_high_batt_temp = <0x190>;
			battery,recharging_total_time = <0x1518>;
			battery,recharge_check_count = <0x01>;
			battery,wpc_lcd_on_high_temp_rec = <0x16d>;
			battery,charging_total_time = <0x3840>;
			battery,wireless_cool2_current = <0x384>;
			battery,dc_step_chg_step = <0x03>;
			battery,dchg_high_temp = <0x21c>;
			battery,max_input_voltage = <0x2328>;
			battery,main_cell_sensing = <0x00>;
			battery,vendor = "Battery";
			battery,limiter_sub_cool1_current = <0x640>;
			battery,wireless_otg_input_current = <0x384>;
			battery,sub_bat_temp_table_adc = <0x11b6b 0x14c40 0x1887b 0x1cca7 0x21e83 0x27e0f 0x2eeec 0x37098 0x4046e 0x4b001 0x56e14 0x63fc0 0x721e6 0x810b8 0x90061 0x9f3c3 0xae419 0xbc479 0xc9258 0xd493d 0xde482 0xe6707 0xed737>;
			battery,usb_temp_table_adc = <0x1235c 0x15487 0x19015 0x1d4c3 0x2259c 0x28490 0x2f47f 0x375a9 0x408e8 0x4b28a 0x56f9a 0x640af 0x720f8 0x80e5a 0x8ff5e 0x9f812 0xaeb9f 0xbc511 0xc92da 0xd4b44 0xdea41 0xe6d1c 0xeda82>;
			battery,max_input_current = <0xbb8>;
			battery,normal_charging_total_time = <0x4650>;
			battery,chg_high_temp_recovery = <0x1d6>;
			battery,step_chg_type = <0x00>;
			battery,dchg_temp_table_adc = <0x66 0x7f 0x92 0xb1 0xd0 0xfd 0x129 0x164 0x19f 0x1ec 0x238 0x295 0x2f1 0x35a 0x3c3 0x42f 0x49b 0x4fb 0x55b 0x5a8 0x5f4 0x62c 0x663>;
			battery,tx_high_recovery = <0x190>;
			battery,mix_high_temp = <0x1a4>;
			battery,chg_input_limit_current = <0x3e8>;
			battery,sub_cell_sensing = <0x01>;
			battery,standard_curr = <0xbb8>;
			battery,otg_name = "max77705-otg";
			battery,ttf_dc25_charge_current = <0xd7a>;
			battery,full_check_count = <0x01>;
			pinctrl-0 = <0x570 0x571 0x572 0x573 0x574>;
			battery,wire_cool1_current = <0xaf0>;
			battery,wireless_cool3_cool2_thresh = <0x32>;
			battery,siop_store_hv_wpc_icl = <0x1c2>;
			battery,high_temp_float = <0x1068>;
			battery,mix_high_temp_recovery = <0x186>;
			battery,overheatlimit_recovery = <0x2a8>;
			battery,prepare_ta_delay = <0x00>;
			battery,limiter_main_warm_current = <0x2ee>;
			battery,battery_full_capacity = <0x1194>;
			battery,wireless_normal_warm_thresh = <0x1a4>;
			battery,tx_low_recovery = <0x32>;
			battery,limiter_sub_cool3_current = <0xc8>;
			battery,rp_current_rp2 = <0x5dc>;
			battery,tx_mfc_iout_phone_5v = <0x12c>;
			battery,siop_fcc = <0x708>;
			battery,main_cell_margin_cv = <0x00>;
			battery,store_mode_charging_min = <0x3c>;
			battery,wc_full_input_limit_current = <0x64>;
			battery,main_cell_margin_cc = <0x32>;
			battery,wpc_lcd_on_high_temp = <0x181>;
			battery,dis_auto_shipmode_temp_ctrl;
			battery,chg_gpio_full_check = <0x00>;
			battery,wireless_warm_current = <0x384>;
			battery,adc_check_count = <0x05>;
			battery,charging_limit_current_by_tx_gear = <0x320>;
			battery,full_condition_soc = <0x5d>;
			battery,full_condition_type = <0x09>;
			battery,wpc_temp_table_adc = <0x14696 0x17714 0x1b15e 0x1f45b 0x24430 0x2a262 0x330e1 0x3be49 0x432d2 0x4efdc 0x5a55b 0x64e32 0x72b9d 0x815b3 0x90485 0x9f940 0xae868 0xbbfd3 0xc88cd 0xd3f05 0xddbcf 0xe5d7b 0xeded5>;
			battery,polling_time = <0x0a 0x1e 0x1e 0x1e 0xe10>;
			battery,battery_check_type = <0x00>;
			battery,rp_current_rdu_rp3 = <0x834>;
			battery,chg_high_temp = <0x1ea>;
			battery,wire_cool3_current = <0x15e>;
			battery,dc_step_chg_cond_soc = <0x19 0x2d 0x64 0x19 0x2d 0x64 0x19 0x2d 0x64 0x19 0x2d 0x64 0x19 0x2d 0x64>;
			io-channels = <0x56f 0x14b 0x56f 0x148 0x56f 0x14b 0x56f 0x145 0x56f 0x14c>;
			battery,wpc_store_charging_limit_current = <0x190>;
			battery,siop_curr_type_num = <0x03>;
			battery,limiter_sub_warm_current = <0x320>;
			battery,wire_warm_current = <0x546>;
			battery,chip_vendor = "QCOM";
			battery,siop_fcc_20 = <0xffff 0xffff 0xffff>;
			battery,wire_cool3_cool2_thresh = <0x32>;
			battery,tx_5v_disable;
			battery,temp_table_adc = <0x14696 0x17714 0x1b15e 0x1f45b 0x24430 0x2a262 0x330e1 0x3be49 0x432d2 0x4efdc 0x5a55b 0x64e32 0x72b9d 0x815b3 0x90485 0x9f940 0xae868 0xbbfd3 0xc88cd 0xd3f05 0xddbcf 0xe5d7b 0xeded5>;
			battery,fuelgauge_name = "max77705-fuelgauge";
			battery,pre_wc_afc_input_current = <0x1f4>;
			battery,wire_warm_overheat_thresh = <0x1f4>;
			battery,tx_uno_iout = <0x5dc>;
			battery,store_mode_charging_max = <0x46>;
			battery,tx_mfc_iout_gear = <0x5dc>;
			battery,wire_normal_warm_thresh = <0x1a4>;
			battery,chg_thermal_source = <0x02>;
			battery,tx_minduty_default = <0x14>;
			battery,wpc_temp_lcd_on_control_source = <0x01>;
			battery,siop_icl = <0x4b0>;
			battery,non_wc20_wpc_high_temp_recovery = <0x17c>;
			battery,pre_wc_afc_work_delay = <0xfa0>;
			battery,cv_data = <0x73b 0x343 0x664 0x717 0x351 0x5ed 0x66d 0x35f 0x574 0x5cf 0x36c 0x4fb 0x534 0x377 0x481 0x4ba 0x381 0x408 0x46d 0x38a 0x391 0x3e3 0x392 0x320 0x3a0 0x39a 0x2a4 0x32f 0x3a1 0x228 0x2fd 0x3af 0x1b7 0x2b7 0x3c1 0x13a 0x287 0x3ce 0xc9 0x245 0x3e0 0x3d 0x239 0x3e8 0x00>;
			battery,limiter_main_cool2_current = <0x1f4>;
			battery,chg_ocp_current = <0x00>;
			battery,wpc_store_lcd_on_high_temp = <0x168>;
			battery,dc_step_chg_cond_vol = <0xfa0 0x1068 0x1158>;
			battery,temp_check_type = <0x02>;
			battery,siop_hv_fcc = <0x708>;
			battery,dchg_input_limit_current = <0x3e8>;
			battery,temp_check_count = <0x01>;
			battery,siop_apdo_fcc = <0x7d0>;
			battery,batt_data_version = <0x03>;
			battery,wireless_cool1_current = <0xaf0>;
			battery,low_temp_float = <0x1158>;
			battery,wpc_store_lcd_on_charging_limit_current = <0x190>;
			battery,cisd_max_voltage_thr = <0x125c>;
			battery,pre_afc_input_current = <0x1f4>;
			battery,ttf_wireless_charge_current = <0x352>;
			battery,tx_mfc_iout_lcd_on = <0x384>;
			battery,siop_hv_icl_2nd = <0x226>;
			battery,ovp_uvlo_check_type = <0x03>;
			battery,recharge_condition_vcell = <0x10fe>;
			battery,ttf_hv_wireless_charge_current = <0x438>;
			compatible = "samsung,sec-battery";
			battery,chg_float_voltage = <0x1158>;
			battery,temp_adc_type = <0x01>;
			battery,polling_type = <0x01>;
			battery,swelling_high_rechg_voltage = <0xfd2>;
			battery,dchg_high_batt_temp_recovery = <0x17c>;
			battery,sub_bat_temp_check_type = <0x02>;
			battery,siop_hv_wpc_fcc = <0x3e8 0x1f4 0x64>;
			battery,usb_temp_check_type = <0x02>;
			status = "okay";
			battery,dual_battery_name = "sec-dual-battery";
			battery,wireless_cool3_current = <0x15e>;
			battery,siop_hv_icl = <0x2bc>;
			battery,dc_step_chg_charge_power = <0x55f0>;
			battery,monitor_initial_count = <0x00>;
			battery,ttf_capacity = <0xf3c>;
			battery,siop_apdo_icl = <0x3e8>;
			battery,full_condition_vcell = <0x1126>;
			battery,max_charging_charge_power = <0x61a8>;
			battery,wpc_lcd_on_input_limit_current = <0x1c2>;
			battery,pre_afc_work_delay = <0x7d0>;
			battery,limiter_sub_cool2_current = <0x1f4>;
			battery,max_charging_current = <0xbb8>;
			battery,tx_stop_capacity = <0x1e>;
			battery,overheatlimit_threshold = <0x2bc>;
			battery,expired_time = <0x2c88>;
			battery,tx_mfc_iout_phone = <0x44c>;
			battery,rp_current_rp3 = <0xbb8>;
			battery,temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,mix_high_chg_temp = <0x1f4>;
			battery,chg_charging_limit_current = <0x76c>;
			battery,health_condition = <0x384 0x4b 0x4b0 0x41 0x5dc 0x37>;
			battery,dchg_high_temp_recovery = <0x190>;
			battery,non_wc20_wpc_high_temp = <0x186>;
			battery,dc_step_chg_iin_check_cnt = <0x03>;
			battery,wpc_temp_check_type = <0x02>;
			phandle = <0x5f1>;
			battery,wpc_store_high_temp_recovery = <0x154>;
			battery,wpc_high_temp_recovery = <0x163>;
			battery,cable_source_type = <0x01>;
			battery,siop_scenarios = <0x14>;
			battery,wire_cold_cool3_thresh = <0x00>;
			battery,wire_cool1_normal_thresh = <0xb4>;
			battery,wpc_input_limit_current = <0x258>;
			battery,wpc_store_lcd_on_high_temp_rec = <0x12c>;
			battery,recharge_condition_type = <0x08>;
			battery,sub_bat_thermal_source = <0x02>;
			battery,usb_thermal_source = <0x02>;
			battery,wire_cool2_current = <0x384>;
			battery,tx_high_threshold = <0x1c2>;
			battery,chg_temp_table_adc = <0x105cb 0x137f9 0x17181 0x1b43d 0x2015e 0x26181 0x2ce4f 0x34b6c 0x3daf3 0x484ab 0x54076 0x61006 0x6ee89 0x7d704 0x8cee0 0x9c800 0xabe97 0xb9aa8 0xc6806 0xd26b0 0xdc84b 0xe5254 0xec39d>;
			battery,charging_limit_current_by_tx = <0x320>;
			battery,dchg_thermal_source = <0x03>;
			battery,store_mode_buckoff;
			battery,siop_hv_wpc_icl = <0x258>;
			battery,dchg_temp_check_type = <0x02>;
			battery,chg_temp_check_type = <0x02>;
			battery,rp_current_rp1 = <0x1f4>;
			battery,siop_wpc_fcc = <0x3e8 0x1f4 0x64>;
			battery,dchg_charging_limit_current = <0x7d0>;
			battery,charger_name = "sec-direct-charger";
			battery,wireless_cold_cool3_thresh = <0x00>;
			battery,dc_step_chg_val_vfloat = <0x1158 0x1158 0x1158>;
			battery,swelling_low_rechg_voltage = <0x10ae>;
			battery,cable_check_type = <0x04>;
			battery,full_check_type_2nd = <0x08>;
			battery,siop_icl_20 = <0x384 0x384 0x384>;
			battery,sub_bat_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,wireless_cool2_cool1_thresh = <0x96>;
			battery,wpc_store_high_temp = <0x168>;
			battery,usb_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,sleep_mode_limit_current = <0x320>;
			battery,usb_charging_total_time = <0x8ca0>;
			battery,wpc_charging_limit_current = <0x3e8>;
			battery,wireless_charger_name = "mfc-charger";
			battery,phm_vout_ctrl_dev = <0x08>;
			battery,limiter_main_cool1_current = <0x5aa>;
			battery,fgsrc_switch_name = "max77705-charger";
			battery,charging_limit_by_tx_check = <0x01>;
			battery,wireless_cool1_normal_thresh = <0xb4>;
			battery,chg_ocp_dtc = <0x64>;
			battery,recharge_condition_soc = <0x62>;
			battery,ignore_cisd_index = <0x00 0x00>;
			battery,hv_charging_total_time = <0x2a30>;
			battery,ignore_cisd_index_d = <0x00 0x50>;
			battery,tx_low_threshold = <0x00>;
			battery,technology = <0x02>;
			battery,full_check_type = <0x02>;
			battery,ta_alert_wa;
			battery,tx_minduty_5V = <0x32>;
			battery,recharging_expired_time = <0x1518>;
			battery,wireless_warm_overheat_thresh = <0x1c2>;
			io-channel-names = "adc-temp\0adc-chg-temp\0adc-wpc-temp\0adc-usb-temp\0adc-sub-bat";
			battery,wpc_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,rp_current_abnormal_rp3 = <0x708>;
			battery,chg_polarity_full_check = <0x01>;
			battery,wpc_high_temp = <0x16d>;
			battery,wpc_thermal_source = <0x02>;
			battery,charging_reset_time = <0x00>;
			battery,cisd_alg_index = <0x08>;
			battery,siop_wpc_icl = <0x258>;
		};

		cable-info {
			full_check_current_2nd = <0xfa>;
			full_check_current_1st = <0x28a>;
			phandle = <0x679>;
			default_input_current = <0x708>;
			default_charging_current = <0x834>;

			current_group_10 {
				cable_number = <0x0b 0x0e 0x10 0x1c>;
				input_current = <0x28a>;
				charging_current = <0xbb8>;
			};

			current_group_7 {
				cable_number = <0x0d>;
				input_current = <0x320>;
				charging_current = <0xbb8>;
			};

			current_group_5 {
				cable_number = <0x09>;
				input_current = <0x672>;
				charging_current = <0xbb8>;
			};

			current_group_3 {
				cable_number = <0x05 0x20>;
				input_current = <0x5dc>;
				charging_current = <0x5dc>;
			};

			current_group_1 {
				cable_number = <0x02 0x13 0x15 0x16 0x17 0x1e>;
				input_current = <0x1f4>;
				charging_current = <0x1f4>;
			};

			current_group_13 {
				cable_number = <0x22>;
				input_current = <0x1f4>;
				charging_current = <0xbb8>;
			};

			current_group_11 {
				cable_number = <0x1d 0x24 0x25>;
				input_current = <0x1f4>;
				charging_current = <0x578>;
			};

			current_group_8 {
				cable_number = <0x18>;
				input_current = <0x3e8>;
				charging_current = <0x1c2>;
			};

			current_group_6 {
				cable_number = <0x0a 0x0c 0x0f 0x1b 0x23>;
				input_current = <0x320>;
				charging_current = <0xbb8>;
			};

			current_group_4 {
				cable_number = <0x06 0x07 0x08>;
				input_current = <0x672>;
				charging_current = <0xbb8>;
			};

			current_group_2 {
				cable_number = <0x19 0x1f>;
				input_current = <0x3e8>;
				charging_current = <0x3e8>;
			};

			current_group_14 {
				cable_number = <0x21>;
				input_current = <0x320>;
				charging_current = <0xbb8>;
			};

			current_group_12 {
				cable_number = <0x01 0x04>;
				input_current = <0x1db>;
				charging_current = <0x226>;
			};

			current_group_9 {
				cable_number = <0x1a>;
				input_current = <0x7d0>;
				charging_current = <0x708>;
			};
		};

		abc_hub {
			pinctrl-names = "det_ap_connect";
			pinctrl-0 = <0x575>;
			compatible = "samsung,abc_hub";
			status = "okay";

			bootc {
				bootc,time_spec_user = <0x186a0>;
				bootc,time_spec_eng = <0x186a0>;
				bootc,time_spec_fac = <0x186a0>;
			};

			cond {
				sec,det_conn_name = "cam\0sub\0\0\0\0";
				sec,det_conn_gpios = <0x93 0x42 0x00>;
			};
		};

		hall_ic {
			pinctrl-names = "default";
			pinctrl-0 = <0x576 0x577 0x578>;
			compatible = "hall_ic";
			status = "okay";

			hall {
				event = <0x15>;
				phandle = <0x672>;
				gpios = <0x93 0x1a 0x01>;
			};

			certify_hall {
				event = <0x1b>;
				phandle = <0x673>;
				gpios = <0x579 0x06 0x01>;
			};

			flip {
				event = <0x00>;
				phandle = <0x674>;
				gpios = <0x93 0x50 0x00>;
			};
		};

		max77705-charger {
			charger,fsw = <0x00>;
			charger,enable_sysovlo_irq;
			phandle = <0x671>;
			charger,fac_vsys = <0x1130>;
		};

		sec-direct-charger {
			charger,dchg_min_current = <0x7d0>;
			charger,battery_name = "battery";
			compatible = "samsung,sec-direct-charger";
			status = "okay";
			charger,main_charger = "max77705-charger";
			charger,direct_charger = "sm5451-charger";
			charger,ta_alert_wa;
		};

		sec-dual-battery {
			battery,sub_zone2_current_rate = <0x46>;
			battery,main_zone2_current_rate = <0x41>;
			battery,main_full_condition_vcell = <0x1130 0x111c 0x1108 0x10f4 0x10c2>;
			battery,max_sub_limiter_current = <0xc4e>;
			battery,sub_full_condition_vcell = <0x1130 0x111c 0x1108 0x10f4 0x10c2>;
			battery,min_main_limiter_current = <0xc8>;
			battery,max_main_limiter_current = <0xc4e>;
			battery,sub_zone3_current_rate = <0x39>;
			battery,min_sub_limiter_current = <0xc8>;
			battery,main_zone3_current_rate = <0x31>;
			compatible = "samsung,sec-dual-battery";
			status = "okay";
			battery,main_current_limiter = "s2asl01-limiter-main";
			battery,sub_zone1_current_rate = <0x46>;
			battery,force_recharge_margin = <0x8c>;
			battery,main_zone1_current_rate = <0x41>;
			battery,sub_full_condition_eoc = <0x7d>;
			battery,main_full_condition_eoc = <0x7d>;
			battery,sub_current_limiter = "s2asl01-limiter-sub";
		};

		perf_manager {
			big_masking = "4,5,6,7";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "perf_manager";
			orig_masking = "0,1,2,3,4,5,6,7";
			status = "okay";

			booster_key@2 {
				input_booster,type = <0x01>;
				input_booster,label = "touchkey";
				input_booster,head_time = <0x01>;
				input_booster,tail_time = <0x1f4>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};
				};
			};

			booster_key@9 {
				input_booster,type = <0x08>;
				input_booster,label = "pen";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x258>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x18e700 0xea600>;
					};
				};
			};

			booster_key@7 {
				input_booster,type = <0x06>;
				input_booster,label = "mouse_wheel";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};
				};
			};

			booster_key@5 {
				input_booster,type = <0x04>;
				input_booster,label = "keyboard";
				input_booster,head_time = <0x82>;
				input_booster,tail_time = <0x82>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x122a00>;
					};
				};
			};

			booster_key@3 {
				input_booster,type = <0x02>;
				input_booster,label = "touch";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x3f9 0x3f9>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x11df00 0x106800>;
					};
				};
			};

			booster_key@1 {
				input_booster,type = <0x00>;
				input_booster,label = "key";
				input_booster,head_time = <0x1f4>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};
				};
			};

			booster_key@8 {
				input_booster,type = <0x07>;
				input_booster,label = "pen_hover";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x77880>;
					};
				};
			};

			booster_key@6 {
				input_booster,type = <0x05>;
				input_booster,label = "MOUSE";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x77880>;
					};
				};
			};

			booster_key@4 {
				input_booster,type = <0x03>;
				input_booster,label = "multitouch";
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x320>;

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x1e2d00 0x156300>;
					};
				};
			};
		};

		sec_abc {
			compatible = "samsung,sec_abc";
			status = "okay";

			gpu {
				gpu,label = "GPU fault";
				gpu,threshold_time = <0x4b0>;
				gpu,threshold_count = <0x04>;
			};

			aicl {
				aicl,threshold_count = <0x05>;
				aicl,threshold_time = <0x12c>;
				aicl,label = "battery aicl";
			};

			motto {
				motto,label = "motto info base";
				motto,info_bootcheck_base = <0x00>;
				motto,info_device_base = <0x00>;
			};

			gpu_page {
				gpu_page,label = "GPU page fault";
				gpu_page,threshold_time = <0x4b0>;
				gpu_page,threshold_count = <0x14>;
			};
		};

		sec_thermistor@2 {
			io-channel-ranges;
			pinctrl-names = "default";
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			pinctrl-0 = <0x57a>;
			adc_array = <0x10a9c 0x13d8d 0x17755 0x1ba7e 0x207ca 0x26859 0x2d5d5 0x354cd 0x3e583 0x48e0b 0x54b1b 0x61b6d 0x6faf5 0x7e562 0x8dd7e 0x9d864 0xacfbe 0xbacbc 0xc7f16 0xd3b22 0xddd95 0xe6428 0xed571>;
			id = <0x02>;
			io-channels = <0x56f 0x14a>;
			thermistor_name = "sec-cf-thermistor";
			compatible = "samsung,sec-thermistor";
			status = "okay";
			phandle = <0x676>;
			use_iio_processed;
			io-channel-names = "cf_therm";
		};

		sec_thermistor@0 {
			io-channel-ranges;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			adc_array = <0xf960 0x12e17 0x16861 0x1aa46 0x1f64d 0x2579f 0x2c51b 0x34350 0x3d281 0x479c5 0x53819 0x609b0 0x6e7b2 0x7d1de 0x8cc42 0x9c625 0xabf04 0xba051 0xc72ab 0xd2ffb 0xdd435 0xe5d0f 0xecf5c>;
			id = <0x00>;
			io-channels = <0x56f 0x144>;
			thermistor_name = "sec-ap-thermistor";
			compatible = "samsung,sec-thermistor";
			status = "okay";
			phandle = <0x675>;
			use_iio_processed;
			io-channel-names = "ap_therm";
		};

		cpufreq_limit {
			limit,vol_based_clk;
			compatible = "cpufreq_limit";
			status = "okay";
		};

		max77705-fuelgauge {
			fuelgauge,sw_v_empty_voltage = <0xc80>;
			fuelgauge,capacity_max_margin = <0x12c>;
			fuelgauge,lost_soc_min_vol = <0xc80>;
			fuelgauge,sub_bat_id_gpio = <0x57b 0x06 0x00>;
			fuelgauge,capacity_calculation_type = <0x5c>;
			fuelgauge,jig_low_active;
			fuelgauge,using_hw_vempty;
			fuelgauge,using_temp_compensation;
			fuelgauge,sw_v_empty_recover_voltage = <0xd98>;
			fuelgauge,lost_soc_trig_scale = <0x02>;
			fuelgauge,lost_soc_trig_soc = <0x3e8>;
			fuelgauge,jig_gpio = <0x93 0x54 0x00>;
			fuelgauge,lost_soc_trig_d_soc = <0x14>;
			fuelgauge,sw_v_empty_voltage_cisd = <0xc1c>;
			fuelgauge,vempty_recover_time = <0xb4>;
			fuelgauge,bat_id_gpio = <0x93 0xa6 0x00>;
			status = "okay";
			phandle = <0x678>;
			fuelgauge,capacity_min = <0x00>;
			fuelgauge,low_temp_limit = <0x64>;
			fuelgauge,lost_soc_guarantee_soc = <0x1e>;
			fuelgauge,fuel_alert_soc = <0x01>;
			fuelgauge,capacity_max = <0x3e8>;
			fuelgauge,fg_resistor = <0x02>;
			fuelgauge,repeated_fuelalert;

			battery_params {
				battery0,selected_reg = <0x02 0x7f80 0x12 0x4800 0x1e 0x840 0x21 0x6200 0x22 0x2380 0x2a 0x43c 0x2c 0xe3e1 0x2d 0x290f 0x32 0x1100 0x33 0xffff 0x37 0x5e0 0x42 0x1000 0xb4 0x7f80 0xb8 0x00 0xb9 0x6b 0xba 0x90c>;
				battery1,coff_charging = <0x00>;
				battery0,cgain_charging = <0x3fb>;
				battery1,data_ver = <0x03>;
				battery0,capacity = <0xf18>;
				battery0,fg_reset_wa_data = <0xf18 0x3200 0x3c6 0x4a 0x1725>;
				battery1,selected_reg = <0x02 0x7f80 0x12 0x4800 0x1e 0x840 0x21 0x6200 0x22 0x2380 0x2a 0x43c 0x2c 0xe3e1 0x2d 0x290f 0x32 0x1100 0x33 0xffff 0x37 0x5e0 0x42 0x1000 0xb4 0x7f80 0xb8 0x00 0xb9 0x6b 0xba 0x90c>;
				battery0,coff_origin = <0x00>;
				battery1,capacity = <0xf18>;
				battery0,cgain_origin = <0x400>;
				battery1,v_empty = <0xa7e2>;
				battery1,v_empty_origin = <0x7d54>;
				battery0,coff_charging = <0x00>;
				battery0,v_empty_origin = <0x7d54>;
				battery1,fg_reset_wa_data = <0xf18 0x3200 0x3c6 0x4a 0x1725>;
				battery1,cgain_origin = <0x400>;
				battery1,coff_origin = <0x00>;
				battery0,data_ver = <0x03>;
				battery1,cgain_charging = <0x3fb>;
				battery0,v_empty = <0xa7e2>;
			};
		};

		sec_thermistor@1 {
			io-channel-ranges;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			adc_array = <0x11582 0x1472e 0x180f7 0x1c7ed 0x21947 0x27850 0x2ea9d 0x36ca0 0x400a1 0x4acb6 0x56bcc 0x63f6a 0x721fc 0x811bb 0x9023d 0x9f445 0xae68d 0xbd0b9 0xc9e42 0xd5703 0xdf6ed 0xe76a8 0xee5ea>;
			id = <0x01>;
			io-channels = <0x56f 0x146>;
			thermistor_name = "sec-wf-thermistor";
			compatible = "samsung,sec-thermistor";
			status = "okay";
			phandle = <0x677>;
			use_iio_processed;
			io-channel-names = "wf_therm";
		};
	};

	aliases {
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		usb1 = "/soc/ssusb@a800000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		hsuart0 = "/soc/qcom,qup_uart@890000";
		i2c33 = "/i2c@33";
		pci-domain0 = "/soc/qcom,pcie@1c00000";
		i2c31 = "/i2c@31";
		i2c18 = "/soc/i2c@994000";
		sdhc1 = "/soc/sdhci@8804000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		pci-domain1 = "/soc/qcom,pcie@1c08000";
		usb0 = "/soc/ssusb@a600000";
		phandle = <0x2ce>;
		ufshc1 = "/soc/ufshc@1d84000";
		i2c32 = "/i2c@32";
		hsuart8 = "/soc/qcom,qup_hsuart@98c000";
		serial0 = "/soc/qcom,qup_uart@98c000";
		i2c30 = "/i2c@30";
	};

	firmware {
		phandle = <0x2cf>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					compatible = "android,vendor";
					status = "ok";
				};
			};

			vbmeta {
				parts = "vbmeta,boot,system,vendor,dtbo,product,odm,prism,optics,vbmeta_system,vendor_boot,recovery,abl,xbl,tz,hyp";
				compatible = "android,vbmeta";
			};
		};

		scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x03 0x13000>;
		};
	};

	i2c@32 {
		pinctrl-names = "default";
		#address-cells = <0x01>;
		pinctrl-0 = <0x5e1 0x5e2>;
		cell-index = <0x20>;
		#size-cells = <0x00>;
		compatible = "i2c-gpio";
		status = "okay";
		#i2c-gpio,delay-us = <0x02>;
		phandle = <0x71b>;
		gpios = <0x93 0x4c 0x00 0x93 0x4d 0x00>;

		s2dos05_pmic@60 {
			s2dos05,wakeup;
			pinctrl-names = "default";
			adc_sync_mode = <0x02>;
			pinctrl-0 = <0x5e3>;
			s2dos05,s2dos05_int = <0x57b 0x08 0x00>;
			compatible = "samsung,s2dos05pmic";
			reg = <0x60>;
			adc_mode = <0x02>;

			regulators {

				s2dos05-buck1 {
					regulator-max-microvolt = <0x200b20>;
					regulator-boot-on;
					regulator-min-microvolt = <0xcf850>;
					regulator-name = "panel_vddr";
					phandle = <0x72a>;
				};

				s2dos05-ldo3 {
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-boot-on;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "s2dos05-l3";
					phandle = <0x62a>;
				};

				s2dos05-ldo1 {
					regulator-max-microvolt = <0x1e8480>;
					regulator-boot-on;
					regulator-min-microvolt = <0x16e360>;
					regulator-name = "panel_vdd3";
					phandle = <0x72b>;
				};

				s2dos05-elvss-ssd {
					regulator-min-microamp = <0x00>;
					regulator-name = "elvss_ssd";
					phandle = <0x72d>;
					regulator-max-microamp = <0x1f40>;
				};

				s2dos05-ldo4 {
					regulator-max-microvolt = <0x399a18>;
					regulator-boot-on;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "panel_vci";
					phandle = <0x72c>;
				};

				s2dos05-avdd-elvdd-elvss-fd {
					regulator-name = "avdd_elvdd_elvss_fd";
					phandle = <0x72e>;
				};

				s2dos05-ldo2 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "s2dos05-l2";
					phandle = <0x629>;
				};
			};
		};

		s2mpb02_pmic@59 {
			s2mpb02,wakeup;
			s2mpb02,mfd-cell = "s2mpb02-sub-reg";
			compatible = "s2mpb02,s2mpb02mfd";
			reg = <0x59>;
			phandle = <0x71c>;
			s2mpb02,need_recovery;

			regulators {

				s2mpb02-buck1 {
					regulator-max-microvolt = <0xf7314>;
					regulator-allowed-modes = <0x01 0x02>;
					regulator-min-microvolt = <0xf7314>;
					regulator-name = "s2mpb02_sub-b1";
					phandle = <0x630>;
				};

				s2mpb02-ldo17 {
					regulator-max-microvolt = <0x2d0370>;
					regulator-min-microvolt = <0x2d0370>;
					regulator-name = "s2mpb02_sub-l17";
					phandle = <0x727>;
				};

				s2mpb02-ldo2 {
					regulator-max-microvolt = <0xf4240>;
					regulator-min-microvolt = <0xf4240>;
					regulator-name = "s2mpb02_sub-l2";
					phandle = <0x71e>;
				};

				s2mpb02-ldo15 {
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-boot-on;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "panel_vci_sub";
					phandle = <0x725>;
				};

				s2mpb02-ldo13 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "s2mpb02_sub-l13";
					phandle = <0x665>;
				};

				s2mpb02-ldo9 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "s2mpb02_sub-l9";
					phandle = <0x633>;
				};

				s2mpb02-ldo11 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "s2mpb02_sub-l11";
					phandle = <0x723>;
				};

				s2mpb02-ldo7 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "s2mpb02_sub-l7";
					phandle = <0x662>;
				};

				s2mpb02-ldo5 {
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "s2mpb02_sub-l5";
					phandle = <0x720>;
				};

				s2mpb02-bb {
					regulator-max-microvolt = <0x325aa0>;
					regulator-always-on;
					regulator-allowed-modes = <0x01 0x02>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "s2mpb02_sub-bb";
					phandle = <0x729>;
				};

				s2mpb02-buck2 {
					regulator-max-microvolt = <0x149970>;
					regulator-always-on;
					regulator-allowed-modes = <0x01 0x02>;
					regulator-min-microvolt = <0x149970>;
					regulator-name = "s2mpb02_sub-b2";
					phandle = <0x632>;
				};

				s2mpb02-ldo18 {
					regulator-max-microvolt = <0x325aa0>;
					regulator-always-on;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "s2mpb02_sub-l18";
					phandle = <0x728>;
				};

				s2mpb02-ldo3 {
					regulator-max-microvolt = <0x100590>;
					regulator-min-microvolt = <0x100590>;
					regulator-name = "s2mpb02_sub-l3";
					phandle = <0x664>;
				};

				s2mpb02-ldo16 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "s2mpb02_sub-l16";
					phandle = <0x726>;
				};

				s2mpb02-ldo1 {
					regulator-max-microvolt = <0xdbba0>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "s2mpb02_sub-l1";
					phandle = <0x71d>;
				};

				s2mpb02-ldo14 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "s2mpb02_sub-l14";
					phandle = <0x61b>;
				};

				s2mpb02-ldo12 {
					regulator-max-microvolt = <0x2c4020>;
					regulator-always-on;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "s2mpb02_sub-l12";
					phandle = <0x724>;
				};

				s2mpb02-ldo8 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "s2mpb02_sub-l8";
					phandle = <0x61a>;
				};

				s2mpb02-ldo10 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "panel_vdd3_sub";
					phandle = <0x722>;
				};

				s2mpb02-ldo6 {
					regulator-max-microvolt = <0x19f0a0>;
					regulator-min-microvolt = <0x186a00>;
					regulator-name = "panel_vddr_sub";
					phandle = <0x721>;
				};

				s2mpb02-ldo4 {
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "s2mpb02_sub-l4";
					phandle = <0x71f>;
				};
			};
		};
	};

	chosen {
		linux,initrd-end = <0x00 0xafffe4e6>;
		bootargs = "log_buf_len=256K rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off console=null androidboot.hardware=qcom androidboot.memcg=1 lpm_levels.sleep_disabled=1 video=vfb:640x400,bpp=32,memsize=3072000 msm_rtb.filter=0x237 service_locator.enable=1 androidboot.usbcontroller=a600000.dwc3 swiotlb=2048 loop.max_part=7 cgroup.memory=nokmem,nosocket firmware_class.path=/vendor/firmware_mnt/image printk.devkmsg=on pcie_ports=compat cpuinfo.chipname=SM8350 panic=4 androidboot.verifiedbootstate=orange androidboot.keymaster=1  androidboot.ulcnt=1  androidboot.bootdevice=1d84000.ufshc androidboot.fstab_suffix=default androidboot.boot_devices=soc/1d84000.ufshc androidboot.serialno=RFCRA1N169M sec_mparam.pmic_info=3 androidboot.baseband=msm msm_drm.dsi_display0=ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA: msm_drm.dsi_display1=ss_dsi_panel_S6E3FAB_AMB623ZF01_HD: msm_drm.lcd_id=811044 sec_common_fn.lcd_id=811044 msm_drm.lcd_id1=811043 sec_common_fn.lcd_id1=811043 androidboot.dtbo_idx=2 androidboot.dtb_idx=0 androidboot.force_normal_boot=1   androidboot.sec_atd.tty=/dev/ttyHS8 nohyp_uart androidboot.revision=10 androidboot.subpcb=5 androidboot.slavepcb=1 androidboot.ap_serial=0x8EF1F542 ccic_info=1 sec_mparam.fg_reset=0 sec_log=0x200000@0xF0200000 sec_dbg=0x1FF000@0xF0000000 sec_dbg_ex_info=0x1000@0xF01FF000 androidboot.debug_level=0x4f4c sec_debug.enable=0 sec_debug.enable_user=0 msm_rtb.enable=0 androidboot.cp_debug_level=0x55FF sec_debug.enable_cp_debug=0 softdog.soft_margin=100 softdog.soft_panic=1 androidboot.cp_reserved_mem=off androidboot.reserve_mem_region=0x0 androidboot.force_upload=0x0 androidboot.upload_offset=9438196 sec_debug.dump_sink=0x0 sec_debug.reboot_multicmd=0x1 signoff=0x7277 androidboot.boot_recovery=0 androidboot.carrierid.param.offset=9437644 androidboot.carrierid=EUX androidboot.sales.param.offset=9437648 androidboot.sales_code=EUX androidboot.prototype.param.offset=9437660 androidboot.im.param.offset=9437232 androidboot.me.param.offset=9437312 androidboot.sn.param.offset=9437392 androidboot.pr.param.offset=9437472 androidboot.sku.param.offset=9437552 androidboot.prodcode.param.offset=9445416 androidboot.windowcolor.param.offset=9445496 androidboot.kg=0x4 androidboot.fastbootd=false androidboot.warranty_bit=1 androidboot.wb.hs=400 androidboot.wb.snapQB=CUSTOM androidboot.ucs_mode=0 androidboot.swp_config=0 androidboot.rp=1 androidboot.svb.ver=SVB1.0 androidboot.em.did=20041D8EF1F54211 androidboot.em.model=SM-F926B androidboot.em.status=0x0 androidboot.sb.debug0=0x0,0,0,0 androidboot.em.rdx_dump=false androidboot.bootloader=F926BXXS1CVCA androidboot.edtbo_ver=0 sec_mparam.charging_mode=0x3030 androidboot.cm.param.offset=9437632 sapa=0 androidboot.hdm_status=NONE androidboot.ddr_start_type=1 androidboot.dram_info=01,08,00,12G sec_mparam.wireless_ic=0x4102840 androidboot.wc.param.offset=9437228 androidboot.edtbo_offset=9438216";
		kaslr-seed = <0x00 0x00>;
		linux,initrd-start = <0x00 0xafe3b000>;
	};

	i2c@30 {
		pinctrl-names = "default";
		#address-cells = <0x01>;
		pinctrl-0 = <0x5eb 0x5ec>;
		cell-index = <0x1e>;
		#size-cells = <0x00>;
		clock-frequency = <0x186a0>;
		compatible = "i2c-gpio";
		status = "okay";
		#i2c-gpio,delay-us = <0x02>;
		phandle = <0x73c>;
		gpios = <0x93 0xa9 0x00 0x93 0xaa 0x00>;

		mfc-s2miw04-charger@3b {
			pinctrl-names = "default";
			battery,wireless20_vrect_list = <0x0a 0x0b 0x0b>;
			battery,wpc_pdrc = <0x579 0x08 0x01>;
			pinctrl-0 = <0x5ed 0x5ee 0x5ef 0x5f0>;
			battery,wpc_headroom_ctrl_full;
			battery,wpc_int = <0x93 0x77 0x01>;
			battery,wpc_vout_ctrl_full = <0x0c>;
			battery,wpc_en = <0x93 0x99 0x00>;
			battery,fuelgauge_name = "max77705-fuelgauge";
			compatible = "lsi,mfc-s2miw04-charger";
			status = "okay";
			battery,phone_fod_threshold = <0x3b>;
			reg = <0x3b>;
			phandle = <0x73d>;
			battery,oc_fod1 = <0x44c>;
			battery,wc_cover_rpp = <0x44>;
			battery,wireless20_max_power_list = <0x02 0x03 0x03>;
			battery,charger_name = "max77705-charger";
			battery,wireless20_vout_list = <0x08 0x08 0x08>;
			battery,wireless_charger_name = "mfc-charger";
			battery,wpc_det = <0x579 0x01 0x00>;

			fod_list {
				count = <0x01>;

				pad_0x00 {
					cc = <0x03 0xae 0x03 0xae 0x03 0xae 0x09 0x8f 0x09 0x8d 0x09 0x8d 0x09 0x8c 0x0a 0x8a 0x0a 0x8c 0x0a 0x92>;
					flag = <0x121>;
					full = <0x7f 0xa3 0x7f 0xa3 0x7f 0xa3 0x7f 0xa3 0x7f 0xa3 0x7f 0xa3 0x7f 0xa3 0x7f 0xa3 0x7f 0xa3 0x7f 0xa3>;
				};
			};
		};
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@300 {
			capacity-dmips-mhz = <0x400>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			cpu-idle-states = <0x05>;
			device_type = "cpu";
			compatible = "qcom,kryo";
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x0a>;
			reg = <0x00 0x300>;
			enable-method = "psci";
			phandle = <0x13>;
			cpu-release-addr = <0x00 0x90000000>;
			#cooling-cells = <0x02>;

			l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x07>;
				phandle = <0x0a>;
			};
		};

		cpu@600 {
			capacity-dmips-mhz = <0x79a>;
			qcom,freq-domain = <0x04 0x01 0x04>;
			cpu-idle-states = <0x0b>;
			device_type = "cpu";
			compatible = "qcom,kryo";
			dynamic-power-coefficient = <0x1f3>;
			next-level-cache = <0x0e>;
			reg = <0x00 0x600>;
			enable-method = "psci";
			phandle = <0x16>;
			cpu-release-addr = <0x00 0x90000000>;
			#cooling-cells = <0x02>;

			l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x07>;
				phandle = <0x0e>;
			};
		};

		cpu-map {

			cluster2 {

				core0 {
					cpu = <0x17>;
				};
			};

			cluster0 {

				core3 {
					cpu = <0x13>;
				};

				core1 {
					cpu = <0x11>;
				};

				core2 {
					cpu = <0x12>;
				};

				core0 {
					cpu = <0x10>;
				};
			};

			cluster1 {

				core1 {
					cpu = <0x15>;
				};

				core2 {
					cpu = <0x16>;
				};

				core0 {
					cpu = <0x14>;
				};
			};
		};

		cpu@200 {
			capacity-dmips-mhz = <0x400>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			cpu-idle-states = <0x05>;
			device_type = "cpu";
			compatible = "qcom,kryo";
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x09>;
			reg = <0x00 0x200>;
			enable-method = "psci";
			phandle = <0x12>;
			cpu-release-addr = <0x00 0x90000000>;
			#cooling-cells = <0x02>;

			l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x07>;
				phandle = <0x09>;
			};
		};

		cpu@500 {
			capacity-dmips-mhz = <0x79a>;
			qcom,freq-domain = <0x04 0x01 0x04>;
			cpu-idle-states = <0x0b>;
			device_type = "cpu";
			compatible = "qcom,kryo";
			dynamic-power-coefficient = <0x1f3>;
			next-level-cache = <0x0d>;
			reg = <0x00 0x500>;
			enable-method = "psci";
			phandle = <0x15>;
			cpu-release-addr = <0x00 0x90000000>;
			#cooling-cells = <0x02>;

			l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x07>;
				phandle = <0x0d>;
			};
		};

		cpu@0 {
			capacity-dmips-mhz = <0x400>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			cpu-idle-states = <0x05>;
			device_type = "cpu";
			compatible = "qcom,kryo";
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x06>;
			reg = <0x00 0x00>;
			enable-method = "psci";
			phandle = <0x10>;
			cpu-release-addr = <0x00 0x90000000>;
			#cooling-cells = <0x02>;

			l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x07>;
				phandle = <0x06>;

				l3-cache {
					cache-level = <0x03>;
					compatible = "arm,arch-cache";
					phandle = <0x07>;
				};
			};
		};

		cpu@100 {
			capacity-dmips-mhz = <0x400>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			cpu-idle-states = <0x05>;
			device_type = "cpu";
			compatible = "qcom,kryo";
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x08>;
			reg = <0x00 0x100>;
			enable-method = "psci";
			phandle = <0x11>;
			cpu-release-addr = <0x00 0x90000000>;
			#cooling-cells = <0x02>;

			l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x07>;
				phandle = <0x08>;
			};
		};

		cpu@400 {
			capacity-dmips-mhz = <0x79a>;
			qcom,freq-domain = <0x04 0x01 0x04>;
			cpu-idle-states = <0x0b>;
			device_type = "cpu";
			compatible = "qcom,kryo";
			dynamic-power-coefficient = <0x1f3>;
			next-level-cache = <0x0c>;
			reg = <0x00 0x400>;
			enable-method = "psci";
			phandle = <0x14>;
			cpu-release-addr = <0x00 0x90000000>;
			#cooling-cells = <0x02>;

			l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x07>;
				phandle = <0x0c>;
			};
		};

		cpu@700 {
			capacity-dmips-mhz = <0x800>;
			qcom,freq-domain = <0x04 0x02 0x04>;
			cpu-idle-states = <0x0b>;
			device_type = "cpu";
			compatible = "qcom,kryo";
			dynamic-power-coefficient = <0x2f8>;
			next-level-cache = <0x0f>;
			reg = <0x00 0x700>;
			enable-method = "psci";
			phandle = <0x17>;
			cpu-release-addr = <0x00 0x90000000>;
			#cooling-cells = <0x02>;

			l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x07>;
				phandle = <0x0f>;
			};
		};
	};

	__symbols__ {
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-out";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		LLCC_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@2";
		cpu4_cpu_llcc_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-cpu-llcc-latmon";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		qupv3_se16_spi_sleep = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cdsp_smp2p_in = "/soc/qcom,smp2p-nsp/slave-kernel";
		cti3 = "/soc/cti@6013000";
		S4C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		pm8350c_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		cti_cpu4 = "/soc/cti@7420000";
		tpda_dl_north_in_tpdm_dl_north = "/soc/tpda@6ac1000/in-ports/port@0/endpoint";
		S5B_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		cam_sensor_active_ext_regs1 = "/soc/pinctrl@f000000/cam_sensor_active_ext_regs1";
		tpda_in_tpdm_gcc = "/soc/tpda@6004000/in-ports/port@1a/endpoint";
		cpu6_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu6-cpu-l3-latmon";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		cpu15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		tpdm_swao_p0_out_tpda_swao = "/soc/tpdm@6b09000/out-ports/port/endpoint";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		funnel_dl_north = "/soc/funnel@6ac2000";
		tpdm_video_out_tpda5 = "/soc/funnel@6c2d000/out-ports/port@0/endpoint";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		gpuss0_config = "/soc/thermal-zones/gpuss-0-step/trips/active-config0";
		pmr735a_s1 = "/soc/rsc@18200000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@6ac2000/in-ports/port@0/endpoint";
		demura_memory_1 = "/reserved-memory/demura_region_1";
		etm7 = "/soc/etm@7740000";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7863000/in-ports/port@3/endpoint";
		tpda_dl_south = "/soc/tpda@69c1000";
		qupv3_se14_i3c_pins = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		cti1_ddr1 = "/soc/cti@6e0d000";
		pm8008j_l1 = "/soc/regulator-l1j";
		thermal_zones = "/soc/thermal-zones";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		cci3_active = "/soc/pinctrl@f000000/cci3_active";
		intc = "/soc/interrupt-controller@17a00000";
		sec_mi2s_sd1_active = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		c700_scandump = "/soc/mem_dump/c700_scandump";
		qupv3_se18_rts = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_rts";
		L1C_AO = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		pmr735a_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		level1_rt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr1";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		sec_tdm_sck_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_active";
		sec_aux_pcm_dout_active = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		kgsl_ddr_qos = "/soc/qcom,kgsl-ddr-qos";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		funnel_ddr_0_in_funnel_ddr_ch02 = "/soc/funnel@6e05000/in-ports/port@0/endpoint";
		ife0_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-linear-pdaf-wr";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		sec_aux_pcm_din_active = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		swao_csr = "/soc/csr@6b0f000";
		adsp_tbu = "/soc/apps-smmu@15000000/adsp_tbu@1519d000";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		tpdm_swao_p1 = "/soc/tpdm@6b0a000";
		cpu01_config1 = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config1";
		tpdm_rdpm_mx_out_tpda15 = "/soc/funnel@6c2d000/out-ports/port@9/endpoint";
		pm8350_l7 = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		level1_rt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-rd0";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		funnel_dl_mm_out_funnel_dl_center = "/soc/funnel@6c0b000/out-ports/port/endpoint";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_standard_mode";
		qrtr_shbuf = "/reserved-memory/qrtr-shmem";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		replicator_swao = "/soc/replicator@6b06000";
		cnss_pci = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci";
		funnel_center_in_tpdm_dlct = "/soc/funnel@6c2d000/in-ports/port@6/endpoint";
		voice = "/soc/qcom,msm-pcm-voice";
		pm8350_s9_level = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		pm8350c_s4_level = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		cpu16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config";
		qupv3_se7_spi_sleep = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		level1_nrt0_rd1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd1";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/in-ports/port/endpoint";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		mmss_noc = "/soc/interconnect@1740000";
		cti10 = "/soc/cti@601a000";
		tpdm_rdpm = "/soc/tpdm@6c38000";
		cpu4_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-computemon";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@6042000/in-ports/port@1/endpoint";
		gpuss1_config = "/soc/thermal-zones/gpuss-1-step/trips/active-config0";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@15189000";
		tpda_15_in_tpdm_rdpm_mx = "/soc/tpda@6004000/in-ports/port@f/endpoint";
		replicator_swao_out_cx_in = "/soc/replicator@6b06000/out-ports/port@0/endpoint";
		tpdm_mdss = "/soc/tpdm@6c60000";
		tsens0 = "/soc/tsens@c222000";
		L2_3 = "/cpus/cpu@300/l2-cache";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		tpda_swao_in_tpdm_swao_p1 = "/soc/tpda@6b08000/in-ports/port@1/endpoint";
		pm8008i_l7 = "/soc/regulator-l7i";
		tpdm_gcc_out_tpda = "/soc/tpdm@682c000/out-ports/port/endpoint";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@3370000";
		pil_gpu_mem = "/reserved-memory/pil_gpu_region@8b51a000";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		cpu4_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu4-hotplug";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		funnel_video_out_funnel_dl_mm = "/soc/funnel@6832000/out-ports/port/endpoint";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		VDD_CX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		qupv3_se18_4uart = "/soc/qcom,qup_uart@890000";
		gpi_dma2 = "/soc/qcom,gpi-dma@800000";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6e00000/out-ports/port/endpoint";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@18d004";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		slim_aud = "/soc/slim@3ac0000";
		cam_sbi = "/soc/qcom,sbi@acea000";
		pil_spss_mem = "/reserved-memory/pil_spss_region@8b600000";
		cam_csid_custom = "/soc/qcom,csid_custom@aceb200";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d9106c";
		xo_board = "/soc/clocks/xo-board";
		ipa_smmu_uc = "/soc/qcom,ipa@1e00000/ipa_smmu_uc";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		tdm_hsif0_tx = "/soc/qcom,msm-dai-tdm-hsif0-tx";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps/master-kernel";
		cam_sensor_active_rst5 = "/soc/pinctrl@f000000/cam_sensor_active_rst5";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/in-ports/port@6/endpoint";
		cpu16_config1 = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config1";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@abf0d98";
		cti1 = "/soc/cti@6011000";
		pm8350c_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		cti_cpu2 = "/soc/cti@7220000";
		cti0_swao = "/soc/cti@6b00000";
		wil6210_refclk_en_pin = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default/wil6210_refclk_en_pin";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		qupv3_se11_spi = "/soc/spi@a8c000";
		S6C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		modem_mmw_skin3_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3_dsc";
		etm2_out_funnel_apss = "/soc/etm@7240000/out-ports/port/endpoint";
		cpu7_l3_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-l3-computemon";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		cpu4_cpu_ddr_qoslat = "/soc/qcom,cpu4-cpu-ddr-qoslat";
		clock_mccc = "/soc/syscon@90ba000";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		qupv3_se2_2uart_active = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_active";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b06000/in-ports/port/endpoint";
		tpda_11_in_tpdm_ddr_ch13 = "/soc/tpda@6004000/in-ports/port@b/endpoint";
		cpu17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config";
		qupv3_se2_spi = "/soc/spi@988000";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		etm5 = "/soc/etm@7540000";
		cpu7_cpu_ddr_qoslatfloor = "/soc/qcom,cpu7-cpu-ddr-qoslatfloor";
		sde_te_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_suspend";
		mdmss10_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config0";
		funnel_ddr_ch02 = "/soc/funnel@6e12000";
		qupv3_se17_spi_active = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		cx_pe = "/soc/cx_rdpm_pe@0x00635000";
		sec_tdm_sck_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_sleep";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps/sleepstate-out";
		cpu2_cpu_l3_lat = "/soc/qcom,cpu2-cpu-l3-lat";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		tpda_modem_in_tpdm_modem_1 = "/soc/tpda@6803000/in-ports/port@1/endpoint";
		funnel_lpass_lpi = "/soc/funnel@6b44000";
		qupv3_se4_i2c = "/soc/i2c@990000";
		cpu7_qoslatmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-qoslatmon";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		pmr735a_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		cpu4_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-cpu-l3-latmon";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/out-ports/port/endpoint";
		tpdm_spdm_out_tpda = "/soc/tpdm@600f000/out-ports/port/endpoint";
		BOB = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		funnel_ddr_ch02_out_funnel_ddr_0 = "/soc/funnel@6e12000/out-ports/port/endpoint";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@15191000";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		jtag_mm6 = "/soc/jtagmm@7640000";
		qupv3_se15_spi = "/soc/spi@884000";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7810000/out-ports/port/endpoint";
		gcc_ufs_card_gdsc = "/soc/qcom,gdsc@175004";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		level1_nrt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr0";
		GOLD_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@2";
		qupv3_se16_i2c_active = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		pm8350c_l12 = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		funnel_swao_in_ssc_etm0 = "/soc/funnel@6b04000/in-ports/port@3/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		ife1_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-all-rd";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		qupv3_se6_spi = "/soc/spi@998000";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		cam_cc_sbi_gdsc = "/soc/qcom,gdsc@ad09004";
		removed_mem = "/reserved-memory/removed_region@d8800000";
		qmi_tmd = "/soc/qmi-tmd-devices";
		pm8350_l5 = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		CLUSTER_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@0";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		modem_mmw2 = "/soc/qmi-tmd-devices/modem/modem_mmw2";
		VDD_MXA_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		dfps_data_memory = "/reserved-memory/dfps_data_region";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		tdm_hsif0_rx = "/soc/qcom,msm-dai-tdm-hsif0-rx";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		tpdm_ddr_ch02_out_funnel_ddr_ch02 = "/soc/tpdm@6e10000/out-ports/port/endpoint";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		qupv3_se17_i2c = "/soc/i2c@88c000";
		tpdm_llm_turing = "/soc/tpdm@69810000";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@6b04000/out-ports/port/endpoint";
		funnel_video_in_tpdm_video = "/soc/funnel@6832000/in-ports/port@0/endpoint";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		smem = "/soc/qcom,smem";
		pop_trip1 = "/soc/thermal-zones/pop-mem-step/trips/pop-trip1";
		tpdm_dlct = "/soc/tpdm@6c28000";
		cpu7_cpu_l3_lat = "/soc/qcom,cpu7-cpu-l3-lat";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		modem_pa_fr1 = "/soc/qmi-tmd-devices/modem/modem_pa_fr1";
		mc_virt = "/soc/interconnect@1580000";
		tmc_etr = "/soc/tmc@6048000";
		stm = "/soc/stm@6002000";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/in-ports/port@0/endpoint";
		mdmss11_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config1";
		custom0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom0-wr";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		pcie1_clkreq_default = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_default";
		pm8350c_s8_level = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		funnel_dl_mm_in_tpdm_mm = "/soc/funnel@6c0b000/in-ports/port@3/endpoint";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		L2_1 = "/cpus/cpu@100/l2-cache";
		qupv3_se19_spi = "/soc/spi@894000";
		pm8008i_l5 = "/soc/regulator-l5i";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		funnel_dlwt_0_in_tpdm_rdpm = "/soc/funnel@6c3a000/in-ports/port@0/endpoint";
		epss_l3_cpu = "/soc/l3_cpu@18590000";
		funnel_dl_west = "/soc/funnel@6c3a000";
		qupv3_se6_default_txrx = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_default_txrx";
		disp_rdump_memory = "/soc/disp_rdump_region@e1000000";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		sec_tdm_dout_active = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_active";
		GOLD_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@3";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		VDD_MXA_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-mmcx-sup-level";
		cti0_ddr1 = "/soc/cti@6e0c000";
		qupv3_se16_i2c_pins = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins";
		voip = "/soc/qcom,msm-voip-dsp";
		fsa4480 = "/soc/i2c@a94000/fsa4480@42";
		sde_te1_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_active";
		tpdm_turing_out_tpda21 = "/soc/funnel@6985000/out-ports/port@0/endpoint";
		tpda_apss = "/soc/tpda@7863000";
		cpu03_config1 = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config1";
		qmi_sensor = "/soc/qmi-ts-sensors";
		dai_sep_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sep-rx/qcom,msm-dai-q6-tdm-sep-rx-0";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		qupv3_se9_i3c_active = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_active";
		qupv3_se7_i2c_pins = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins";
		aggre2_noc = "/soc/interconnect@1700000";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		funnel_turing_in_tpdm_llm_turing = "/soc/funnel@6985000/in-ports/port@1/endpoint";
		tpda_9_in_tpdm_lpass = "/soc/tpda@6004000/in-ports/port@9/endpoint";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qfprom = "/soc/qfprom@784000";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		stm_out_funnel_in0 = "/soc/stm@6002000/out-ports/port/endpoint";
		tpdm_ddr_ch13_out_tpda11 = "/soc/funnel@6c2d000/out-ports/port@5/endpoint";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/in-ports/port@4/endpoint";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6e05000/in-ports/port@2/endpoint";
		spss_vreg = "/soc/rsc@18200000/rpmh-regulator-vregsp/regulator-spss-vreg";
		pm8350c_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		cti_cpu0 = "/soc/cti@7020000";
		tpdm_prng = "/soc/tpdm@6841000";
		qupv3_se14_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins/qupv3_se14_i3c_sleep";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		tpdm_prng_out_tpda = "/soc/tpdm@6841000/out-ports/port/endpoint";
		cam_sensor_suspend_rst4 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst4";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		tpda_modem = "/soc/tpda@6803000";
		tpda_10_in_tpdm_ddr_ch02 = "/soc/tpda@6004000/in-ports/port@a/endpoint";
		usb1 = "/soc/ssusb@a800000";
		qupv3_se19_spi_sleep = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		bps0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-wr";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		wil6210 = "/soc/qcom,wil6210";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9100c";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		mx_pe_config3 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config3";
		mnoc_sf_1_tbu = "/soc/apps-smmu@15000000/mnoc_sf_1_tbu@151a9000";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000";
		S8C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		pcie1_wake_default = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tpda_21_in_tpdm_turing = "/soc/tpda@6004000/in-ports/port@15/endpoint";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		tpdm_ddr_out_tpda12 = "/soc/funnel@6c2d000/out-ports/port@6/endpoint";
		pcm0 = "/soc/qcom,msm-pcm";
		etm3 = "/soc/etm@7340000";
		cpu6_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu6-hotplug";
		VDD_EBI_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		pm8350_l5_ao = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		c500_scandump = "/soc/mem_dump/c500_scandump";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/out-ports/port/endpoint";
		clock_aop = "/soc/qcom,aopclk";
		sde_te1_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_suspend";
		mdmss12_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config2";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad07004";
		qupv3_se18_tx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_tx";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		tpdm_mm = "/soc/tpdm@6c08000";
		qupv3_se2_2uart_pins = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		pm8350_s6_level = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		gem_noc = "/soc/interconnect@9100000";
		pmr735a_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		dai_hsif0_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif0-rx/qcom,msm-dai-q6-tdm-hsif0-rx-0";
		qatb_in_funnel_dl_turing = "/soc/funnel@6005000/in-ports/port@3/endpoint";
		nspss0_config1 = "/soc/thermal-zones/nspss-0-step/trips/active-config1";
		modem_mmw_skin2 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2";
		L4B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94900";
		jtag_mm4 = "/soc/jtagmm@7440000";
		funnel_ddr_0_out_funnel_dl_center = "/soc/funnel@6e05000/out-ports/port/endpoint";
		custom1_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom1-rd";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@8c0000";
		wcnss_en_sleep = "/soc/pinctrl@f000000/wcnss_en_sleep";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/in-ports/port@0/endpoint";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@69c2000/out-ports/port/endpoint";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		sde_dsi_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_suspend";
		i3c2 = "/soc/i3c-master@880000";
		cam_csid_lite1 = "/soc/qcom,csid-lite1";
		pm8350c_l10 = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/out-ports/port/endpoint";
		funnel_dl_center_in_funnel_ddr_0 = "/soc/funnel@6c2d000/in-ports/port@4/endpoint";
		qupv3_se15_i3c_pins = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins";
		sdhc_2 = "/soc/sdhci@8804000";
		sec_mi2s_ws_active = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_active";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		sec_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_sleep";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		etm1_out_funnel_apss = "/soc/etm@7140000/out-ports/port/endpoint";
		pm8350_l3 = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		modem_mmw0 = "/soc/qmi-tmd-devices/modem/modem_mmw0";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		CPU6 = "/cpus/cpu@600";
		tpdm_turing = "/soc/tpdm@6980000";
		sec_tdm_din_sleep = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_sleep";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		cam_a5 = "/soc/qcom,a5";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@abf0bf8";
		hyp_reserved_mem = "/reserved-memory/qheebsp_dbg_vm_hyp_region@d0000000";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@6ac2000/out-ports/port/endpoint";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@abf0d18";
		qcom_qseecom = "/soc/qseecom@c1700000";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		cpu4_cpu_l3_tbl = "/soc/qcom,cpu4-cpu-l3-tbl";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		VDD_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		SLVR_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@1";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_mode";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tcsr_mutex = "/soc/hwlock";
		cpu2_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu2-cpu-l3-latmon";
		cpu5_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu5-isolate";
		cti8 = "/soc/cti@6018000";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		pm8008i_l3 = "/soc/regulator-l3i";
		L9B = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		cpu11_config1 = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config1";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b08000/out-ports/port/endpoint";
		qatb_in_funnel_dl_center = "/soc/funnel@6005000/in-ports/port@2/endpoint";
		qupv3_se18_default_cts = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_cts";
		compr = "/soc/qcom,msm-compr-dsp";
		qupv3_se16_spi_pins = "/soc/pinctrl@f000000/qupv3_se16_spi_pins";
		gcc_usb30_sec_gdsc = "/soc/qcom,gdsc@110004";
		adsp_mem = "/reserved-memory/adsp_region";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad0b070";
		tpda_8_in_tpdm_mm = "/soc/tpda@6004000/in-ports/port@8/endpoint";
		cx_pe_config5 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config5";
		pm8350c_s8_level_ao = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		S12B = "/soc/rsc@18200000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		qupv3_se7_spi_pins = "/soc/pinctrl@f000000/qupv3_se7_spi_pins";
		glink_modem = "/soc/qcom,glink/modem";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b04000/in-ports/port@6/endpoint";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		pcie1_rp = "/soc/qcom,pcie@1c08000/pcie1_rp";
		pm8008j_l6 = "/soc/regulator-l6j";
		memlat_cpugrp = "/soc/qcom,memlat-cpugrp";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		LLCC_3 = "/soc/mem_dump/llcc_3_dcache";
		level2_rt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/in-ports/port@2/endpoint";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		pm8350c_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@6b44000/in-ports/port@0/endpoint";
		cpu4_cpu_llcc_lat = "/soc/qcom,cpu4-cpu-llcc-lat";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		qcom_rng = "/soc/qrng@10d3000";
		ipcb_tgu = "/soc/tgu@6b0e000";
		tpdm_dlct_out_tpda19 = "/soc/funnel@6c2d000/out-ports/port@a/endpoint";
		tpda_in_tpdm_spdm = "/soc/tpda@6004000/in-ports/port@1c/endpoint";
		cam_jpeg_dma = "/soc/qcom,jpegdma";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@6b44000/in-ports/port@5/endpoint";
		qupv3_se15_i3c_active = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_active";
		funnel_dl_center_in_funnel_dlwt = "/soc/funnel@6c2d000/in-ports/port@5/endpoint";
		mx_pe_config1 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config1";
		tpda_12_in_tpdm_ddr = "/soc/tpda@6004000/in-ports/port@c/endpoint";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		tpdm_apss = "/soc/tpdm@7861000";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6985000/in-ports/port@0/endpoint";
		qupv3_se15_spi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		sde_dsi1_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_active";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		tpda = "/soc/tpda@6004000";
		pm8350_s12 = "/soc/rsc@18200000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		funnel_ddr_0_in_tpdm_shrm = "/soc/funnel@6e05000/in-ports/port@3/endpoint";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		tpdm_mdss_out_funnel_dl_mm = "/soc/tpdm@6c60000/out-ports/port/endpoint";
		etm1 = "/soc/etm@7140000";
		btfmslim_codec = "/soc/slim@3ac0000/qca6490";
		cam_ipe0 = "/soc/qcom,ipe0";
		S11B = "/soc/rsc@18200000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000";
		cam_vfe1 = "/soc/qcom,ife1";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/in-ports/port@1/endpoint";
		funnel_ddr_ch02_in_tpdm_ddr_ch02 = "/soc/funnel@6e12000/in-ports/port@0/endpoint";
		sec_tdm_dout_sleep = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_sleep";
		cti2_dlct = "/soc/cti@6c2c000";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		funnel_dl_turing_out_qatb = "/soc/funnel@6985000/out-ports/port@2/endpoint";
		cam_csiphy4 = "/soc/qcom,csiphy4";
		tpdm_swao_p3_out_tpda_swao = "/soc/tpdm@6b0c000/out-ports/port/endpoint";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		cti15 = "/soc/cti@601f000";
		L7B = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		cam_sensor_suspend_ext_regs1 = "/soc/pinctrl@f000000/cam_sensor_suspend_ext_regs1";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		tpda_apss_in_tpdm_llm_gold = "/soc/tpda@7863000/in-ports/port@1/endpoint";
		modem_mmw_skin0 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0";
		tmc_etf_swao = "/soc/tmc@6b05000";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		jtag_mm2 = "/soc/jtagmm@7240000";
		modem_mmw_skin0_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0_dsc";
		qupv3_se6_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_2uart_sleep";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		cam_vfe_lite1 = "/soc/qcom,ife-lite1";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		i3c0 = "/soc/i3c-master@a80000";
		funnel_dlwt_out_funnel_dl_center = "/soc/funnel@6c3a000/out-ports/port/endpoint";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/out-ports/port/endpoint";
		S10B = "/soc/rsc@18200000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		pil_ipa_gsi_mem = "/reserved-memory/pil_ipa_gsi_region@8b510000";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		pm8350_l1 = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		funnel_modem_in_tpda_modem = "/soc/funnel@6804000/in-ports/port@0/endpoint";
		cti_iris = "/soc/cti@6831000";
		CPU4 = "/cpus/cpu@400";
		funnel_swao_in_funnel_merg = "/soc/funnel@6b04000/in-ports/port@7/endpoint";
		config_noc = "/soc/interconnect@1500000";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		funnel_in0 = "/soc/funnel@6041000";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		modem_tj = "/soc/qmi-tmd-devices/modem/modem_tj";
		cpu5_cpu_l3_lat = "/soc/qcom,cpu5-cpu-l3-lat";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		tpdm_ddr_ch02 = "/soc/tpdm@6e10000";
		turing_etm_out_funnel_dup_turing = "/soc/turing_etm0/out-ports/port/endpoint";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		soc = "/soc";
		tpdm_llm_turing_out_funnel_turing = "/soc/tpdm@69810000/out-ports/port/endpoint";
		VDD_MODEM_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		qupv3_se1_i2c = "/soc/i2c@984000";
		L6B = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		cti_ddr_ch02 = "/soc/cti@6e11000";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		tpdm_actpm_out_tpda_apss = "/soc/tpdm@7860000/out-ports/port/endpoint";
		ipcc_self_ping_slpi = "/soc/ipcc-self-ping-slpi";
		L13C = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		qupv3_se6_2uart_active = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_2uart_active";
		cti6 = "/soc/cti@6016000";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d91008";
		cti_cpu7 = "/soc/cti@7720000";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		nspss2_config1 = "/soc/thermal-zones/nspss-2-step/trips/active-config1";
		qupv3_se12_spi = "/soc/spi@a90000";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pm8008i_l1 = "/soc/regulator-l1i";
		qupv3_se19_i2c_active = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		pm8350_s9_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		cam_csid2 = "/soc/qcom,csid2";
		snoop_l3_bwmon = "/soc/qcom,snoop-l3-bwmon@9091000";
		pcie0 = "/soc/qcom,pcie@1c00000";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		sec_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_sleep";
		turing_in_turing_dup = "/soc/funnel@6985000/in-ports/port@4/endpoint";
		sec_aux_pcm_clk_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_active";
		funnel_ddr_0 = "/soc/funnel@6e05000";
		usb2_phy0 = "/soc/hsphy@88e3000";
		tpdm_modem_0 = "/soc/tpdm@6800000";
		qupv3_se7_spi_active = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		spmi_bus = "/soc/qcom,spmi@c440000";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		cx_pe_config3 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config3";
		spss_gpio_vreg = "/soc/rsc@18200000/rpmh-regulator-gpiosp/regulator-spss-gpio-vreg";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		cdsp_mem = "/reserved-memory/cdsp_region";
		qupv3_se14_i2c = "/soc/i2c@880000";
		pm8008j_l4 = "/soc/regulator-l4j";
		L5B = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		etm0_out_funnel_apss = "/soc/etm@7040000/out-ports/port/endpoint";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		LLCC_1 = "/soc/mem_dump/llcc_1_dcache";
		ssc_etm0_out_funnel_swao = "/soc/ssc_etm0/out-ports/port/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/in-ports/port@0/endpoint";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		L12C = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		cpu1_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu1-hotplug";
		cpu0_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-cpu-l3-latmon";
		pm8350c_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		qupv3_se5_i2c = "/soc/i2c@994000";
		modem_skin_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_lte_dsc";
		ife2_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-ubwc-stats-wr";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		gpu_speed_bin = "/soc/qfprom@784000/gpu_speed_bin@17b";
		cam_cci0 = "/soc/qcom,cci0";
		cpu7_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu7-isolate";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se16_spi = "/soc/spi@888000";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		tpda_19_in_tpdm_dlct = "/soc/tpda@6004000/in-ports/port@13/endpoint";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		qupv3_se17_i2c_pins = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		qupv3_se2_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_sleep";
		qupv3_se17_spi_sleep = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		cpu13_config1 = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config1";
		pm8350_s10 = "/soc/rsc@18200000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se7_spi = "/soc/spi@99c000";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		audio_apr = "/soc/qcom,msm-audio-apr";
		tpdm_swao1 = "/soc/tpdm@6b0d000";
		cci1_suspend = "/soc/pinctrl@f000000/cci1_suspend";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		clock_apsscc = "/soc/syscon@182a0000";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/in-ports/port@1f/endpoint";
		ife1_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		funnel_dl_south = "/soc/funnel@69c2000";
		L5B_AO = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		funnel_dl_center = "/soc/funnel@6c2d000";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_lpass_out_funnel_dl_center = "/soc/funnel@6846000/out-ports/port/endpoint";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/in-ports/port@4/endpoint";
		compute_dsp_0_tbu = "/soc/apps-smmu@15000000/compute_dsp_0_tbu@15199000";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3dc5000";
		L11C = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		cam_csiphy2 = "/soc/qcom,csiphy2";
		cti2_ddr0 = "/soc/cti@6e04000";
		tdm_hsif2_tx = "/soc/qcom,msm-dai-tdm-hsif2-tx";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		etm7_out_funnel_apss = "/soc/etm@7740000/out-ports/port/endpoint";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		VDD_LPI_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		qcom_crypto = "/soc/qcrypto@1de0000";
		routing = "/soc/qcom,msm-pcm-routing";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se3_2uart_active = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins/qupv3_se3_2uart_active";
		funnel_modem_q6_out_funnel_mq6_dup = "/soc/funnel@680c000/out-ports/port/endpoint";
		cti13 = "/soc/cti@601d000";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		sec_tdm_din_active = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_active";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-rd";
		S8C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@6ac1000/out-ports/port/endpoint";
		smem_mem = "/reserved-memory/smem_region@80900000";
		jtag_mm0 = "/soc/jtagmm@7040000";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		CLUSTER_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@1";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		funnel_dlwt_0_in_tpdm_rdpm_mx = "/soc/funnel@6c3a000/in-ports/port@1/endpoint";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		L2_6 = "/cpus/cpu@600/l2-cache";
		cam_bps = "/soc/qcom,bps";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad0b004";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		L3B = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		CPU2 = "/cpus/cpu@200";
		chan0_shbuf = "/reserved-memory/neuron_block@0";
		cpu4_cpu_llcc_latfloor = "/soc/qcom,cpu4-cpu-llcc-latfloor";
		L8B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		cpu_pmu = "/soc/cpu-pmu";
		cam_csiphy_tpg1 = "/soc/qcom,tpg1@ac98000";
		cpu0_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-llcc-ddr-latmon";
		L10C = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		dcc = "/soc/dcc_v2@117f000";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		cpu7_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-cpu-l3-latmon";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/in-ports/port@3/endpoint";
		clock_gcc = "/soc/qcom,gcc@100000";
		tpdm_swao_p1_out_tpda_swao = "/soc/tpdm@6b0a000/out-ports/port/endpoint";
		dai_hsif1_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif1-rx/qcom,msm-dai-q6-tdm-hsif1-rx-0";
		tpda_6_in_tpdm_mdss = "/soc/tpda@6004000/in-ports/port@6/endpoint";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		ext_disp = "/soc/qcom,msm-ext-disp";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		cti4 = "/soc/cti@6014000";
		tpda_22_in_tpdm_llm_turing = "/soc/tpda@6004000/in-ports/port@16/endpoint";
		cti_cpu5 = "/soc/cti@7520000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		cti2_apss = "/soc/cti@7900000";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		tpdm_shrm = "/soc/tpdm@6e01000";
		funnel_lpass_lpi_out_funnel_swao = "/soc/funnel@6b44000/out-ports/port/endpoint";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		lahaina_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		funnel_in1_in_funnel_modem = "/soc/funnel@6042000/in-ports/port@5/endpoint";
		pil_trustedvm_mem = "/reserved-memory/pil_trustedvm_region@d0800000";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		S3E = "/soc/rsc@18200000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		qupv3_se8_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_sleep";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1/qcom,i2c_custom_mode";
		tpda_apss_in_tpdm_actpm = "/soc/tpda@7863000/in-ports/port@2/endpoint";
		cam_csid0 = "/soc/qcom,csid0";
		L2B = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		turing_dup_out_turing = "/soc/funnel@6986000/out-ports/port/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b08000/in-ports/port@4/endpoint";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@6042000/in-ports/port@0/endpoint";
		funnel_modem = "/soc/funnel@6804000";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@152128";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		glink_slpi = "/soc/qcom,glink/dsps";
		cpu7_cpu_l3_latfloor = "/soc/qcom,cpu7-cpu-l3-latfloor";
		funnel_ddr_0_in_funnel_ddr_ch13 = "/soc/funnel@6e05000/in-ports/port@1/endpoint";
		tdm_hsif2_rx = "/soc/qcom,msm-dai-tdm-hsif2-rx";
		pmr735a_s2 = "/soc/rsc@18200000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		cx_pe_config1 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config1";
		cti1_dlct = "/soc/cti@6c2b000";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d91540";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a10040";
		VDD_MXA_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		pil_ipa_fw_mem = "/reserved-memory/pil_ipa_fw_region@8b500000";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-in";
		cpu7_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-llcc-ddr-latmon";
		pm8008j_l2 = "/soc/regulator-l2j";
		pil_video_mem = "/reserved-memory/pil_video_region@85700000";
		funnel_swao_in_funnel_lpass_lpi = "/soc/funnel@6b04000/in-ports/port@5/endpoint";
		tpdm_modem_1_out_tpda_modem = "/soc/tpdm@6801000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		tpdm_rdpm_out_funnel_dlwt_0 = "/soc/tpdm@6c38000/out-ports/port/endpoint";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d9158c";
		tpdm_rdpm_mx_out_funnel_dlwt_0 = "/soc/tpdm@6c39000/out-ports/port/endpoint";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000";
		clock_camcc = "/soc/qcom,camcc@ad00000";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		cpu00_config1 = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config1";
		S2E = "/soc/rsc@18200000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		pmr735a_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		level1_rt0_wr2 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr2";
		dummy_eud = "/soc/dummy_sink";
		ipa_smmu_ap = "/soc/qcom,ipa@1e00000/ipa_smmu_ap";
		L1B = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b12000";
		pm8350_s5_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		qupv3_se17_spi_pins = "/soc/pinctrl@f000000/qupv3_se17_spi_pins";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b0d000/out-ports/port/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		dc_noc = "/soc/interconnect@90e0000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7863000/out-ports/port/endpoint";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		tpdm_rdpm_mx = "/soc/tpdm@6c39000";
		tdm_sep_tx = "/soc/qcom,msm-dai-tdm-sep-tx";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		sec_mi2s_ws_sleep = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_sleep";
		msm_audio_ion_cma = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion-cma";
		tpdm_swao_p2 = "/soc/tpdm@6b0b000";
		dai_sep_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sep-tx/qcom,msm-dai-q6-tdm-sep-tx-0";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		pm8350c_s2_level = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		funnel_modem_q6 = "/soc/funnel@680c000";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		clock_gpucc = "/soc/qcom,gpucc@3d90000";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tpda_dl_south_in_tpdm_dl_south = "/soc/tpda@69c1000/in-ports/port@0/endpoint";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		tpda_swao = "/soc/tpda@6b08000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/in-ports/port@6/endpoint";
		ife0_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-ubwc-stats-wr";
		S1E = "/soc/rsc@18200000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		cpu3_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu3-hotplug";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		tpdm_llm_turing_out_tpda22 = "/soc/funnel@6985000/out-ports/port@1/endpoint";
		cti11 = "/soc/cti@601b000";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		sec_tdm_ws_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_active";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se2_2uart = "/soc/qcom,qup_uart@988000";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tpda_5_in_tpdm_video = "/soc/tpda@6004000/in-ports/port@5/endpoint";
		tsens1 = "/soc/tsens@c223000";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@abf0c98";
		lsm = "/soc/qcom,msm-lsm-client";
		L2_4 = "/cpus/cpu@400/l2-cache";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@69c2000/in-ports/port@0/endpoint";
		eud = "/soc/qcom,msm-eud@88e0000";
		tpda_swao_in_tpdm_swao_p2 = "/soc/tpda@6b08000/in-ports/port@2/endpoint";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		cti_lpass = "/soc/cti@6845000";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		cpu15_config1 = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config1";
		cpu3_cpu_l3_lat = "/soc/qcom,cpu3-cpu-l3-lat";
		funnel_dl_center_in_funnel_dl_mm = "/soc/funnel@6c2d000/in-ports/port@2/endpoint";
		pm8350c_s3 = "/soc/rsc@18200000/rpmh-regulator-smpc3/regulator-pm8350c-s3";
		CPU0 = "/cpus/cpu@0";
		funnel_modem_q6_in_modem_etm0 = "/soc/funnel@680c000/in-ports/port@0/endpoint";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		cci3_suspend = "/soc/pinctrl@f000000/cci3_suspend";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b05000/out-ports/port/endpoint";
		funnel_dl_center_in_funnel_lpass = "/soc/funnel@6c2d000/in-ports/port@3/endpoint";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		funnel_ddr_ch13 = "/soc/funnel@6e22000";
		gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@17d058";
		wdog = "/soc/qcom,wdt@17c10000";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		ipe0_in_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@6804000/in-ports/port@1/endpoint";
		pmx_sde_te = "/soc/pinctrl@f000000/pmx_sde_te";
		cam_sensor_mclk5_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk5_suspend";
		tpdm_qm = "/soc/tpdm@69d0000";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		cpu0_cpu_llcc_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-cpu-llcc-latmon";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		ipcc_mproc = "/soc/qcom,ipcc@408000";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/in-ports/port@7/endpoint";
		dai_hsif0_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif0-tx/qcom,msm-dai-q6-tdm-hsif0-tx-0";
		qupv3_se17_i2c_active = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		cti2 = "/soc/cti@6012000";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		pm8350c_l8 = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		cti_cpu3 = "/soc/cti@7320000";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		ife2_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-all-rd";
		cam_sensor_active_ext_regs0 = "/soc/pinctrl@f000000/cam_sensor_active_ext_regs0";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		ife3_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife3-rdi-all-wr";
		modem_pa_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_dsc";
		etm6_out_funnel_apss = "/soc/etm@7640000/out-ports/port/endpoint";
		tdm_sep_rx = "/soc/qcom,msm-dai-tdm-sep-rx";
		S3C = "/soc/rsc@18200000/rpmh-regulator-smpc3/regulator-pm8350c-s3";
		ipe0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		funnel_turing = "/soc/funnel@6985000";
		qupv3_se5_spi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm@6b46000/out-ports/port/endpoint";
		sde_dsi1_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_suspend";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/in-ports/port@1b/endpoint";
		pdc = "/soc/interrupt-controller@b220000";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		demura_memory_0 = "/reserved-memory/demura_region_0";
		funnel_ddr_ch13_in_tpdm_ddr_ch13 = "/soc/funnel@6e22000/in-ports/port@0/endpoint";
		etm6 = "/soc/etm@7640000";
		tcsr = "/soc/syscon@1fc0000";
		funnel_in0_in_stm = "/soc/funnel@6041000/in-ports/port@7/endpoint";
		cpu5_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu5-cpu-l3-latmon";
		cdsp_secure_heap = "/reserved-memory/cdsp_secure_heap@80c00000";
		cti1_ddr0 = "/soc/cti@6e03000";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/out-ports/port/endpoint";
		custom0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom0-rd";
		tpdm_actpm = "/soc/tpdm@7860000";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps/slave-kernel";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps/qcom,sleepstate-in";
		level2_nrt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-wr";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		funnel_mq6_dup = "/soc/funnel@680d000";
		pmr735a_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		level1_rt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr0";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		wil6210_pci = "/soc/qcom,pcie@1c08000/pcie1_rp/wil6210_pci";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		modem_mmw_skin1_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1_dsc";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad0a004";
		jtag_mm7 = "/soc/jtagmm@7740000";
		tpdm_dl_south_out_tpda_dl_south = "/soc/tpdm@69c0000/out-ports/port/endpoint";
		level1_nrt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr1";
		pm8350c_l13 = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		qupv3_se0_spi = "/soc/spi@980000";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		tpda_modem_out_funnel_modem = "/soc/tpda@6803000/out-ports/port/endpoint";
		cti_mdss = "/soc/cti@6c61000";
		qupv3_se15_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_sleep";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		tpdm_swao_p0 = "/soc/tpdm@6b09000";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		funnel_dup_turing_in_turing_etm = "/soc/funnel@6986000/in-ports/port@3/endpoint";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		pm8350_l6 = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		modem_mmw3 = "/soc/qmi-tmd-devices/modem/modem_mmw3";
		adsp_heap = "/soc/qcom,ion/qcom,ion-heap@22";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@86100000";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		S9B_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		bps0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-rd";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		apps_rsc = "/soc/rsc@18200000";
		modem_skin_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_nr_dsc";
		level1_nrt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd0";
		S1C = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		qupv3_se2_i2c = "/soc/i2c@988000";
		funnel_merg_out_funnel_swao = "/soc/funnel@6045000/out-ports/port/endpoint";
		gcc_hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@17d06c";
		pm8350c_l1_ao = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		bluetooth = "/soc/bt_qca6490";
		cti1_apss = "/soc/cti@78f0000";
		pm8350c_s6_level = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_rt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-rt0-rd-wr-sum";
		nspss0_config = "/soc/thermal-zones/nspss-0-step/trips/active-config0";
		cpu02_config1 = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config1";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		sec_tdm_ws_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_sleep";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi = "/soc/spi@a94000";
		disp_rsc = "/soc/rsc@af20000";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		c600_scandump = "/soc/mem_dump/c600_scandump";
		S6C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		funnel_modem_in_funnel_mq6_dup = "/soc/funnel@6804000/in-ports/port@3/endpoint";
		hostless = "/soc/qcom,msm-pcm-hostless";
		L2_2 = "/cpus/cpu@200/l2-cache";
		tpda_dl_north = "/soc/tpda@6ac1000";
		reserved_memory = "/reserved-memory";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		tpda_swao_in_tpdm_swao_p0 = "/soc/tpda@6b08000/in-ports/port@0/endpoint";
		pm8008i_l6 = "/soc/regulator-l6i";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/in-ports/port@0/endpoint";
		cpu0_cpu_l3_tbl = "/soc/qcom,cpu0-cpu-l3-tbl";
		qupv3_se18_default_tx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_tx";
		cti1_dlmm = "/soc/cti@6c0a000";
		tpdm_pimem = "/soc/tpdm@6850000";
		cti0_dlct = "/soc/cti@6c2a000";
		qupv3_se3_2uart_pins = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins";
		qupv3_se4_spi = "/soc/spi@990000";
		pm8350c_s1 = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		cti3_swao = "/soc/cti@6b03000";
		qupv3_se6_2uart = "/soc/qcom,qup_uart@998000";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6980000/out-ports/port/endpoint";
		qupv3_se15_i2c = "/soc/i2c@884000";
		sde_dsi_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_active";
		tpdm_dl_south = "/soc/tpdm@69c0000";
		tpdm_lpass_out_tpda_9 = "/soc/funnel@6c2d000/out-ports/port@3/endpoint";
		nfc_fwdl_suspend = "/soc/pinctrl@f000000/nfc/nfc_fwdl_suspend";
		funnel_mq6_dup_out_funnel_modem = "/soc/funnel@680d000/out-ports/port/endpoint";
		cam_sensor_active_rst4 = "/soc/pinctrl@f000000/cam_sensor_active_rst4";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/in-ports/port@5/endpoint";
		pil_modem_mem = "/reserved-memory/modem_region@8b800000";
		qupv3_se6_i2c = "/soc/i2c@998000";
		level2_nrt1_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		cti0 = "/soc/cti@6010000";
		cpu5_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu5-hotplug";
		pm8350c_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		cti_cpu1 = "/soc/cti@7120000";
		qcom_hwkm = "/soc/hwkm@10c0000";
		cam_sensor_suspend_rst5 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst5";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		qupv3_se17_spi = "/soc/spi@88c000";
		ife2_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-linear-pdaf-wr";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@69c1000/out-ports/port/endpoint";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		cpu17_config1 = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config1";
		tpdm_lpass_lpi = "/soc/tpdm@6b46000";
		qupv3_se8_spi = "/soc/spi@a80000";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		etm4 = "/soc/etm@7440000";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		VDD_GFX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		cti_turing_q6 = "/soc/cti@698b000";
		dai_hsif2_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif2-rx/qcom,msm-dai-q6-tdm-hsif2-rx-0";
		aliases = "/aliases";
		nspss1_config = "/soc/thermal-zones/nspss-1-step/trips/active-config0";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		compute_dsp_1_tbu = "/soc/apps-smmu@15000000/compute_dsp_1_tbu@15195000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/out-ports/port/endpoint";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3dc9000";
		msm_imem = "/soc/qcom,msm-imem@146bf000";
		modem_etm0_out_funnel_modem_q6 = "/soc/modem_etm0/out-ports/port/endpoint";
		qupv3_se19_i2c = "/soc/i2c@894000";
		memshare_mem = "/reserved-memory/memshare_region";
		funnel_lpass = "/soc/funnel@6846000";
		tpdm_modem_0_out_tpda_modem = "/soc/tpdm@6800000/out-ports/port/endpoint";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-rd";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		tpda_modem_in_tpdm_modem_0 = "/soc/tpda@6803000/in-ports/port@0/endpoint";
		SLVR_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@0";
		pcie1_perst_default = "/soc/pinctrl@f000000/pcie1/pcie1_perst_default";
		pmr735a_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		kryo_erp = "/soc/erp";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		qupv3_se8_i3c_pins = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins";
		reserved_xbl_uefi_log = "/reserved-memory/res_xbl_uefi_log_region@80880000";
		L7E = "/soc/rsc@18200000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		pm8350c_bob = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		mdmss20_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config0";
		firmware = "/firmware";
		modem_mmw_skin3 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@9091000";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae96900";
		jtag_mm5 = "/soc/jtagmm@7540000";
		tpdm_dcc = "/soc/tpdm@6870000";
		system_noc = "/soc/interconnect@1680000";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		cti_titan = "/soc/cti@6c13000";
		i3c3 = "/soc/i3c-master@884000";
		pm8350c_l11 = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		anoc_1_pcie_tbu = "/soc/apps-smmu@15000000/anoc_1_pcie_tbu@151a1000";
		etm5_out_funnel_apss = "/soc/etm@7540000/out-ports/port/endpoint";
		llcc_pmu = "/soc/llcc-pmu@9095000";
		level2_rt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-rd";
		cpu3_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu3-cpu-l3-latmon";
		cpu4_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu4-isolate";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		modem_mmw1 = "/soc/qmi-tmd-devices/modem/modem_mmw1";
		CPU7 = "/cpus/cpu@700";
		gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d050";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/out-ports/port@0/endpoint";
		VDD_MXC_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		mx_pe = "/soc/mx_rdpm_pe@0x00637000";
		ufshc_mem = "/soc/ufshc@1d84000";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		sdsp_mem = "/reserved-memory/sdsp_region";
		cpu10_config1 = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config1";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		pil_cdsp_mem = "/reserved-memory/pil_cdsp_region@89700000";
		replicator_cx_in_swao_out = "/soc/replicator@6046000/in-ports/port/endpoint";
		L6E = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		ipe0_ref_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/out-ports/port/endpoint";
		qupv3_se16_spi_active = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		cti9 = "/soc/cti@6019000";
		chan1_shbuf = "/reserved-memory/neuron_block@1";
		cpu1_cpu_l3_lat = "/soc/qcom,cpu1-cpu-l3-lat";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		cti_lpass_q6 = "/soc/cti@6b2b000";
		L2_0 = "/cpus/cpu@0/l2-cache";
		qoslat_opp_table = "/soc/qoslat-opp-table";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		spss_utils = "/soc/qcom,spss_utils";
		nspss2_config = "/soc/thermal-zones/nspss-2-step/trips/active-config0";
		pm8008i_l4 = "/soc/regulator-l4i";
		refgen = "/soc/refgen-regulator@88e7000";
		L9C = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/in-ports/port@18/endpoint";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		cti0_ddr0 = "/soc/cti@6e02000";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		pcie1_msi = "/soc/qcom,pcie1_msi@17a10040";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		mdmss21_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config1";
		tpdm_lpass = "/soc/tpdm@6844000";
		qupv3_se15_i2c_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		tpdm_rdpm_out_tpda14 = "/soc/funnel@6c2d000/out-ports/port@8/endpoint";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		pm8008j_l7 = "/soc/regulator-l7j";
		pil_cvp_mem = "/reserved-memory/pil_cvp_region@85c00000";
		L5E = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		ife0_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-all-rd";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		LLCC_4 = "/soc/mem_dump/llcc_4_dcache";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		clk_virt = "/soc/interconnect";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		tpda_14_in_tpdm_rdpm = "/soc/tpda@6004000/in-ports/port@e/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/in-ports/port@3/endpoint";
		pm8350c_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/out-ports/port/endpoint";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/in-ports/port@19/endpoint";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		usb0 = "/soc/ssusb@a600000";
		L8C = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		mx_pe_config2 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config2";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		funnel_video = "/soc/funnel@6832000";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		user_contig_mem = "/reserved-memory/user_contig_region";
		tdm_hsif1_tx = "/soc/qcom,msm-dai-tdm-hsif1-tx";
		usb_nop_phy = "/soc/usb_nop_phy";
		cam_sensor_mclk5_active = "/soc/pinctrl@f000000/cam_sensor_mclk5_active";
		sec_aux_pcm_ws_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_active";
		etm2 = "/soc/etm@7240000";
		replicator_swao_out_eud = "/soc/replicator@6b06000/out-ports/port@1/endpoint";
		qupv3_se18_ctsrx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_ctsrx";
		cpu7_cpu_ddr_latfloor = "/soc/qcom,cpu7-cpu-ddr-latfloor";
		cam_vfe2 = "/soc/qcom,ife2";
		tpdm_ipcc_out_tpda20 = "/soc/funnel@6c2d000/out-ports/port@b/endpoint";
		modem_diag = "/soc/dummy_source";
		L4E = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		VDD_MM_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		nfc_fwdl_active = "/soc/pinctrl@f000000/nfc/nfc_fwdl_active";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		dai_hsif1_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif1-tx/qcom,msm-dai-q6-tdm-hsif1-tx-0";
		gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@17d054";
		pmx_sde = "/soc/pinctrl@f000000/pmx_sde";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		secure_display_memory = "/reserved-memory/secure_display_region";
		cam_csiphy5 = "/soc/qcom,csiphy5";
		cti0_apss = "/soc/cti@78e0000";
		tpdm_spdm = "/soc/tpdm@600f000";
		tpdm_ddr_ch13 = "/soc/tpdm@6e20000";
		glink_adsp = "/soc/qcom,glink/adsp";
		wil6210_pci_iommu_group = "/soc/qcom,pcie@1c08000/pcie1_rp/wil6210_pci/wil6210_pci_iommu_group";
		pmr735a_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		tpdm_gcc = "/soc/tpdm@682c000";
		S5B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		cpu7_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu7-hotplug";
		L7C = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		qupv3_se8_i3c_active = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_active";
		xbl_aop_mem = "/reserved-memory/xbl_aop_region@80700000";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad08004";
		cti_ddr_ch13 = "/soc/cti@6e21000";
		cdsp_smp2p_out = "/soc/qcom,smp2p-nsp/master-kernel";
		modem_mmw_skin1 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1";
		snoop_l3_bw = "/soc/qcom,snoop-l3-bw";
		compress = "/soc/qcom,msm-compress-dsp";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		jtag_mm3 = "/soc/jtagmm@7340000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		cti0_dlmm = "/soc/cti@6c09000";
		mdmss22_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config2";
		i3c1 = "/soc/i3c-master@a84000";
		cam_csid_lite0 = "/soc/qcom,csid-lite0";
		apps_bcm_voter = "/soc/rsc@18200000/bcm_voter";
		cti2_swao = "/soc/cti@6b02000";
		S10C = "/soc/rsc@18200000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		cnss_pci_iommu_group = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci/cnss_pci_iommu_group";
		funnel_apss_merg = "/soc/funnel@7810000";
		lt9611_pins = "/soc/pinctrl@f000000/lt9611_pins";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		stub_codec = "/soc/qcom,msm-stub-codec";
		L3E = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		pm8350_l2 = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		CPU5 = "/cpus/cpu@500";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		tpda_apss_in_tpdm_llm_silver = "/soc/tpda@7863000/in-ports/port@0/endpoint";
		gmu = "/soc/qcom,gmu@3d69000";
		nspss1_config1 = "/soc/thermal-zones/nspss-1-step/trips/active-config1";
		funnel_in1 = "/soc/funnel@6042000";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se3_2uart = "/soc/qcom,qup_uart@98c000";
		tpdm_mm_out_funnel_dl_mm = "/soc/tpdm@6c08000/out-ports/port/endpoint";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		sp_mem = "/reserved-memory/sp_region";
		clock_debugcc = "/soc/qcom,cc-debug";
		VDD_MM_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		qupv3_se7_i2c_active = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		L6C = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		c400_scandump = "/soc/mem_dump/c400_scandump";
		funnel_dup_turing = "/soc/funnel@6986000";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		sde_te_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		pm8350_l4_level = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		funnel_swao = "/soc/funnel@6b04000";
		tdm_hsif1_rx = "/soc/qcom,msm-dai-tdm-hsif1-rx";
		cti7 = "/soc/cti@6017000";
		tpdm_video_out_funnel_video = "/soc/tpdm@6830000/out-ports/port/endpoint";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@15185000";
		tpda_20_in_tpdm_ipcc = "/soc/tpda@6004000/in-ports/port@14/endpoint";
		tpdm_video = "/soc/tpdm@6830000";
		pm8008i_l2 = "/soc/regulator-l2i";
		tpda_13_in_tpdm_shrm = "/soc/tpda@6004000/in-ports/port@d/endpoint";
		pcie1 = "/soc/qcom,pcie@1c08000";
		L2E = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		apc1_cluster = "/soc/qcom,cpufreq-hw/qcom,cpu-voltage-cdev/qcom,apc1-cluster";
		cpu0_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu0-hotplug";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		cpu1_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu1-cpu-l3-latmon";
		usb2_phy1 = "/soc/hsphy@88e4000";
		cpu4_llcc_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-llcc-computemon";
		tpdm_modem_1 = "/soc/tpdm@6801000";
		tpdm_mm_out_tpda8 = "/soc/funnel@6c2d000/out-ports/port@2/endpoint";
		cx_pe_config4 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config4";
		cpu6_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu6-isolate";
		S6B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		custom1_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom1-wr";
		tpdm_shrm_out_funnel_ddr_0 = "/soc/tpdm@6e01000/out-ports/port/endpoint";
		sleep_clk = "/soc/clocks/sleep-clk";
		etm4_out_funnel_apss = "/soc/etm@7440000/out-ports/port/endpoint";
		pm8008j_l5 = "/soc/regulator-l5j";
		L5C = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		modem_charge_state = "/soc/qmi-tmd-devices/modem/modem_charge_state";
		LLCC_2 = "/soc/mem_dump/llcc_2_dcache";
		qupv3_se19_i2c_pins = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins";
		cpu12_config1 = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config1";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/in-ports/port@1/endpoint";
		pm8350c_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		sec_mi2s_sck_sleep = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_sleep";
		qupv3_se18_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_rtsrx";
		cci0_suspend = "/soc/pinctrl@f000000/cci0_suspend";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		qcom_cedev = "/soc/qcedev@1de0000";
		tpdm_ddr = "/soc/tpdm@6e00000";
		pm8350c_s6_level_ao = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		cam_cci1 = "/soc/qcom,cci1";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		loopback = "/soc/qcom,msm-pcm-loopback";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		qupv3_se10_spi = "/soc/spi@a88000";
		modem_mmw_skin2_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2_dsc";
		L1E = "/soc/rsc@18200000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		qupv3_se18_4uart_pins = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tpdm_ddr_ch02_out_tpda10 = "/soc/funnel@6c2d000/out-ports/port@4/endpoint";
		funnel_center_in_tpdm_ipcc = "/soc/funnel@6c2d000/in-ports/port@7/endpoint";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		ife1_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-linear-pdaf-wr";
		qupv3_se6_2uart_pins = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		qupv3_se1_spi = "/soc/spi@984000";
		pm8350_s11 = "/soc/rsc@18200000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		tpdm_dcc_out_tpda = "/soc/tpdm@6870000/out-ports/port/endpoint";
		etm0 = "/soc/etm@7040000";
		usb_qmp_phy = "/soc/ssphy@88eb000";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		cam_vfe0 = "/soc/qcom,ife0";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/in-ports/port@0/endpoint";
		L4C = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		qupv3_se9_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_sleep";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		dump_mem = "/reserved-memory/mem_dump_region";
		replicator_qdss = "/soc/replicator@6046000";
		cam_csiphy3 = "/soc/qcom,csiphy3";
		cti2_ddr1 = "/soc/cti@6e0e000";
		VDD_MXC_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-mmcx-sup-level";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		funnel_mq6_dup_in_funnel_modem_q6 = "/soc/funnel@680d000/in-ports/port@1/endpoint";
		cam_jpeg_enc = "/soc/qcom,jpegenc";
		cti14 = "/soc/cti@601e000";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		cam_sensor_suspend_ext_regs0 = "/soc/pinctrl@f000000/cam_sensor_suspend_ext_regs0";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/out-ports/port/endpoint";
		cci0_active = "/soc/pinctrl@f000000/cci0_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		jtag_mm1 = "/soc/jtagmm@7140000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@1518d000";
		cam_vfe_lite0 = "/soc/qcom,ife-lite0";
		qupv3_se14_spi = "/soc/spi@880000";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		cmd_db = "/reserved-memory/reserved-memory@80860000";
		tpdm_llm_silver_out_tpda_apss = "/soc/tpdm@78a0000/out-ports/port/endpoint";
		ipa_smmu_11ad = "/soc/qcom,ipa@1e00000/ipa_smmu_11ad";
		nfc_clk_req_active = "/soc/pinctrl@f000000/nfc/nfc_clk_req_active";
		qupv3_se3_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins/qupv3_se3_2uart_sleep";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7861000/out-ports/port/endpoint";
		L2_7 = "/cpus/cpu@700/l2-cache";
		tpdm_swao_p2_out_tpda_swao = "/soc/tpdm@6b0b000/out-ports/port/endpoint";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		pop_trip = "/soc/thermal-zones/pop-mem-step/trips/pop-trip";
		funnel_dl_center_out_qatb = "/soc/funnel@6c2d000/out-ports/port@c/endpoint";
		glink_spss = "/soc/qcom,glink/spss";
		qupv3_se5_spi = "/soc/spi@994000";
		funnel_mq6_dup_in_modem_diag = "/soc/funnel@680d000/in-ports/port@2/endpoint";
		L3C = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		cpu4_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-llcc-ddr-latmon";
		CPU3 = "/cpus/cpu@300";
		qupv3_se14_i3c_active = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins/qupv3_se14_i3c_active";
		modem_diag_out_funnel_mq6_dup = "/soc/dummy_source/out-ports/port/endpoint";
		ife2_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-pixel-raw-wr";
		pil_slpi_mem = "/reserved-memory/pil_slpi_region@88200000";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		qupv3_se16_i2c = "/soc/i2c@888000";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		qupv3_se9_i3c_pins = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins";
		S2C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		tlmm = "/soc/pinctrl@f000000";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		qupv3_se7_i2c = "/soc/i2c@99c000";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		pm8350c_s10 = "/soc/rsc@18200000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		cti5 = "/soc/cti@6015000";
		apps_smmu = "/soc/apps-smmu@15000000";
		cti_cpu6 = "/soc/cti@7620000";
		cpu4_llcc_ddr_lat = "/soc/qcom,cpu4-llcc-ddr-lat";
		VDD_MXC_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		cam_csid1 = "/soc/qcom,csid1";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		L2C = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/in-ports/port@17/endpoint";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		pm8350_l8_level = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-mmcx-sup-level";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		qupv3_se9_spi = "/soc/spi@a84000";
		nfc_clk_req_suspend = "/soc/pinctrl@f000000/nfc/nfc_clk_req_suspend";
		pmr735a_s3 = "/soc/rsc@18200000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		ife0_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
		csr = "/soc/csr@6001000";
		cx_pe_config2 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config2";
		cci1_active = "/soc/pinctrl@f000000/cci1_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		cpu4_qoslatmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-qoslatmon";
		aggre1_noc = "/soc/interconnect@16e0000";
		clock_videocc = "/soc/qcom,videocc@abf0000";
		pm8008j_l3 = "/soc/regulator-l3j";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se19_spi_pins = "/soc/pinctrl@f000000/qupv3_se19_spi_pins";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad0c120";
		funnel_modem_out_funnel_in1 = "/soc/funnel@6804000/out-ports/port/endpoint";
		VDD_LPI_MX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		qupv3_se19_spi_active = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		tpdm_shrm_out_tpda13 = "/soc/funnel@6c2d000/out-ports/port@7/endpoint";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		cpu4_cpu_l3_lat = "/soc/qcom,cpu4-cpu-l3-lat";
		level1_rt0_wr3 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr3";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000";
		L1C = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		cti1_swao = "/soc/cti@6b01000";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		nsp_noc = "/soc/interconnect@a0c0000";
		tpdm_ddr_ch13_out_funnel_ddr_ch13 = "/soc/tpdm@6e20000/out-ports/port/endpoint";
		smp2p_qvrexternal5_out = "/soc/qcom,smp2p-nsp/qcom,smp2p-qvrexternal5-out";
		mnoc_sf_0_tbu = "/soc/apps-smmu@15000000/mnoc_sf_0_tbu@151a5000";
		funnel_dl_mm_in_funnel_video = "/soc/funnel@6c0b000/in-ports/port@0/endpoint";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		tpdm_llm_gold_out_tpda_apss = "/soc/tpdm@78b0000/out-ports/port/endpoint";
		pm8350_s5_level = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		qcom_tzlog = "/soc/tz-log@146bf720";
		cpu2_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu2-hotplug";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		ife1_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-ubwc-stats-wr";
		tpdm_ipcc = "/soc/tpdm@6c29000";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		sec_mi2s_sck_active = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_active";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		tpdm_swao_p3 = "/soc/tpdm@6b0c000";
		pm8350_l9 = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		cpu14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config";
		memtimer = "/soc/timer@17c20000";
		tpdm_ipcc_out_funnel_center = "/soc/tpdm@6c29000/out-ports/port/endpoint";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		ife4_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife4-rdi-all-wr";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		funnel_ddr_ch13_out_funnel_ddr_0 = "/soc/funnel@6e22000/out-ports/port/endpoint";
		clock_rpmh = "/soc/rsc@18200000/qcom,rpmhclk";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		splash_memory = "/reserved-memory/splash_region";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		cpu14_config1 = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config1";
		tpdm_mdss_out_tpda6 = "/soc/funnel@6c2d000/out-ports/port@1/endpoint";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		etm3_out_funnel_apss = "/soc/etm@7340000/out-ports/port/endpoint";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_plus_mode";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		cti12 = "/soc/cti@601c000";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		usb2_id_det_default = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/usb2_id_det_default";
		pil_modem = "/soc/qcom,mss@8a800000";
		tpdm_dl_north_out_tpda_dl_north = "/soc/tpdm@6ac0000/out-ports/port/endpoint";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		cci2_suspend = "/soc/pinctrl@f000000/cci2_suspend";
		ipa_smmu_wlan = "/soc/qcom,ipa@1e00000/ipa_smmu_wlan";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b05000/in-ports/port/endpoint";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		cci2_active = "/soc/pinctrl@f000000/cci2_active";
		sec_mi2s_sd0_active = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		L2_5 = "/cpus/cpu@500/l2-cache";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		tpda_swao_in_tpdm_swao_p3 = "/soc/tpda@6b08000/in-ports/port@3/endpoint";
		S9B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		arch_timer = "/soc/timer";
		pil_camera_mem = "/reserved-memory/pil_camera_region@85200000";
		tpdm_vsense = "/soc/tpdm@6840000";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		funnel_dl_mm_in_tpdm_mdss = "/soc/funnel@6c0b000/in-ports/port@1/endpoint";
		VDD_MMCX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		custom_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_custom/iova-mem-map";
		CPU1 = "/cpus/cpu@100";
		level2_nrt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-rd";
		dai_hsif2_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif2-tx/qcom,msm-dai-q6-tdm-hsif2-tx-0";
		cam_csiphy_tpg0 = "/soc/qcom,tpg0@ac97000";
		cti_turing = "/soc/cti@6982000";
		qupv3_se5_i2c_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		tpdm_dlct_out_funnel_center = "/soc/tpdm@6c28000/out-ports/port/endpoint";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		modem_pa_fr1_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_fr1_dsc";
		icp0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/icp0-all-rd";
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x2c2>;

		demura_region_1 {
			label = "demura hfc region 1";
			reg = <0x00 0x00 0x00 0x00>;
			phandle = <0x2cd>;
		};

		sec_debug_region@F0000000 {
			compatible = "removed-dma-pool";
			reg = <0x00 0xf0000000 0x00 0x900000>;
			phandle = <0x75f>;
			no-map;
		};

		pil_ipa_gsi_region@8b510000 {
			reg = <0x00 0x8b510000 0x00 0xa000>;
			phandle = <0xc9>;
			no-map;
		};

		qheebsp_dbg_vm_hyp_region@d0000000 {
			status = "disabled";
			reg = <0x00 0xd0000000 0x00 0x800000>;
			phandle = <0x2c9>;
			no-map;
		};

		linux,cma {
			linux,cma-default;
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xdfffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x2000000>;
			reusable;
		};

		hyp_region@80000000 {
			reg = <0x00 0x80000000 0x00 0x600000>;
			phandle = <0x2c3>;
			no-map;
		};

		cdsp_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x400000>;
			phandle = <0x283>;
			reusable;
		};

		pil_spss_region@8b600000 {
			reg = <0x00 0x8b51c000 0x00 0x100000>;
			phandle = <0xd1>;
			no-map;
		};

		camera_heap {
			alignment = <0x00 0x2000000>;
			ion,recyclable;
			alloc-ranges = <0x01 0x80000000 0x00 0x80000000>;
			size = <0x00 0x1f400000>;
			phandle = <0x66c>;
		};

		qrtr-shmem {
			reg = <0x00 0xd7ef7000 0x00 0x9000>;
			phandle = <0x2d>;
			no-map;
		};

		cdsp_secure_heap@80c00000 {
			reg = <0x00 0x80c00000 0x00 0x600000>;
			phandle = <0xe3>;
			no-map;
		};

		res_xbl_uefi_log_region@80880000 {
			reg = <0x00 0x80880000 0x00 0x14000>;
			phandle = <0x2c6>;
			no-map;
		};

		neuron_block@1 {
			reg = <0x00 0xd7f80000 0x00 0x80000>;
			phandle = <0x2b>;
			no-map;
		};

		pil_gpu_region@8b51a000 {
			reg = <0x00 0x8b51a000 0x00 0x2000>;
			phandle = <0x294>;
			no-map;
		};

		pil_adsp_region@86100000 {
			reg = <0x00 0x85200000 0x00 0x3000000>;
			phandle = <0xbf>;
			no-map;
		};

		secure_display_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0xd400000>;
			phandle = <0xe7>;
			reusable;
		};

		ss_plog@1B0900000 {
			compatible = "ss_plog";
			reg = <0x00 0xf0900000 0x00 0x200000>;
			no-map;
		};

		kaslr_region@A0001000 {
			compatible = "removed-dma-pool";
			reg = <0x00 0xa0001000 0x00 0x1000>;
			phandle = <0x762>;
			no-map;
		};

		smem_region@80900000 {
			reg = <0x00 0x80900000 0x00 0x200000>;
			phandle = <0x95>;
			no-map;
		};

		pil_trustedvm_region@d0800000 {
			status = "disabled";
			reg = <0x00 0xd0800000 0x00 0x76f7000>;
			phandle = <0xd2>;
			no-map;
		};

		sdsp_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x800000>;
			phandle = <0xe2>;
			reusable;
		};

		xbl_aop_region@80700000 {
			reg = <0x00 0x80700000 0x00 0x160000>;
			phandle = <0x2c4>;
			no-map;
		};

		adsp_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0xc00000>;
			phandle = <0x99>;
			reusable;
		};

		uh_guest_region {
			reg = <0x00 0xb0400000 0x00 0x1800000>;
		};

		pil_video_region@85700000 {
			reg = <0x00 0x9bd00000 0x00 0x500000>;
			phandle = <0xc8>;
			no-map;
		};

		non_secure_display_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x6400000>;
			status = "disabled";
			phandle = <0xe9>;
			reusable;
		};

		cnss_wlan_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x1800000>;
			phandle = <0x28c>;
			reusable;
		};

		audio_cma_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x1c00000>;
			phandle = <0xe8>;
			reusable;
		};

		splash_region {
			label = "cont_splash_region";
			reg = <0x00 0xe4000000 0x00 0x2300000>;
			phandle = <0x2cb>;
		};

		uh_heap_region {
			reg = <0x00 0xb0200000 0x00 0x200000>;
		};

		tima_region@B0100000 {
			compatible = "removed-dma-pool";
			reg = <0x00 0xb0100000 0x00 0x100000>;
			phandle = <0x761>;
			no-map;
		};

		demura_region_0 {
			label = "demura hfc region 0";
			reg = <0x00 0x00 0x00 0x00>;
			phandle = <0x2cc>;
		};

		hdm_region@9FB00000 {
			compatible = "removed-dma-pool";
			reg = <0x00 0x9fb00000 0x00 0x1000>;
			phandle = <0x62f>;
			no-map;
		};

		modem_region@8b800000 {
			reg = <0x00 0x8b800000 0x00 0xf600000>;
			phandle = <0xba>;
			no-map;
		};

		sp_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x1000000>;
			phandle = <0xe4>;
			reusable;
		};

		dfps_data_region {
			label = "dfps_data_region";
			reg = <0x00 0xe6300000 0x00 0x100000>;
			phandle = <0x299>;
		};

		pil_cvp_region@85c00000 {
			reg = <0x00 0x9c200000 0x00 0x500000>;
			phandle = <0xcc>;
			no-map;
		};

		qseecom_ta_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x2000000>;
			phandle = <0xe6>;
			reusable;
		};

		pil_cdsp_region@89700000 {
			reg = <0x00 0x89700000 0x00 0x1e00000>;
			phandle = <0xc2>;
			no-map;
		};

		reserved-memory@80860000 {
			compatible = "qcom,cmd-db";
			reg = <0x00 0x80860000 0x00 0x20000>;
			phandle = <0x2c5>;
			no-map;
		};

		cpucp_fw_region@80b00000 {
			reg = <0x00 0x80b00000 0x00 0x100000>;
			phandle = <0x2c7>;
			no-map;
		};

		memshare_region {
			alignment = <0x00 0x100000>;
			alloc-ranges = <0x00 0x00 0x00 0xdfffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x800000>;
			phandle = <0x2f>;
			no-map;
		};

		removed_region@d8800000 {
			reg = <0x00 0xd8800000 0x00 0x5e00000>;
			phandle = <0x2ca>;
			no-map;
		};

		sec_debug_rdx_bootdev@0 {
			reg = <0x01 0x00 0x00 0xad00000>;
			phandle = <0x760>;
			no-ship;
		};

		pil_camera_region@85200000 {
			reg = <0x00 0x9b800000 0x00 0x500000>;
			phandle = <0x2a7>;
			no-map;
		};

		user_contig_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x1000000>;
			phandle = <0xe5>;
			reusable;
		};

		neuron_block@0 {
			reg = <0x00 0xd7f00000 0x00 0x80000>;
			phandle = <0x2a>;
			no-map;
		};

		ramoops@1B0B00000 {
			record-size = <0x40000>;
			pmsg-size = <0x40000>;
			compatible = "ramoops";
			console-size = <0x40000>;
			reg = <0x00 0xf0b00000 0x00 0x100000>;
			ftrace-size = <0x40000>;
		};

		pil_ipa_fw_region@8b500000 {
			reg = <0x00 0x8b500000 0x00 0x10000>;
			phandle = <0x2c8>;
			no-map;
		};

		mem_dump_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x3000000>;
			phandle = <0xcd>;
			reusable;
		};

		qseecom_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			size = <0x00 0x1c00000>;
			phandle = <0xd3>;
			reusable;
		};

		pil_slpi_region@88200000 {
			reg = <0x00 0x9c700000 0x00 0x1600000>;
			phandle = <0xce>;
			no-map;
		};
	};

	memory {
		ddr_device_type = <0x08>;
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x37500000 0x02 0x00 0x01 0x80000000 0x00 0xc0000000 0x01 0x40000000 0x00 0xb7b00000 0x00 0x1e00000>;
	};
};
