98|114|Public
50|$|Even more significantly, the 300 mm <b>wafer</b> <b>size</b> became {{mainstream}} at the 90 nm node. The previous <b>wafer</b> <b>size</b> was 200 mm diameter.|$|E
5000|$|... #Caption: Relationship between {{ultrapure water}} flow and <b>wafer</b> <b>size</b> ...|$|E
5000|$|... #Caption: Relationship between Ultrapure Water Flowrate and <b>Wafer</b> <b>Size.</b>|$|E
5000|$|The boule is then [...] with a wafer saw (wire saw) and {{polished}} to form <b>wafers.</b> The <b>size</b> of <b>wafers</b> for photovoltaics is 100-200 mm square and the thickness is 200-300 μm. In the future, 160 μm {{will be the}} standard. Electronics use <b>wafer</b> <b>sizes</b> from 100-450 mm diameter. (The largest wafers made have a diameter of 450 mm but are not yet in general use.) ...|$|R
50|$|Other III-V technologies, such as indium {{phosphide}} (InP), {{have been shown}} to offer superior performance to GaAs in terms of gain, higher cutoff frequency, and low noise. However they also tend to be more expensive due to smaller <b>wafer</b> <b>sizes</b> and increased material fragility.|$|R
40|$|The use of diamond or silicon on diamond (SOD) as {{a thermal}} heat {{spreader}} substrate for GaN high power transistor and solid state lighting devices {{has been demonstrated}} previously with active devices {{on a small scale}} but not at <b>wafer</b> <b>sizes</b> of 50 to 100 mm. The capability to reduce heat has been demonstrated but the benefits of this for large volume applications such as Wimax or commercial lighting require that the technology be scaled to much larger <b>wafer</b> <b>sizes.</b> This paper will highlight recent advances in scaling GaN on SOD wafers to 100 mm diameters and will report on the electrical characterization of GaN HEMT devices fabricated on 100 mm SOD wafers. Results will include whole wafer parametric data which illustrate the large area viability and consistency of the process as well as physical characterization showing the consistency of the structure across the wafer. In addition, it will discuss yield issues related to these larger diameter substrates including film stress, wafer thinning, and packaging...|$|R
5000|$|The current, as of 2014, {{state-of-the-art}} for <b>wafer</b> <b>size</b> is 300 mm (12 in). The {{industry is}} aiming {{to move to}} the 450 mm <b>wafer</b> <b>size</b> by 2018. As of March 2014, Intel expects 450 mm deployment by 2020. Additionally, there is a large push to completely automate the production of semiconductor chips from beginning to end. This {{is often referred to as}} the [...] "lights-out fab" [...] concept.|$|E
5000|$|Atomically thin, <b>wafer</b> <b>size,</b> crystal growth, and characterization: Raman, AFM, TEM, STM, magneto transport, angle {{resolved}} photoemission (ARPES), optics.|$|E
5000|$|Simply stated, Klaiber's law {{proposes that}} [...] "the silicon <b>wafer</b> <b>size</b> will dictate the largest {{diameter}} of ultrapure water supply piping needed within a semiconductor wafer factory." ...|$|E
30|$|Alternatively, in multiple-step imprinting, smaller <b>wafer</b> <b>sizes</b> {{are used}} to pattern over a larger area {{in the form of}} a matrix (also known as SSIL) as {{observed}} in the work of Haatainen and the team [30, 31], which reduces both the required force and air bubble issue observed in a single-step imprinting. However, such system is typically more complicated as it requires highly accurate mold alignment during imprinting.|$|R
40|$|AbstractFor {{a period}} {{starting}} last year until just recently crystal product makers {{had never had}} it so good. Historically, the industry has always been characterized by a mismatch of supply and demand, but last year the tables were turned - the wafer manufactures were experiencing a shortfall in capacity, especially for certain <b>wafer</b> <b>sizes,</b> {{and were able to}} sell everything they could make. However, this year the situation is back to normal; supply outstrips demand so suppliers are cautions about investing in capacity again...|$|R
40|$|The low {{temperature}} epitaxy of Si and SiGe {{has been investigated}} with a disilane-based precursor. The evolution of the Si growth rate with the temperature shows some specificity: the growth rate is independent of the growth temperature between 700 °C and 600 °C and remains very high at {{low temperature}} (below 500 °C). Concerning the SiGe growth, the deposition rate is higher than obtained with silane. The Ge-incorporation seems to be independent of the growth temperature. This leads to a major advantage for the wafer uniformity and especially for <b>wafer</b> <b>sizes</b> up to 300 mm...|$|R
50|$|A unit wafer {{fabrication}} step, {{such as an}} etch step, can produce more chips proportional {{to the increase in}} wafer area, while the cost of the unit fabrication step goes up more slowly than the wafer area. This was the cost basis for increasing <b>wafer</b> <b>size.</b> Conversion to 300 mm wafers from 200 mm wafers began in earnest in 2000, and reduced the price per die about 30-40%.However, this was not without significant problems for the industry.|$|E
5000|$|Since Dr. Klaiber's earlier postulation, the {{relationship}} between <b>wafer</b> <b>size</b> and the diameter of PVDF conduits has been observed by others. Unbeknownst to Libman, et al., an identical position to Klaiber's Law was discussed during a 2010 presentation; that the current HP (high purity) PVDF piping size is limited to 12 inch and that historically {{the size of the}} wafer coincided with the diameter of the main lines. [...] Libman questioned if the trend would continue for 450mm wafers.|$|E
50|$|Dicing saw {{is a kind}} {{of cutting}} machines. A cutter for use in dicing, and {{performs}} the cutting of the silicon wafer. At present, the mainstream cutting of silicon wafers with a diameter of 200mm or 300mm, 0.05mm square cut is also possible.Diamond blade to obscure the industrial diamond in the resin is the mainstream. Also, the thickness of the blades varies by the subject material is of about 20μm ~ 35μm is used when cutting the silicon wafer.Share accounted for 90% in only Japanese companies, such as DISCO Corporation and Accretech (Tokyo Seimitsu). In the past, half-cut to cut 2/3 degree of wafer thickness it was the mainstream, with the large diameter of the <b>wafer</b> <b>size,</b> on top of the tape mount, full cut cutting all the wafer is becoming mainstream. Along with it, before and after the process, from the dicing saw (split the rest of the wafer by pasting roller half pre-cut wafer tape to split chip) (half-cut) ⇒ expanded, the mounter (frame tape (mainly UV curable tape) and paste the wafer at the same time) ⇒ has been changed to a dicing saw (full cut) ⇒UV irradiation.|$|E
50|$|A {{new style}} of wafers {{composed}} of gallium-nitride-on-silicon (GaN-on-Si) {{is being used}} to produce white LEDs using 200-mm silicon wafers. This avoids the typical costly sapphire substrate in relatively small 100- or 150-mm <b>wafer</b> <b>sizes.</b> The sapphire apparatus must be coupled with a mirror-like collector to reflect light that would otherwise be wasted. It is predicted that by 2020, 40% of all GaN LEDs will be made with GaN-on-Si. Manufacturing large sapphire material is difficult, while large silicon material is cheaper and more abundant. LED companies shifting from using sapphire to silicon should be a minimal investment.|$|R
5000|$|First-pass success - As die sizes shrink (due to scaling), and <b>wafer</b> <b>sizes</b> go up (due {{to lower}} {{manufacturing}} costs), {{the number of}} dies per wafer increases, and the complexity of making suitable photomasks goes up rapidly. A mask set for a modern technology can cost several million dollars. This non-recurring expense deters the old iterative philosophy involving several [...] "spin-cycles" [...] to find errors in silicon, and encourages first-pass silicon success. Several design philosophies {{have been developed to}} aid this new design flow, including design for manufacturing (DFM), design for test (DFT), and Design for X.|$|R
40|$|AbstractMaintaining {{constant}} {{quality is}} challenging in laser processes {{where a small}} focal point down to few micrometers is necessary, because the beam focus must be kept {{within the limits of}} narrow depth of focus in the entire working area. We demonstrated the importance of the focus control in sapphire scribing and silicon surface material removal processes. With an online auto-focus system micromachining was made up to 1000 mm/s processing speed with a precision of ± 2 μm. According to the test results, the auto-focus system significantly improved the process quality and reliability and allowed using high processing speeds and large <b>wafer</b> <b>sizes</b> with high precision...|$|R
30|$|Ga 2 O 3 {{has been}} {{successfully}} grown on various kinds of substrates such as sapphire and silicon (Si) substrate [3, 10]. However, sapphire substrate is expensive and is not available in large <b>wafer</b> <b>size</b> [11]. Si substrate {{is considered to be}} more preferable due to the availability of large <b>wafer</b> <b>size</b> and low price [12]. In addition, the hybrid integration of semiconductor-based devices on Si platform seems to be very attractive towards the so-called More-than-Moore technology [13].|$|E
40|$|Abstract. Kinematic {{analysis}} for the conventional rotary CMP polisher was conducted {{and its effect on}} polishing results was assessed. The authors define a novel parameter z as a kinematic index, which includes the effects of <b>wafer</b> <b>size,</b> distance between the rotation centers, and the rotation ratio of wafer and pad. The analysis result suggests that the shape of velocity distribution, direction of friction force, uniformity of velocity distribution, distribution of sliding distance, and the uniformity of sliding distance distribution could be consistently expressed in terms of the kinematic index z. These results become more important as the <b>wafer</b> <b>size</b> increases and the requirement on the wafer nonuniformity is more stringent...|$|E
40|$|The devices {{based on}} {{compound}} semiconductors {{have shown a}} tremendous growth in demand due to buoyant markets for mobile communications and optoelectronics. The higher mobility of the electrons in compound semiconductors enables them capable of higher operating frequencies and improved performance. The cost of commercial compound semiconductor technology is falling as production levels and <b>wafer</b> <b>size</b> increase...|$|E
40|$|Abstract. We {{present the}} current status of {{cantilevered}} MEMS vibrational energy harvesting devices with sol-gel-derived lead zirconate titanate (PZT) as the active layer. Sol-gel-deposited PZT typically suffers from lower piezoelectric constants than those from other deposition methods, but it remains a simple method for depositing PZT films onto arbitrary <b>wafer</b> <b>sizes</b> and is a scalable process. Several different cantilever geometries are explored in order to improve power output by increasing the fraction of the material strained during deflection. Finite element analysis estimates of the mechanical strain within these cantilevers, when driven at resonance, demonstrate that choice of cantilever shape can significantly affect their power output...|$|R
40|$|The Recrystallised Wafer Equivalent (RexWE) is an {{approach}} to substitute high purity silicon wafers with cost effective sintered ceramic compounds. This design unites the potential to significantly reduce wafer costs with very large <b>wafer</b> <b>sizes.</b> To separate the highly contaminated substrate material from the active silicon layer we implemented a crystalline 3 C-SiC intermediate layer (IL), which is deposited by APCVD at 1100 °C. This IL combines thermal and chemical stability above 1420 °C, good electrical conductivity, textured surfaces and diffusion barrier properties against all types of metallic contaminations. The deposited SiC-IL was hereby doped with nitrogen (N 2) during the deposition and basic crystallographic, optical and electrical investigations were performed...|$|R
40|$|A {{critical}} {{aspect of}} semiconductor manufacturing is {{the design and}} analysis of material handling and production control polices to optimize fab performance. As <b>wafer</b> <b>sizes</b> have increased, semiconductor fabs have moved toward the use of automated material handling systems (AMHS). However, the behavior of AMHS {{and the effects of}} AMHS on fab productivity is not well understood. This research involves the development of a design and analysis methodology for evaluating the throughput capacity of AMHS. A set of simulation experiments is used to evaluate the throughput capacity of an AMHS and the effects on fab performance measures. The analysis uses SEMATECH fab data for full semiconductor fabs to evaluate the AMHS throughput capacity. ...|$|R
40|$|The {{incredible}} {{development that}} industrial silicon based photovoltaic devices have followed {{for the last}} decades has been related to the consecution of a simple, easy and economically feasible way to define the electrical contacts of the devices. Due {{to the size of}} silicon photovoltaic device in relation to its substrate <b>wafer</b> <b>size</b> (one device per wafer), traditiona...|$|E
40|$|The {{thin film}} {{deposition}} {{property and the}} process difference during the <b>wafer</b> <b>size</b> migration from 12 ″ (300 mm) to 18 ″ (450 mm) in the Chemical Vapor Deposition (CVD) equipment is improved and reduced, respectively, when the chamber hardware is designed {{with the help of}} 3 D full chamber modeling and 3 D experimental visual technique developed in this work. The accuracy of 3 D chamber simulation model is demonstrated with the experimental visual technique measurement. With the CVD chamber hardware design of placing the inlet position and optimizing the distance between the susceptor edge and the reactor wall, the better thin film deposition property and the larger process compatibility during the <b>wafer</b> <b>size</b> migration from 12 ″ (300 mm) to 18 ″ (450 mm) for the industry cost reduction can be achieved. Non-dimensional Nusselt parameter is also found to be the effective indicator to monitor the thin film deposition property...|$|E
40|$|The {{majority}} of semiconductor devices {{are built on}} silicon wafers. Manufacturing of high quality silicon wafers involves several machining processes including grinding. This review paper discusses historical perspectives on grinding of silicon wafers, impacts of <b>wafer</b> <b>size</b> progression on applications of grinding in silicon wafer manufacturing, and interrelationships between grinding and two other silicon machining processes (slicing and polishing). It is intended to hel...|$|E
40|$|This paper {{describes}} an analysis performed {{to assess the}} fidelity, scalability, and performance of the Sage ® Fab Advisor ™ semiconductor fab simulation engine executing two years of fab operations {{across a range of}} lot sizes. We describe the demand and fab operations models used, as well as the tools and methodology used in conducting the analysis. Our results were validated against a well-known model running on a well-known toolset, showing performance to be very competitive with that model. Further, we show that our engine’s performance, running this model, scales almost linearly from 25 <b>wafer</b> lot <b>sizes</b> down to single <b>wafer</b> lot <b>sizes.</b> That is, simulation time increases roughly linearly with respect to the number of lots being processed...|$|R
40|$|Semiconductor {{manufacturing}} is {{a highly}} complex process, with a high need for process control, but equally important are effective methods for contamination control {{during and after the}} processes. Methods for detection of airborne and surface molecular contaminants were developed to meet the challenging requirements for More Moore and More than Moore applications. Qualitative and quantitative contamination analysis of organic and inorganic compounds allows monitoring of contamination in front-as well as back-end processes. In this way, cross contaminations including precious metals, e. g. Au, Ag, Pd, organic and inorganic compounds e. g. sulfur, fluorine can be avoided. By the use of state-of-the-art analytical systems, a contamination control for any cleanroom and all <b>wafer</b> <b>sizes</b> could be implemented...|$|R
40|$|According to SEMATECH the {{industry}} has the goal {{to reduce the cost}} per chip function from 25 % to 30 % each year. This is necessary to remain competitive within this highly aggressive market. Reducing feature <b>sizes,</b> increasing <b>wafer</b> <b>sizes,</b> maximization of yields and improving equipment productivity all contribute to this goal. Shorter time-to-market, higher scheduling stability, higher number of products and product developments, and of course minimized costs together with top quality are essential. A successful semiconductor manufacturer has to accomodate to a lot of these complex, sometimes opposed and contradictory, requirements to fulfil the customer demands as well as to ensure their own profitability. Thus the optimisation of the wafer fab performance while enabling a highly flexible manufacturing strategy will play a major role...|$|R
30|$|Besides {{the great}} {{successful}} applications in commercial light-emitting diodes and high-electron-mobility transistors [1 – 13], III-nitrides have also emerged as promising candidates for applications in photovoltaics (PVs) [14 – 16], water splitting [17 – 19], and piezotronics [20] {{because of their}} remarkable properties including wide bandgap range (0.68 ~ 6.2  eV) [21 – 23], high chemical inertness [24], and large piezoelectric coefficients [25]. Traditionally, III-nitrides are formed on single-crystalline substrates (sapphire, Si, SiC, etc.) which have a good epitaxial relationship with them. However, these substrates are expensive and have small <b>wafer</b> <b>size,</b> limiting their usage in larger scale fabrication (greater than single-crystal substrates). In future possible applications of III-nitrides such as flat panel display, PVs, and hydrogen production, large-size and cheap substrates are the key factors to reduce the system cost. In this regard, growth of III-nitrides on glass or common metal substrates is highly desired because these substrates have large <b>wafer</b> <b>size</b> and low manufacturing cost. Unfortunately, {{due to the lack}} of global epitaxy, it is very difficult to obtain single-crystalline semiconductor films on these substrates.|$|E
40|$|The {{scale-up}} from 4 -inch to 6 -inch <b>wafer</b> <b>size</b> presents significant {{advantages to}} the GaAs IC manufacturer. This scale-up {{brings with it}} several challenges however including maintaining good process control and good process uniformity. As <b>wafer</b> <b>size</b> is increased, minimizing the variation in key parameters such as N-minus resistance becomes increasingly important since increased variation may result in increased yield loss. In this work variation of N-minus resistance associated with variations in the Ion Implant and Rapid Thermal Anneal (RTA) processes was investigated. Process monitors for these processes were used to detect changes in implant dose and activation temperature. The cause of any observed changes in the unit processes was investigated and action taken to restore affected process. It was determined that a significant fraction of the observed variation in N-minus resistance was caused by (previously undetected) changes in activation temperature. A process control scheme based on the RTA process monitor has enabled us to reduce the total variation of N-minus resistance {{by as much as}} 50 %...|$|E
40|$|AbstractWe need {{a little}} showbiz in our often prosaic {{compound}} semiconductor world and large wafers are a much discussed topic of interest. Despite the hype, {{there are only a}} few companies that are truly planning to use six-inch diameter gallium arsenide (GaAs) before the new millennium. But this closer inspection reveals that in comparison to some silicon technologies, such as SiGe, GaAs can be seen to be in the lead as regards <b>wafer</b> <b>size...</b>|$|E
50|$|Manner (The Original Neapolitan <b>Wafer</b> Giant <b>Size</b> Pack) {{appeared}} in Central Perk from Friends, a popular American television sitcom. Instances of such appearances are in Season 6, Episode 22: The One Where Paul's the Man and Season 6, Episode 25: The One with The Proposal (2).|$|R
40|$|The paper {{describes}} an IGBT series array {{used as a}} solid-state Opening switch for Crowbar application replacement. This is a fast opening, and easily controllable array configuration, and is a good hardware demonstration of the IGBTs opening features. 2. The Marconi Technologies paper (Ron Sheldrake) This paper gave no surprises except that it did show that thyratron development is still possible for creating low-cost, high-voltage, reliable switching devices. No mention was made of thyratron development for long pulse (100 μs) and high average current applications such as those for the CLIC drive beam klystron-modulators. 3 & 4. The APP Inc (C. Glidden) and ABB Semiconductors (Adriaan Welleman) papers Thyratron and Ignitron replacement. These companies proposed alternative solutions to using the thyratron based on interdigitated semiconductor technologies. They showed that rate of current rise of around 30 kA/μs and peak currents of up to 100 kA at 400 Hz repetition frequency, for pulse widths of several μs is possible. <b>Wafer</b> <b>sizes</b> {{that are used in}} this application range from 65 to 90 mm diameter, although for the same di/dt but at peak currents of about 6 kA and 3 μs pulse widths, <b>wafer</b> <b>sizes</b> of around 15 mm diameter are used as well. Operational voltages used are in general about 75 % of the installed voltage of the device. Switches of this type are of modular design. Lifetime expectations are good although reliability data and field experience are still short. Availability of these devices and their costs will come down as volume production improves. Questions that are uppermost in the designers mind are: Does one make the switch circuit development in-house, or provide a good specification based on realistic simulations and fault analysis situations for development of an appropriate device for the circuit at the semiconductor manufacturers? What are the long-term maintenance implications...|$|R
40|$|In recent years, {{the demand}} for high data rate {{wireless}} communications has increased dramatically, which requires larger bandwidth to sustain multi-user accessibility and quality of services. This can be achieved at millimeter wave frequencies. Graphene {{is a promising material}} for the development of millimeter-wave electronics because of its outstanding electron transport properties. Up to now, {{due to the lack of}} high quality material and process technology, the operating frequency of demonstrated circuits has been far below the potential of graphene. Here, we present monolithic integrated circuits based on epitaxial graphene operating at unprecedented high frequencies (80 - 100 GHz). The demonstrated circuits are capable of encoding/decoding of multi-gigabit-per-second information into/from the amplitude or phase of the carrier signal. The developed fabrication process is scalable to large <b>wafer</b> <b>sizes...</b>|$|R
