{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668112239016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668112239018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 20:30:38 2022 " "Processing started: Thu Nov 10 20:30:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668112239018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112239018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParallelDecoder -c ParallelDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParallelDecoder -c ParallelDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112239018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668112239287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668112239288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ParallelDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ParallelDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelDecoder-Structural " "Found design unit 1: ParallelDecoder-Structural" {  } { { "ParallelDecoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/ParallelDecoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelDecoder " "Found entity 1: ParallelDecoder" {  } { { "ParallelDecoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/ParallelDecoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112248335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 16 8 " "Found 16 design units, including 8 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR2-Equations " "Found design unit 1: gateXOR2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNOT1-Equations " "Found design unit 2: gateNOT1-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateAND2-Equations " "Found design unit 3: gateAND2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateOR2-Equations " "Found design unit 4: gateOR2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateNOR2-Equations " "Found design unit 5: gateNOR2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateNOR3-Structural " "Found design unit 6: gateNOR3-Structural" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 gateAND3-Structural " "Found design unit 7: gateAND3-Structural" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 gateXOR4-Structural " "Found design unit 8: gateXOR4-Structural" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR2 " "Found entity 1: gateXOR2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNOT1 " "Found entity 2: gateNOT1" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateAND2 " "Found entity 3: gateAND2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateOR2 " "Found entity 4: gateOR2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateNOR2 " "Found entity 5: gateNOR2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateNOR3 " "Found entity 6: gateNOR3" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_ENTITY_NAME" "7 gateAND3 " "Found entity 7: gateAND3" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""} { "Info" "ISGN_ENTITY_NAME" "8 gateXOR4 " "Found entity 8: gateXOR4" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112248336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux.vhd 8 4 " "Found 8 design units, including 4 entities, in source file aux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LocalDecoder-Structural " "Found design unit 1: LocalDecoder-Structural" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248337 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mIsOne-Structural " "Found design unit 2: mIsOne-Structural" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248337 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mIsZero-Structural " "Found design unit 3: mIsZero-Structural" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248337 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mIsError-Structural " "Found design unit 4: mIsError-Structural" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248337 ""} { "Info" "ISGN_ENTITY_NAME" "1 LocalDecoder " "Found entity 1: LocalDecoder" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248337 ""} { "Info" "ISGN_ENTITY_NAME" "2 mIsOne " "Found entity 2: mIsOne" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248337 ""} { "Info" "ISGN_ENTITY_NAME" "3 mIsZero " "Found entity 3: mIsZero" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248337 ""} { "Info" "ISGN_ENTITY_NAME" "4 mIsError " "Found entity 4: mIsError" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112248337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112248337 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "mPrime0 ParallelDecoder.vhd(74) " "VHDL error at ParallelDecoder.vhd(74): object \"mPrime0\" is used but not declared" {  } { { "ParallelDecoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/ParallelDecoder.vhd" 74 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1668112248337 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668112248418 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 10 20:30:48 2022 " "Processing ended: Thu Nov 10 20:30:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668112248418 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668112248418 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668112248418 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112248418 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112248536 ""}
