Command: vcs -Mupdate tb.sv -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v \
-v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v \
-o prueba3 -full64 -sverilog -kdb -lca -debug_acc+all -debug_region+cell+encrypt \
-l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Mon May 26 00:11:26 2025

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'tb.sv'
Parsing included file 'top_initial_syn.v'.
Back to file 'tb.sv'.
Parsing library file '/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v'
Parsing library file '/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v'
Top Level Modules:
       universal_register_4bit_tb
TimeScale is 1 ns / 1 ps

Lint-[TFIPC-L] Too few instance port connections
top_initial_syn.v, 343
top, "DW01_cmp6_J7_H1_D1 ne_32( .A (parallel_out_3),  .B (parallel_out),  .TC (1'b0),  .NE (fault_3));"
  The above instance has fewer port connections than the module definition,
  There are 9 port(s) in module "DW01_cmp6_J7_H1_D1" definition, but only 4 
  port connect(s) in the instance.
  output port 'LT' is not connected,
  output port 'GT' is not connected,
  output port 'EQ' is not connected,
  output port 'LE' is not connected,
  output port 'GE' is not connected.


Lint-[TFIPC-L] Too few instance port connections
top_initial_syn.v, 345
top, "DW01_cmp6_J7_H2_D1 ne_30( .A (parallel_out_1),  .B (parallel_out),  .TC (1'b0),  .NE (fault_1));"
  The above instance has fewer port connections than the module definition,
  There are 9 port(s) in module "DW01_cmp6_J7_H2_D1" definition, but only 4 
  port connect(s) in the instance.
  output port 'LT' is not connected,
  output port 'GT' is not connected,
  output port 'EQ' is not connected,
  output port 'LE' is not connected,
  output port 'GE' is not connected.


Lint-[TFIPC-L] Too few instance port connections
top_initial_syn.v, 362
top, "DW01_cmp6_J7_H0_D1 ne_31( .A (parallel_out_2),  .B (parallel_out),  .TC (1'b0),  .NE (fault_2));"
  The above instance has fewer port connections than the module definition,
  There are 9 port(s) in module "DW01_cmp6_J7_H0_D1" definition, but only 4 
  port connect(s) in the instance.
  output port 'LT' is not connected,
  output port 'GT' is not connected,
  output port 'EQ' is not connected,
  output port 'LE' is not connected,
  output port 'GE' is not connected.

VCS Coverage Metrics Release R-2020.12-SP2_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Starting vcs inline pass...
10 modules and 4 UDPs read.
recompiling module DW01_cmp6_J7_H0_D1
recompiling module DW01_cmp6_J7_H2_D1
recompiling module DW01_cmp6_J7_H1_D1
recompiling module voter
recompiling module universal_register_4bit_tb
recompiling module MAOI222D0HPBWP
recompiling module MAOI22D0HPBWP
recompiling module MOAI22D0HPBWP
recompiling module MUX2ND0HPBWP
recompiling module OAI221D0HPBWP
All of 10 modules done
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../prueba3 ]; then chmod a-x ../prueba3; fi
g++  -o ../prueba3      -rdynamic  -Wl,-rpath='$ORIGIN'/prueba3.daidir -Wl,-rpath=./prueba3.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _3440522_archive_1.so \
objs/udps/JvR1L.o objs/udps/m6zeg.o objs/udps/df3ii.o objs/udps/HWVx0.o  SIM_l.o \
rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o        \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lreader_common /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/libBA.a \
-luclinative /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../prueba3 up to date
CPU time: .817 seconds to compile + .305 seconds to elab + .323 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
