
---------- Begin Simulation Statistics ----------
final_tick                               2541846332500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217149                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   217147                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.32                       # Real time elapsed on the host
host_tick_rate                              612607503                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195605                       # Number of instructions simulated
sim_ops                                       4195605                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011836                       # Number of seconds simulated
sim_ticks                                 11836487500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.068578                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385111                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               854500                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2405                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77845                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805062                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52883                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278963                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226080                       # Number of indirect misses.
system.cpu.branchPred.lookups                  978076                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26732                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195605                       # Number of instructions committed
system.cpu.committedOps                       4195605                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.639115                       # CPI: cycles per instruction
system.cpu.discardedOps                        189750                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606913                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451616                       # DTB hits
system.cpu.dtb.data_misses                       7658                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405316                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848973                       # DTB read hits
system.cpu.dtb.read_misses                       6813                       # DTB read misses
system.cpu.dtb.write_accesses                  201597                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602643                       # DTB write hits
system.cpu.dtb.write_misses                       845                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18043                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3378515                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1030339                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661767                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16715835                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177333                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  967587                       # ITB accesses
system.cpu.itb.fetch_acv                          811                       # ITB acv
system.cpu.itb.fetch_hits                      960758                       # ITB hits
system.cpu.itb.fetch_misses                      6829                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4213     69.34%     79.20% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6076                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14419                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2678     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5126                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10925069000     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9253500      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17153000      0.14%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               889055500      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11840531000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7999715500     67.56%     67.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3840815500     32.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23659500                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85416      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541198     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839254     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592582     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104827      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195605                       # Class of committed instruction
system.cpu.quiesceCycles                        13475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6943665                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312829                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22778453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22778453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22778453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22778453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116812.579487                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116812.579487                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116812.579487                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116812.579487                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13017478                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13017478                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13017478                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13017478                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66756.297436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66756.297436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66756.297436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66756.297436                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22428956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22428956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116817.479167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116817.479167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12817981                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12817981                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66760.317708                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66760.317708                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.269733                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539426370000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.269733                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204358                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204358                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128118                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34857                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86561                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34173                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29019                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29019                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87151                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40860                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11113536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11113536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17816817                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157445                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002807                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052910                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157003     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157445                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820876028                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375900500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462109000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10045632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470885641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377814787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848700427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470885641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470885641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188472129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188472129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188472129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470885641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377814787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037172556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175270500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406547                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111662                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10420                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2277                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5732                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2008482500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4756163750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13705.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32455.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80342                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156963                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.072076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.369053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.861857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34489     42.45%     42.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23976     29.51%     71.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9971     12.27%     84.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4665      5.74%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2391      2.94%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1417      1.74%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          900      1.11%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          626      0.77%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2813      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81248                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.026377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.406169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.708566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1298     17.74%     17.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5534     75.63%     93.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           292      3.99%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.26%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.53%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.34%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6517     89.07%     89.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      1.22%     90.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              480      6.56%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              161      2.20%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.87%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9378752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7609344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10045632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11836482500                       # Total gap between requests
system.mem_ctrls.avgGap                      42552.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4938624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7609344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417237292.735703945160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375122095.976530194283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642871797.904572606087                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2511389000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244774750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290763332500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28837.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32125.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399037.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313824420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166782660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559883100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308950920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5182347660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        181128960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7647170520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.067553                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    418681500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11022606000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266322000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141553500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486433920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311686200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5116222530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236813280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7493284230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.066544                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    563882500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10877405000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1007453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11829287500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1647756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1647756                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1647756                       # number of overall hits
system.cpu.icache.overall_hits::total         1647756                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87152                       # number of overall misses
system.cpu.icache.overall_misses::total         87152                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5361598500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5361598500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5361598500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5361598500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1734908                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1734908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1734908                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1734908                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050234                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050234                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050234                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050234                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61520.085598                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61520.085598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61520.085598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61520.085598                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86561                       # number of writebacks
system.cpu.icache.writebacks::total             86561                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87152                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87152                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87152                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87152                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5274447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5274447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5274447500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5274447500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050234                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050234                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050234                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050234                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60520.097072                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60520.097072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60520.097072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60520.097072                       # average overall mshr miss latency
system.cpu.icache.replacements                  86561                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1647756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1647756                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87152                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5361598500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5361598500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1734908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1734908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61520.085598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61520.085598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87152                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87152                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5274447500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5274447500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60520.097072                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60520.097072                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.810497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1670173                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86639                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.277381                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.810497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3556967                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3556967                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312440                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312440                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312440                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312440                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105675                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105675                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105675                       # number of overall misses
system.cpu.dcache.overall_misses::total        105675                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6775353000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6775353000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6775353000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6775353000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418115                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418115                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418115                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418115                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074518                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074518                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074518                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074518                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64115.003549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64115.003549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64115.003549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64115.003549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34681                       # number of writebacks
system.cpu.dcache.writebacks::total             34681                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36683                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4392639500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4392639500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4392639500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4392639500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048650                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63668.823922                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63668.823922                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63668.823922                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63668.823922                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104391.304348                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104391.304348                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68851                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3293763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3293763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830762                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830762                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66992.698206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66992.698206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668213500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668213500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66773.780625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66773.780625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56509                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56509                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3481590000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3481590000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61611.247766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61611.247766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724426000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724426000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59395.377674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59395.377674                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63873000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63873000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70970                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70970                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080479                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080479                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        69970                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        69970                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541846332500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.479402                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374085                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68851                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.957372                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.479402                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950703                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950703                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548460561500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 996504                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744836                       # Number of bytes of host memory used
host_op_rate                                   996486                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.24                       # Real time elapsed on the host
host_tick_rate                              698795354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213149                       # Number of instructions simulated
sim_ops                                       6213149                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004357                       # Number of seconds simulated
sim_ticks                                  4357042000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.419119                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  101735                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               295577                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                868                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25324                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            270238                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19540                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132332                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           112792                       # Number of indirect misses.
system.cpu.branchPred.lookups                  338003                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27064                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10841                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276246                       # Number of instructions committed
system.cpu.committedOps                       1276246                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.767187                       # CPI: cycles per instruction
system.cpu.discardedOps                         62557                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57005                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       415315                       # DTB hits
system.cpu.dtb.data_misses                       1493                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36552                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       249304                       # DTB read hits
system.cpu.dtb.read_misses                       1231                       # DTB read misses
system.cpu.dtb.write_accesses                   20453                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166011                       # DTB write hits
system.cpu.dtb.write_misses                       262                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 685                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1026151                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            294029                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           181727                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6505217                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147772                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  161557                       # ITB accesses
system.cpu.itb.fetch_acv                          112                       # ITB acv
system.cpu.itb.fetch_hits                      160061                       # ITB hits
system.cpu.itb.fetch_misses                      1496                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.57% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2980     79.59%     84.16% # number of callpals executed
system.cpu.kern.callpal::rdps                     103      2.75%     86.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.94% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.97% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.17%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.34% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.53%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3744                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1321     40.80%     40.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1890     58.37%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3238                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1320     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1320     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2667                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2877818500     66.01%     66.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40549000      0.93%     66.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4389000      0.10%     67.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1437097500     32.96%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4359854000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.698413                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.520305                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.684474                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3838253000     88.04%     88.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            521601000     11.96%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8636595                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21451      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803214     62.94%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2344      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251033     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165419     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30543      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276246                       # Class of committed instruction
system.cpu.quiesceCycles                        77489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2131378                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2209617442                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2209617442                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2209617442                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2209617442                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118382.932869                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118382.932869                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118382.932869                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118382.932869                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           348                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    49.714286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1275337600                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1275337600                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1275337600                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1275337600                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68327.757836                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68327.757836                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68327.757836                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68327.757836                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4721483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4721483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115158.121951                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115158.121951                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2671483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2671483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65158.121951                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65158.121951                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2204895959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2204895959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118390.032163                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118390.032163                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1272666117                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1272666117                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68334.735664                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68334.735664                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50538                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27344                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41696                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6100                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6449                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6448                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41697                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8372                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       125090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       125090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5337152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5337152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1503808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1505287                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8034375                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76038                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001499                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038691                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75924     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76038                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1494000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           433267170                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81222750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          221559250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2668608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         945728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3614336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2668608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2668608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1750016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1750016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27344                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27344                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         612481587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         217057352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             829538939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    612481587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        612481587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      401652314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            401652314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      401652314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        612481587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        217057352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1231191253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090796500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4191                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4191                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              153976                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64522                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56475                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68998                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56475                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68998                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2878                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   776                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3314                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    853414750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  267985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1858358500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15922.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34672.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        91                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38201                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48279                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68998                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    243                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.583878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.819012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.161986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14375     40.67%     40.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10615     30.03%     70.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4490     12.70%     83.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1917      5.42%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1072      3.03%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          598      1.69%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          349      0.99%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          243      0.69%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1684      4.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35343                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.790981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.775396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.348022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1179     28.13%     28.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              25      0.60%     28.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             97      2.31%     31.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           456     10.88%     41.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2004     47.82%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           262      6.25%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            89      2.12%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            24      0.57%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            18      0.43%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            17      0.41%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             6      0.14%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             2      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4191                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.280840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.262103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.831144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3584     85.52%     85.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              270      6.44%     91.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              212      5.06%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               71      1.69%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.76%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.17%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.12%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4191                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3430208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  184192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4366912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3614400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4415872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1002.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    829.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1013.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4357042000                       # Total gap between requests
system.mem_ctrls.avgGap                      34724.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2487488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       942720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4366912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570912100.457144975662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 216366975.576549410820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1002265298.337725400925                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41697                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68998                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1329387750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    528970750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 110160642000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31882.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35794.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1596577.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            144742080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76920855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           216791820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          186677640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     343583760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1891381410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         80472960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2940570525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.900661                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    192357000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    145340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4019633250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            107671200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57205830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           165933600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          169498620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     343583760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1865266860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        102353280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2811513150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.280250                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    249868750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    145340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3962121500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               107500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97221442                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              796000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              525500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6573429000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       467028                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           467028                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       467028                       # number of overall hits
system.cpu.icache.overall_hits::total          467028                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41697                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41697                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41697                       # number of overall misses
system.cpu.icache.overall_misses::total         41697                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2724060000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2724060000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2724060000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2724060000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       508725                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       508725                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       508725                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       508725                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081964                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081964                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081964                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081964                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65329.879847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65329.879847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65329.879847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65329.879847                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41696                       # number of writebacks
system.cpu.icache.writebacks::total             41696                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41697                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41697                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41697                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41697                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2682363000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2682363000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2682363000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2682363000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081964                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081964                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081964                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081964                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64329.879847                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64329.879847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64329.879847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64329.879847                       # average overall mshr miss latency
system.cpu.icache.replacements                  41696                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       467028                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          467028                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41697                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41697                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2724060000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2724060000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       508725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       508725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65329.879847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65329.879847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41697                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41697                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2682363000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2682363000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64329.879847                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64329.879847                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              530304                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41696                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.718342                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997394                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1059147                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1059147                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380068                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380068                       # number of overall hits
system.cpu.dcache.overall_hits::total          380068                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21747                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21747                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21747                       # number of overall misses
system.cpu.dcache.overall_misses::total         21747                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1446607500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1446607500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1446607500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1446607500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       401815                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       401815                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       401815                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       401815                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054122                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66519.864809                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66519.864809                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66519.864809                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66519.864809                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8720                       # number of writebacks
system.cpu.dcache.writebacks::total              8720                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7264                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7264                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14483                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14483                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    975670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    975670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    975670500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    975670500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91288000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91288000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036044                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036044                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036044                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67366.602223                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67366.602223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67366.602223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67366.602223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102686.164229                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102686.164229                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14779                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       232835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          232835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    681080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    681080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       242271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       242271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72178.889360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72178.889360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8028                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8028                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    584929500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    584929500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91288000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91288000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72861.173393                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72861.173393                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194643.923241                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194643.923241                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147233                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147233                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    765527500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    765527500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077164                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077164                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62182.397856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62182.397856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5856                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5856                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6455                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6455                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    390741000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    390741000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60533.075136                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60533.075136                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5012                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5012                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24370000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24370000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057186                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057186                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80164.473684                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80164.473684                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     24066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057186                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057186                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79164.473684                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79164.473684                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5197                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5197                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5197                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5197                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6614229000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              359916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14779                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.353204                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            839435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           839435                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2862198900500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 268183                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744836                       # Number of bytes of host memory used
host_op_rate                                   268183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1768.90                       # Real time elapsed on the host
host_tick_rate                              177363851                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   474387925                       # Number of instructions simulated
sim_ops                                     474387925                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.313738                       # Number of seconds simulated
sim_ticks                                313738339000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.360254                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                28267687                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            146008868                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2136                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1985108                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         146764653                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10618555                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        84219362                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         73600807                       # Number of indirect misses.
system.cpu.branchPred.lookups               158678864                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5304170                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       233932                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   468174776                       # Number of instructions committed
system.cpu.committedOps                     468174776                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.339730                       # CPI: cycles per instruction
system.cpu.discardedOps                      21128314                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                163695706                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    166419268                       # DTB hits
system.cpu.dtb.data_misses                       2119                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                108567734                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    110059611                       # DTB read hits
system.cpu.dtb.read_misses                        749                       # DTB read misses
system.cpu.dtb.write_accesses                55127972                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    56359657                       # DTB write hits
system.cpu.dtb.write_misses                      1370                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1648                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          270234138                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         122349935                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         62317060                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        73346052                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.746419                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               139955317                       # ITB accesses
system.cpu.itb.fetch_acv                          124                       # ITB acv
system.cpu.itb.fetch_hits                   139955029                       # ITB hits
system.cpu.itb.fetch_misses                       288                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    23      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13614      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     907      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2088      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1060      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             5194796     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5212489                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5214724                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      166                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5745     35.73%     35.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      55      0.34%     36.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     321      2.00%     38.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9957     61.93%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16078                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5744     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       55      0.46%     48.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      321      2.71%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5744     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11864                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             306205992000     97.62%     97.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               104380000      0.03%     97.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               339291500      0.11%     97.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7021924000      2.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         313671587500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999826                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.576881                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.737903                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2010                      
system.cpu.kern.mode_good::user                  2010                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2111                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2010                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.952155                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.975491                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29653030000      9.45%      9.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         284018557500     90.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       23                       # number of times the context was actually changed
system.cpu.numCycles                        627227737                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       166                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            21511815      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               260902449     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13046      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1270      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::MemRead              124085287     26.50%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              56360463     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               468      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              454      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5299516      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                468174776                       # Class of committed instruction
system.cpu.quiesceCycles                       248941                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       553881685                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4526080                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 551                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        554                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          142                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       677590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1354935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        70873                       # number of demand (read+write) misses
system.iocache.demand_misses::total             70873                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        70873                       # number of overall misses
system.iocache.overall_misses::total            70873                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8360830248                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8360830248                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8360830248                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8360830248                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        70873                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           70873                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        70873                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          70873                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117969.187815                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117969.187815                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117969.187815                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117969.187815                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           690                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   18                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    38.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          70720                       # number of writebacks
system.iocache.writebacks::total                70720                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        70873                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        70873                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        70873                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        70873                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4813207638                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4813207638                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4813207638                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4813207638                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67913.135298                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67913.135298                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67913.135298                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67913.135298                       # average overall mshr miss latency
system.iocache.replacements                     70873                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          153                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              153                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     18811445                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     18811445                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          153                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            153                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122950.620915                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122950.620915                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          153                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11161445                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11161445                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72950.620915                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72950.620915                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        70720                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        70720                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8342018803                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8342018803                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        70720                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        70720                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117958.410676                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117958.410676                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        70720                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        70720                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4802046193                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4802046193                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67902.236892                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67902.236892                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  70889                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                70889                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               637857                       # Number of tag accesses
system.iocache.tags.data_accesses              637857                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 569                       # Transaction distribution
system.membus.trans_dist::ReadResp             493873                       # Transaction distribution
system.membus.trans_dist::WriteReq               1275                       # Transaction distribution
system.membus.trans_dist::WriteResp              1275                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       327710                       # Transaction distribution
system.membus.trans_dist::WritebackClean       224315                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125321                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113321                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113322                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         224315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        268989                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         70720                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       141758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       141758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       672945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       672945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1146491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1150179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1964882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4526848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4526848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     28712320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     28712320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5677                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     40905472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     40911149                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74150317                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              141                       # Total snoops (count)
system.membus.snoopTraffic                       9024                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            679207                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000209                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014458                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  679065     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     142      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              679207                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3692000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3640700445                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             823195                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2057976250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1196364750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14356160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       24458112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38815040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14356160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14356160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20973440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20973440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          224315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          382158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              606485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       327710                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             327710                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45758386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          77957039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             123717873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45758386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45758386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66850102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66850102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66850102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45758386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         77957039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            190567975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    550859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    212167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    371936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000654548250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33233                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33233                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1688380                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             519445                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      606484                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     552025                       # Number of write requests accepted
system.mem_ctrls.readBursts                    606484                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   552025                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22369                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1166                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            32962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27918                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8997762500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2920575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19949918750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15404.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34154.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       226                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   347026                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  380295                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                606484                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               552025                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  530292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    744                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       407658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.187324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.230999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.035195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       206997     50.78%     50.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118531     29.08%     79.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36929      9.06%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14817      3.63%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7693      1.89%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3977      0.98%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2688      0.66%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1955      0.48%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14071      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       407658                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.576054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.648251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4186     12.60%     12.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3604     10.84%     23.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         19914     59.92%     83.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3666     11.03%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1388      4.18%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           333      1.00%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           100      0.30%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            18      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            11      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33233                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.575603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.493001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.606762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         32677     98.33%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           418      1.26%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            56      0.17%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            11      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             8      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             4      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             7      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             6      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             5      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33233                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37383360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1431616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35254848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38814976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35329600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       119.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    123.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  313737521000                       # Total gap between requests
system.mem_ctrls.avgGap                     270811.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     13578688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23803904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35254848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43280295.431155450642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 75871836.626253068447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2447.899744889005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112370225.814193531871                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       224315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       382157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       552025                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7362146250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12586774750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       997750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7438303178500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32820.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32936.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     83145.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13474576.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1761973500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            936514920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2370073020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1559548080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24766304160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98242181280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37745264160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       167381859120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.507826                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97212675500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10476440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 206049223500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1148654640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            610547190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1800508080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1315925460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24766304160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60267432090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      69724000320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       159633371940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.810534                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 180650705250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10476440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 122611193750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  722                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 722                       # Transaction distribution
system.iobus.trans_dist::WriteReq               71995                       # Transaction distribution
system.iobus.trans_dist::WriteResp              71995                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          972                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3688                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       141746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       141746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  145434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5677                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4527304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4527304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4532981                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1088500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71026000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2413000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           369410248                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2537000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 332                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           166                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     795183.734940                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286254.576738                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          166    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       196500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             166                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    313606338500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    132000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    142933637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        142933637                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    142933637                       # number of overall hits
system.cpu.icache.overall_hits::total       142933637                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       224314                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         224314                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       224314                       # number of overall misses
system.cpu.icache.overall_misses::total        224314                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14873343000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14873343000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14873343000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14873343000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    143157951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    143157951                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    143157951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    143157951                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001567                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001567                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001567                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001567                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66305.906007                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66305.906007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66305.906007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66305.906007                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       224315                       # number of writebacks
system.cpu.icache.writebacks::total            224315                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       224314                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       224314                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       224314                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       224314                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14649028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14649028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14649028000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14649028000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001567                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001567                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001567                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001567                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65305.901549                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65305.901549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65305.901549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65305.901549                       # average overall mshr miss latency
system.cpu.icache.replacements                 224315                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    142933637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       142933637                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       224314                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        224314                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14873343000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14873343000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    143157951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    143157951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001567                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001567                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66305.906007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66305.906007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       224314                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       224314                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14649028000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14649028000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001567                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001567                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65305.901549                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65305.901549                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           143166554                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            224827                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            636.785413                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         286540217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        286540217                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    149858169                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        149858169                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    149858169                       # number of overall hits
system.cpu.dcache.overall_hits::total       149858169                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       475097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         475097                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       475097                       # number of overall misses
system.cpu.dcache.overall_misses::total        475097                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30626105000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30626105000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30626105000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30626105000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    150333266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    150333266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    150333266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    150333266                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64462.846534                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64462.846534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64462.846534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64462.846534                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       256990                       # number of writebacks
system.cpu.dcache.writebacks::total            256990                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        95546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        95546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        95546                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        95546                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       379551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       379551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       379551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       379551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1844                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1844                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24402815500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24402815500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24402815500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24402815500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     89127500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     89127500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002525                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002525                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64293.903850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64293.903850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64293.903850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64293.903850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 48333.785249                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 48333.785249                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 382158                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    104124088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       104124088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       266677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        266677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18087102000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18087102000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    104390765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    104390765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67824.004320                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67824.004320                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          465                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          465                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       266212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       266212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          569                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          569                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17789017500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17789017500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     89127500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     89127500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66822.748411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66822.748411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156638.840070                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156638.840070                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     45734081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       45734081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       208420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       208420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12539003000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12539003000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     45942501                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     45942501                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004537                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004537                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60162.186930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60162.186930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        95081                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        95081                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       113339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       113339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1275                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1275                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6613798000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6613798000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58354.123470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58354.123470                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10408575                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10408575                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2630                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2630                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    208716000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    208716000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10411205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10411205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79359.695817                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79359.695817                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2624                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2624                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    205800500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    205800500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000252                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000252                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78430.068598                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78430.068598                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10411182                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10411182                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10411182                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10411182                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 313738339000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           171134569                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            383182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.614322                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          538                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         342693464                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        342693464                       # Number of data accesses

---------- End Simulation Statistics   ----------
