
SPISpike.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000377c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  0800391c  0800391c  0001391c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039b0  080039b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080039b0  080039b0  000139b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080039b8  080039b8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039b8  080039b8  000139b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039bc  080039bc  000139bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080039c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008f4  20000070  08003a30  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000964  08003a30  00020964  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000098ec  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001806  00000000  00000000  0002998c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008a8  00000000  00000000  0002b198  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007f8  00000000  00000000  0002ba40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001578c  00000000  00000000  0002c238  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006f1e  00000000  00000000  000419c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00086290  00000000  00000000  000488e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ceb72  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002620  00000000  00000000  000cebf0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003904 	.word	0x08003904

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003904 	.word	0x08003904

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <RxCpltCallback>:

uint8_t spi_buffer[1024];

uint8_t state = 0;
//HAL_SPI_RxCpltCallback
void RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af02      	add	r7, sp, #8
 8000596:	6078      	str	r0, [r7, #4]
	if(state == 0){
 8000598:	4b2e      	ldr	r3, [pc, #184]	; (8000654 <RxCpltCallback+0xc4>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d132      	bne.n	8000606 <RxCpltCallback+0x76>
		sprintf(buffer, "RX: %d - %01x %02x\n", hspi1.RxXferCount, spi_buffer[0], spi_buffer[1]);
 80005a0:	4b2d      	ldr	r3, [pc, #180]	; (8000658 <RxCpltCallback+0xc8>)
 80005a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80005a4:	b29b      	uxth	r3, r3
 80005a6:	461a      	mov	r2, r3
 80005a8:	4b2c      	ldr	r3, [pc, #176]	; (800065c <RxCpltCallback+0xcc>)
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	4619      	mov	r1, r3
 80005ae:	4b2b      	ldr	r3, [pc, #172]	; (800065c <RxCpltCallback+0xcc>)
 80005b0:	785b      	ldrb	r3, [r3, #1]
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	460b      	mov	r3, r1
 80005b6:	492a      	ldr	r1, [pc, #168]	; (8000660 <RxCpltCallback+0xd0>)
 80005b8:	482a      	ldr	r0, [pc, #168]	; (8000664 <RxCpltCallback+0xd4>)
 80005ba:	f002 fd9d 	bl	80030f8 <siprintf>

		HAL_UART_Transmit(&huart1, buffer, strlen(buffer), 2000);
 80005be:	4829      	ldr	r0, [pc, #164]	; (8000664 <RxCpltCallback+0xd4>)
 80005c0:	f7ff fe0e 	bl	80001e0 <strlen>
 80005c4:	4603      	mov	r3, r0
 80005c6:	b29a      	uxth	r2, r3
 80005c8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80005cc:	4925      	ldr	r1, [pc, #148]	; (8000664 <RxCpltCallback+0xd4>)
 80005ce:	4826      	ldr	r0, [pc, #152]	; (8000668 <RxCpltCallback+0xd8>)
 80005d0:	f002 f900 	bl	80027d4 <HAL_UART_Transmit>

		if(spi_buffer[1] != 0) {
 80005d4:	4b21      	ldr	r3, [pc, #132]	; (800065c <RxCpltCallback+0xcc>)
 80005d6:	785b      	ldrb	r3, [r3, #1]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d00b      	beq.n	80005f4 <RxCpltCallback+0x64>

			state = 1;
 80005dc:	4b1d      	ldr	r3, [pc, #116]	; (8000654 <RxCpltCallback+0xc4>)
 80005de:	2201      	movs	r2, #1
 80005e0:	701a      	strb	r2, [r3, #0]

			HAL_SPI_Receive_IT(&hspi1, spi_buffer + 2, spi_buffer[1]);
 80005e2:	4922      	ldr	r1, [pc, #136]	; (800066c <RxCpltCallback+0xdc>)
 80005e4:	4b1d      	ldr	r3, [pc, #116]	; (800065c <RxCpltCallback+0xcc>)
 80005e6:	785b      	ldrb	r3, [r3, #1]
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	461a      	mov	r2, r3
 80005ec:	481a      	ldr	r0, [pc, #104]	; (8000658 <RxCpltCallback+0xc8>)
 80005ee:	f001 fb4b 	bl	8001c88 <HAL_SPI_Receive_IT>
//	NSS_Set(0);
//
//	NSS_Set(1);

//	HAL_SPI_Transmit_IT(&hspi1, spi_buffer, 4);
}
 80005f2:	e02a      	b.n	800064a <RxCpltCallback+0xba>
			state = 0;
 80005f4:	4b17      	ldr	r3, [pc, #92]	; (8000654 <RxCpltCallback+0xc4>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Receive_IT(&hspi1, spi_buffer, 2);
 80005fa:	2202      	movs	r2, #2
 80005fc:	4917      	ldr	r1, [pc, #92]	; (800065c <RxCpltCallback+0xcc>)
 80005fe:	4816      	ldr	r0, [pc, #88]	; (8000658 <RxCpltCallback+0xc8>)
 8000600:	f001 fb42 	bl	8001c88 <HAL_SPI_Receive_IT>
}
 8000604:	e021      	b.n	800064a <RxCpltCallback+0xba>
		sprintf(buffer, "RX done: %d - %01x %02x\n", hspi1.RxXferCount, spi_buffer[0], spi_buffer[1]);
 8000606:	4b14      	ldr	r3, [pc, #80]	; (8000658 <RxCpltCallback+0xc8>)
 8000608:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800060a:	b29b      	uxth	r3, r3
 800060c:	461a      	mov	r2, r3
 800060e:	4b13      	ldr	r3, [pc, #76]	; (800065c <RxCpltCallback+0xcc>)
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	4619      	mov	r1, r3
 8000614:	4b11      	ldr	r3, [pc, #68]	; (800065c <RxCpltCallback+0xcc>)
 8000616:	785b      	ldrb	r3, [r3, #1]
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	460b      	mov	r3, r1
 800061c:	4914      	ldr	r1, [pc, #80]	; (8000670 <RxCpltCallback+0xe0>)
 800061e:	4811      	ldr	r0, [pc, #68]	; (8000664 <RxCpltCallback+0xd4>)
 8000620:	f002 fd6a 	bl	80030f8 <siprintf>
		HAL_UART_Transmit(&huart1, buffer, strlen(buffer), 2000);
 8000624:	480f      	ldr	r0, [pc, #60]	; (8000664 <RxCpltCallback+0xd4>)
 8000626:	f7ff fddb 	bl	80001e0 <strlen>
 800062a:	4603      	mov	r3, r0
 800062c:	b29a      	uxth	r2, r3
 800062e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000632:	490c      	ldr	r1, [pc, #48]	; (8000664 <RxCpltCallback+0xd4>)
 8000634:	480c      	ldr	r0, [pc, #48]	; (8000668 <RxCpltCallback+0xd8>)
 8000636:	f002 f8cd 	bl	80027d4 <HAL_UART_Transmit>
		state = 0;
 800063a:	4b06      	ldr	r3, [pc, #24]	; (8000654 <RxCpltCallback+0xc4>)
 800063c:	2200      	movs	r2, #0
 800063e:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Receive_IT(&hspi1, spi_buffer, 2);
 8000640:	2202      	movs	r2, #2
 8000642:	4906      	ldr	r1, [pc, #24]	; (800065c <RxCpltCallback+0xcc>)
 8000644:	4804      	ldr	r0, [pc, #16]	; (8000658 <RxCpltCallback+0xc8>)
 8000646:	f001 fb1f 	bl	8001c88 <HAL_SPI_Receive_IT>
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	2000008c 	.word	0x2000008c
 8000658:	200008dc 	.word	0x200008dc
 800065c:	200004dc 	.word	0x200004dc
 8000660:	0800391c 	.word	0x0800391c
 8000664:	200000dc 	.word	0x200000dc
 8000668:	2000009c 	.word	0x2000009c
 800066c:	200004de 	.word	0x200004de
 8000670:	08003930 	.word	0x08003930

08000674 <HAL_SPI_TxCpltCallback>:


void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
//	HAL_SPI_Receive_IT(&hspi1, buffer, 2);

	NSS_Set(0);
 800067c:	2000      	movs	r0, #0
 800067e:	f000 f829 	bl	80006d4 <NSS_Set>

	sprintf(buffer, "Next\n");
 8000682:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <HAL_SPI_TxCpltCallback+0x4c>)
 8000684:	4a0f      	ldr	r2, [pc, #60]	; (80006c4 <HAL_SPI_TxCpltCallback+0x50>)
 8000686:	6810      	ldr	r0, [r2, #0]
 8000688:	6018      	str	r0, [r3, #0]
 800068a:	8892      	ldrh	r2, [r2, #4]
 800068c:	809a      	strh	r2, [r3, #4]

	HAL_UART_Transmit(&huart1, buffer, strlen(buffer), 2000);
 800068e:	480c      	ldr	r0, [pc, #48]	; (80006c0 <HAL_SPI_TxCpltCallback+0x4c>)
 8000690:	f7ff fda6 	bl	80001e0 <strlen>
 8000694:	4603      	mov	r3, r0
 8000696:	b29a      	uxth	r2, r3
 8000698:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800069c:	4908      	ldr	r1, [pc, #32]	; (80006c0 <HAL_SPI_TxCpltCallback+0x4c>)
 800069e:	480a      	ldr	r0, [pc, #40]	; (80006c8 <HAL_SPI_TxCpltCallback+0x54>)
 80006a0:	f002 f898 	bl	80027d4 <HAL_UART_Transmit>

	NSS_Set(1);
 80006a4:	2001      	movs	r0, #1
 80006a6:	f000 f815 	bl	80006d4 <NSS_Set>

	HAL_SPI_TransmitReceive_IT(&hspi1, spi_buffer, spi_buffer, 2);
 80006aa:	2302      	movs	r3, #2
 80006ac:	4a07      	ldr	r2, [pc, #28]	; (80006cc <HAL_SPI_TxCpltCallback+0x58>)
 80006ae:	4907      	ldr	r1, [pc, #28]	; (80006cc <HAL_SPI_TxCpltCallback+0x58>)
 80006b0:	4807      	ldr	r0, [pc, #28]	; (80006d0 <HAL_SPI_TxCpltCallback+0x5c>)
 80006b2:	f001 fb7f 	bl	8001db4 <HAL_SPI_TransmitReceive_IT>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	200000dc 	.word	0x200000dc
 80006c4:	0800394c 	.word	0x0800394c
 80006c8:	2000009c 	.word	0x2000009c
 80006cc:	200004dc 	.word	0x200004dc
 80006d0:	200008dc 	.word	0x200008dc

080006d4 <NSS_Set>:
	sprintf(buffer, "ERROR\n");

	HAL_UART_Transmit(&huart1, buffer, strlen(buffer), 2000);
}

void NSS_Set(uint8_t set) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, set ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	bf0c      	ite	eq
 80006e4:	2301      	moveq	r3, #1
 80006e6:	2300      	movne	r3, #0
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	461a      	mov	r2, r3
 80006ec:	2110      	movs	r1, #16
 80006ee:	4803      	ldr	r0, [pc, #12]	; (80006fc <NSS_Set+0x28>)
 80006f0:	f000 fdde 	bl	80012b0 <HAL_GPIO_WritePin>
}
 80006f4:	bf00      	nop
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40020000 	.word	0x40020000

08000700 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000706:	f000 faab 	bl	8000c60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800070a:	f000 f82d 	bl	8000768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800070e:	f000 f8ef 	bl	80008f0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000712:	f000 f891 	bl	8000838 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000716:	f000 f8c1 	bl	800089c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

//  hspi1.TxCpltCallback = HAL_SPI_TxCpltCallback;
  hspi1.RxCpltCallback = RxCpltCallback;
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <main+0x54>)
 800071c:	4a0e      	ldr	r2, [pc, #56]	; (8000758 <main+0x58>)
 800071e:	65da      	str	r2, [r3, #92]	; 0x5c
//  hspi1.TxRxCpltCallback = HAL_SPI_RxComplete;
//  hspi1.ErrorCallback = HAL_SPI_Error;

  spi_buffer[0] = 0x55;
 8000720:	4b0e      	ldr	r3, [pc, #56]	; (800075c <main+0x5c>)
 8000722:	2255      	movs	r2, #85	; 0x55
 8000724:	701a      	strb	r2, [r3, #0]
  spi_buffer[1]= 0xaa;
 8000726:	4b0d      	ldr	r3, [pc, #52]	; (800075c <main+0x5c>)
 8000728:	22aa      	movs	r2, #170	; 0xaa
 800072a:	705a      	strb	r2, [r3, #1]

  sprintf(buffer, "First\n");
 800072c:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <main+0x60>)
 800072e:	4a0d      	ldr	r2, [pc, #52]	; (8000764 <main+0x64>)
 8000730:	6810      	ldr	r0, [r2, #0]
 8000732:	6018      	str	r0, [r3, #0]
 8000734:	8891      	ldrh	r1, [r2, #4]
 8000736:	7992      	ldrb	r2, [r2, #6]
 8000738:	8099      	strh	r1, [r3, #4]
 800073a:	719a      	strb	r2, [r3, #6]

  HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800073c:	2023      	movs	r0, #35	; 0x23
 800073e:	f000 fbf8 	bl	8000f32 <HAL_NVIC_EnableIRQ>

//	NSS_Set(1);
//
//	HAL_SPI_Transmit_IT(&hspi1, spi_buffer, 2);

  result = HAL_SPI_Receive_IT(&hspi1, spi_buffer, 2);
 8000742:	2202      	movs	r2, #2
 8000744:	4905      	ldr	r1, [pc, #20]	; (800075c <main+0x5c>)
 8000746:	4803      	ldr	r0, [pc, #12]	; (8000754 <main+0x54>)
 8000748:	f001 fa9e 	bl	8001c88 <HAL_SPI_Receive_IT>
 800074c:	4603      	mov	r3, r0
 800074e:	71fb      	strb	r3, [r7, #7]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000750:	e7fe      	b.n	8000750 <main+0x50>
 8000752:	bf00      	nop
 8000754:	200008dc 	.word	0x200008dc
 8000758:	08000591 	.word	0x08000591
 800075c:	200004dc 	.word	0x200004dc
 8000760:	200000dc 	.word	0x200000dc
 8000764:	0800395c 	.word	0x0800395c

08000768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b094      	sub	sp, #80	; 0x50
 800076c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076e:	f107 0320 	add.w	r3, r7, #32
 8000772:	2230      	movs	r2, #48	; 0x30
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f002 fcb6 	bl	80030e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077c:	f107 030c 	add.w	r3, r7, #12
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800078c:	2300      	movs	r3, #0
 800078e:	60bb      	str	r3, [r7, #8]
 8000790:	4b27      	ldr	r3, [pc, #156]	; (8000830 <SystemClock_Config+0xc8>)
 8000792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000794:	4a26      	ldr	r2, [pc, #152]	; (8000830 <SystemClock_Config+0xc8>)
 8000796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800079a:	6413      	str	r3, [r2, #64]	; 0x40
 800079c:	4b24      	ldr	r3, [pc, #144]	; (8000830 <SystemClock_Config+0xc8>)
 800079e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007a8:	2300      	movs	r3, #0
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	4b21      	ldr	r3, [pc, #132]	; (8000834 <SystemClock_Config+0xcc>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a20      	ldr	r2, [pc, #128]	; (8000834 <SystemClock_Config+0xcc>)
 80007b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007b6:	6013      	str	r3, [r2, #0]
 80007b8:	4b1e      	ldr	r3, [pc, #120]	; (8000834 <SystemClock_Config+0xcc>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007c4:	2301      	movs	r3, #1
 80007c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ce:	2302      	movs	r3, #2
 80007d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80007d8:	230c      	movs	r3, #12
 80007da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80007dc:	2360      	movs	r3, #96	; 0x60
 80007de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007e0:	2302      	movs	r3, #2
 80007e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007e4:	2304      	movs	r3, #4
 80007e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e8:	f107 0320 	add.w	r3, r7, #32
 80007ec:	4618      	mov	r0, r3
 80007ee:	f000 fd79 	bl	80012e4 <HAL_RCC_OscConfig>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80007f8:	f000 f8bc 	bl	8000974 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fc:	230f      	movs	r3, #15
 80007fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000800:	2302      	movs	r3, #2
 8000802:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000808:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800080c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800080e:	2300      	movs	r3, #0
 8000810:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000812:	f107 030c 	add.w	r3, r7, #12
 8000816:	2103      	movs	r1, #3
 8000818:	4618      	mov	r0, r3
 800081a:	f000 ffd3 	bl	80017c4 <HAL_RCC_ClockConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000824:	f000 f8a6 	bl	8000974 <Error_Handler>
  }
}
 8000828:	bf00      	nop
 800082a:	3750      	adds	r7, #80	; 0x50
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	40023800 	.word	0x40023800
 8000834:	40007000 	.word	0x40007000

08000838 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800083c:	4b15      	ldr	r3, [pc, #84]	; (8000894 <MX_SPI1_Init+0x5c>)
 800083e:	4a16      	ldr	r2, [pc, #88]	; (8000898 <MX_SPI1_Init+0x60>)
 8000840:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000842:	4b14      	ldr	r3, [pc, #80]	; (8000894 <MX_SPI1_Init+0x5c>)
 8000844:	2200      	movs	r2, #0
 8000846:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000848:	4b12      	ldr	r3, [pc, #72]	; (8000894 <MX_SPI1_Init+0x5c>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800084e:	4b11      	ldr	r3, [pc, #68]	; (8000894 <MX_SPI1_Init+0x5c>)
 8000850:	2200      	movs	r2, #0
 8000852:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000854:	4b0f      	ldr	r3, [pc, #60]	; (8000894 <MX_SPI1_Init+0x5c>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800085a:	4b0e      	ldr	r3, [pc, #56]	; (8000894 <MX_SPI1_Init+0x5c>)
 800085c:	2200      	movs	r2, #0
 800085e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000860:	4b0c      	ldr	r3, [pc, #48]	; (8000894 <MX_SPI1_Init+0x5c>)
 8000862:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000866:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000868:	4b0a      	ldr	r3, [pc, #40]	; (8000894 <MX_SPI1_Init+0x5c>)
 800086a:	2200      	movs	r2, #0
 800086c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800086e:	4b09      	ldr	r3, [pc, #36]	; (8000894 <MX_SPI1_Init+0x5c>)
 8000870:	2200      	movs	r2, #0
 8000872:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000874:	4b07      	ldr	r3, [pc, #28]	; (8000894 <MX_SPI1_Init+0x5c>)
 8000876:	2200      	movs	r2, #0
 8000878:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800087a:	4b06      	ldr	r3, [pc, #24]	; (8000894 <MX_SPI1_Init+0x5c>)
 800087c:	220a      	movs	r2, #10
 800087e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000880:	4804      	ldr	r0, [pc, #16]	; (8000894 <MX_SPI1_Init+0x5c>)
 8000882:	f001 f96b 	bl	8001b5c <HAL_SPI_Init>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_SPI1_Init+0x58>
  {
    Error_Handler();
 800088c:	f000 f872 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}
 8000894:	200008dc 	.word	0x200008dc
 8000898:	40013000 	.word	0x40013000

0800089c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008a0:	4b11      	ldr	r3, [pc, #68]	; (80008e8 <MX_USART1_UART_Init+0x4c>)
 80008a2:	4a12      	ldr	r2, [pc, #72]	; (80008ec <MX_USART1_UART_Init+0x50>)
 80008a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008a6:	4b10      	ldr	r3, [pc, #64]	; (80008e8 <MX_USART1_UART_Init+0x4c>)
 80008a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008ae:	4b0e      	ldr	r3, [pc, #56]	; (80008e8 <MX_USART1_UART_Init+0x4c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008b4:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <MX_USART1_UART_Init+0x4c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008ba:	4b0b      	ldr	r3, [pc, #44]	; (80008e8 <MX_USART1_UART_Init+0x4c>)
 80008bc:	2200      	movs	r2, #0
 80008be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008c0:	4b09      	ldr	r3, [pc, #36]	; (80008e8 <MX_USART1_UART_Init+0x4c>)
 80008c2:	220c      	movs	r2, #12
 80008c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008c6:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <MX_USART1_UART_Init+0x4c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <MX_USART1_UART_Init+0x4c>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008d2:	4805      	ldr	r0, [pc, #20]	; (80008e8 <MX_USART1_UART_Init+0x4c>)
 80008d4:	f001 ff31 	bl	800273a <HAL_UART_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008de:	f000 f849 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	2000009c 	.word	0x2000009c
 80008ec:	40011000 	.word	0x40011000

080008f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b088      	sub	sp, #32
 80008f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	f107 030c 	add.w	r3, r7, #12
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]
 8000904:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	4b18      	ldr	r3, [pc, #96]	; (800096c <MX_GPIO_Init+0x7c>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	4a17      	ldr	r2, [pc, #92]	; (800096c <MX_GPIO_Init+0x7c>)
 8000910:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000914:	6313      	str	r3, [r2, #48]	; 0x30
 8000916:	4b15      	ldr	r3, [pc, #84]	; (800096c <MX_GPIO_Init+0x7c>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	4b11      	ldr	r3, [pc, #68]	; (800096c <MX_GPIO_Init+0x7c>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	4a10      	ldr	r2, [pc, #64]	; (800096c <MX_GPIO_Init+0x7c>)
 800092c:	f043 0301 	orr.w	r3, r3, #1
 8000930:	6313      	str	r3, [r2, #48]	; 0x30
 8000932:	4b0e      	ldr	r3, [pc, #56]	; (800096c <MX_GPIO_Init+0x7c>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000936:	f003 0301 	and.w	r3, r3, #1
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	2110      	movs	r1, #16
 8000942:	480b      	ldr	r0, [pc, #44]	; (8000970 <MX_GPIO_Init+0x80>)
 8000944:	f000 fcb4 	bl	80012b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000948:	2310      	movs	r3, #16
 800094a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094c:	2301      	movs	r3, #1
 800094e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000954:	2300      	movs	r3, #0
 8000956:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000958:	f107 030c 	add.w	r3, r7, #12
 800095c:	4619      	mov	r1, r3
 800095e:	4804      	ldr	r0, [pc, #16]	; (8000970 <MX_GPIO_Init+0x80>)
 8000960:	f000 fb24 	bl	8000fac <HAL_GPIO_Init>

}
 8000964:	bf00      	nop
 8000966:	3720      	adds	r7, #32
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	40023800 	.word	0x40023800
 8000970:	40020000 	.word	0x40020000

08000974 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
	...

08000984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	607b      	str	r3, [r7, #4]
 800098e:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <HAL_MspInit+0x4c>)
 8000990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000992:	4a0f      	ldr	r2, [pc, #60]	; (80009d0 <HAL_MspInit+0x4c>)
 8000994:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000998:	6453      	str	r3, [r2, #68]	; 0x44
 800099a:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <HAL_MspInit+0x4c>)
 800099c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	603b      	str	r3, [r7, #0]
 80009aa:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <HAL_MspInit+0x4c>)
 80009ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ae:	4a08      	ldr	r2, [pc, #32]	; (80009d0 <HAL_MspInit+0x4c>)
 80009b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009b4:	6413      	str	r3, [r2, #64]	; 0x40
 80009b6:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <HAL_MspInit+0x4c>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009be:	603b      	str	r3, [r7, #0]
 80009c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c2:	bf00      	nop
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	40023800 	.word	0x40023800

080009d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08a      	sub	sp, #40	; 0x28
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a1d      	ldr	r2, [pc, #116]	; (8000a68 <HAL_SPI_MspInit+0x94>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d133      	bne.n	8000a5e <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	613b      	str	r3, [r7, #16]
 80009fa:	4b1c      	ldr	r3, [pc, #112]	; (8000a6c <HAL_SPI_MspInit+0x98>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fe:	4a1b      	ldr	r2, [pc, #108]	; (8000a6c <HAL_SPI_MspInit+0x98>)
 8000a00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a04:	6453      	str	r3, [r2, #68]	; 0x44
 8000a06:	4b19      	ldr	r3, [pc, #100]	; (8000a6c <HAL_SPI_MspInit+0x98>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a0e:	613b      	str	r3, [r7, #16]
 8000a10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	60fb      	str	r3, [r7, #12]
 8000a16:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <HAL_SPI_MspInit+0x98>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	4a14      	ldr	r2, [pc, #80]	; (8000a6c <HAL_SPI_MspInit+0x98>)
 8000a1c:	f043 0301 	orr.w	r3, r3, #1
 8000a20:	6313      	str	r3, [r2, #48]	; 0x30
 8000a22:	4b12      	ldr	r3, [pc, #72]	; (8000a6c <HAL_SPI_MspInit+0x98>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	f003 0301 	and.w	r3, r3, #1
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a2e:	23e0      	movs	r3, #224	; 0xe0
 8000a30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a32:	2302      	movs	r3, #2
 8000a34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a36:	2300      	movs	r3, #0
 8000a38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a3e:	2305      	movs	r3, #5
 8000a40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a42:	f107 0314 	add.w	r3, r7, #20
 8000a46:	4619      	mov	r1, r3
 8000a48:	4809      	ldr	r0, [pc, #36]	; (8000a70 <HAL_SPI_MspInit+0x9c>)
 8000a4a:	f000 faaf 	bl	8000fac <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2100      	movs	r1, #0
 8000a52:	2023      	movs	r0, #35	; 0x23
 8000a54:	f000 fa51 	bl	8000efa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000a58:	2023      	movs	r0, #35	; 0x23
 8000a5a:	f000 fa6a 	bl	8000f32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000a5e:	bf00      	nop
 8000a60:	3728      	adds	r7, #40	; 0x28
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40013000 	.word	0x40013000
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	40020000 	.word	0x40020000

08000a74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08a      	sub	sp, #40	; 0x28
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a19      	ldr	r2, [pc, #100]	; (8000af8 <HAL_UART_MspInit+0x84>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d12c      	bne.n	8000af0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	613b      	str	r3, [r7, #16]
 8000a9a:	4b18      	ldr	r3, [pc, #96]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	4a17      	ldr	r2, [pc, #92]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000aa0:	f043 0310 	orr.w	r3, r3, #16
 8000aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8000aa6:	4b15      	ldr	r3, [pc, #84]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aaa:	f003 0310 	and.w	r3, r3, #16
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	4b11      	ldr	r3, [pc, #68]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	4a10      	ldr	r2, [pc, #64]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000abc:	f043 0301 	orr.w	r3, r3, #1
 8000ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f003 0301 	and.w	r3, r3, #1
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ace:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000adc:	2303      	movs	r3, #3
 8000ade:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ae0:	2307      	movs	r3, #7
 8000ae2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae4:	f107 0314 	add.w	r3, r7, #20
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4805      	ldr	r0, [pc, #20]	; (8000b00 <HAL_UART_MspInit+0x8c>)
 8000aec:	f000 fa5e 	bl	8000fac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000af0:	bf00      	nop
 8000af2:	3728      	adds	r7, #40	; 0x28
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	40011000 	.word	0x40011000
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40020000 	.word	0x40020000

08000b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr

08000b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b12:	b480      	push	{r7}
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b16:	e7fe      	b.n	8000b16 <HardFault_Handler+0x4>

08000b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b1c:	e7fe      	b.n	8000b1c <MemManage_Handler+0x4>

08000b1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <BusFault_Handler+0x4>

08000b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <UsageFault_Handler+0x4>

08000b2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr

08000b38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr

08000b46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr

08000b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b58:	f000 f8d4 	bl	8000d04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b5c:	bf00      	nop
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000b64:	4802      	ldr	r0, [pc, #8]	; (8000b70 <SPI1_IRQHandler+0x10>)
 8000b66:	f001 f9b9 	bl	8001edc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	200008dc 	.word	0x200008dc

08000b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b7c:	4a14      	ldr	r2, [pc, #80]	; (8000bd0 <_sbrk+0x5c>)
 8000b7e:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <_sbrk+0x60>)
 8000b80:	1ad3      	subs	r3, r2, r3
 8000b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b88:	4b13      	ldr	r3, [pc, #76]	; (8000bd8 <_sbrk+0x64>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d102      	bne.n	8000b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b90:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <_sbrk+0x64>)
 8000b92:	4a12      	ldr	r2, [pc, #72]	; (8000bdc <_sbrk+0x68>)
 8000b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b96:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <_sbrk+0x64>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d207      	bcs.n	8000bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba4:	f002 fa76 	bl	8003094 <__errno>
 8000ba8:	4602      	mov	r2, r0
 8000baa:	230c      	movs	r3, #12
 8000bac:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000bae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bb2:	e009      	b.n	8000bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb4:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <_sbrk+0x64>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bba:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <_sbrk+0x64>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	4a05      	ldr	r2, [pc, #20]	; (8000bd8 <_sbrk+0x64>)
 8000bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20020000 	.word	0x20020000
 8000bd4:	00000400 	.word	0x00000400
 8000bd8:	20000090 	.word	0x20000090
 8000bdc:	20000968 	.word	0x20000968

08000be0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000be4:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <SystemInit+0x28>)
 8000be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bea:	4a07      	ldr	r2, [pc, #28]	; (8000c08 <SystemInit+0x28>)
 8000bec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bf0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000bf4:	4b04      	ldr	r3, [pc, #16]	; (8000c08 <SystemInit+0x28>)
 8000bf6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000bfa:	609a      	str	r2, [r3, #8]
#endif
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c44 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c10:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c12:	e003      	b.n	8000c1c <LoopCopyDataInit>

08000c14 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c14:	4b0c      	ldr	r3, [pc, #48]	; (8000c48 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c16:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c18:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c1a:	3104      	adds	r1, #4

08000c1c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c1c:	480b      	ldr	r0, [pc, #44]	; (8000c4c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c20:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c22:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c24:	d3f6      	bcc.n	8000c14 <CopyDataInit>
  ldr  r2, =_sbss
 8000c26:	4a0b      	ldr	r2, [pc, #44]	; (8000c54 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000c28:	e002      	b.n	8000c30 <LoopFillZerobss>

08000c2a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c2a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c2c:	f842 3b04 	str.w	r3, [r2], #4

08000c30 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000c32:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c34:	d3f9      	bcc.n	8000c2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c36:	f7ff ffd3 	bl	8000be0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c3a:	f002 fa31 	bl	80030a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c3e:	f7ff fd5f 	bl	8000700 <main>
  bx  lr    
 8000c42:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c44:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000c48:	080039c0 	.word	0x080039c0
  ldr  r0, =_sdata
 8000c4c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000c50:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000c54:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000c58:	20000964 	.word	0x20000964

08000c5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c5c:	e7fe      	b.n	8000c5c <ADC_IRQHandler>
	...

08000c60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c64:	4b0e      	ldr	r3, [pc, #56]	; (8000ca0 <HAL_Init+0x40>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a0d      	ldr	r2, [pc, #52]	; (8000ca0 <HAL_Init+0x40>)
 8000c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c70:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <HAL_Init+0x40>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a0a      	ldr	r2, [pc, #40]	; (8000ca0 <HAL_Init+0x40>)
 8000c76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c7c:	4b08      	ldr	r3, [pc, #32]	; (8000ca0 <HAL_Init+0x40>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a07      	ldr	r2, [pc, #28]	; (8000ca0 <HAL_Init+0x40>)
 8000c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c88:	2003      	movs	r0, #3
 8000c8a:	f000 f92b 	bl	8000ee4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f000 f808 	bl	8000ca4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c94:	f7ff fe76 	bl	8000984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c98:	2300      	movs	r3, #0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40023c00 	.word	0x40023c00

08000ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cac:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <HAL_InitTick+0x54>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b12      	ldr	r3, [pc, #72]	; (8000cfc <HAL_InitTick+0x58>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f000 f943 	bl	8000f4e <HAL_SYSTICK_Config>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e00e      	b.n	8000cf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2b0f      	cmp	r3, #15
 8000cd6:	d80a      	bhi.n	8000cee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	6879      	ldr	r1, [r7, #4]
 8000cdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ce0:	f000 f90b 	bl	8000efa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ce4:	4a06      	ldr	r2, [pc, #24]	; (8000d00 <HAL_InitTick+0x5c>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cea:	2300      	movs	r3, #0
 8000cec:	e000      	b.n	8000cf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	20000000 	.word	0x20000000
 8000cfc:	20000008 	.word	0x20000008
 8000d00:	20000004 	.word	0x20000004

08000d04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <HAL_IncTick+0x20>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <HAL_IncTick+0x24>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4413      	add	r3, r2
 8000d14:	4a04      	ldr	r2, [pc, #16]	; (8000d28 <HAL_IncTick+0x24>)
 8000d16:	6013      	str	r3, [r2, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	20000008 	.word	0x20000008
 8000d28:	2000095c 	.word	0x2000095c

08000d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d30:	4b03      	ldr	r3, [pc, #12]	; (8000d40 <HAL_GetTick+0x14>)
 8000d32:	681b      	ldr	r3, [r3, #0]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	2000095c 	.word	0x2000095c

08000d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d60:	4013      	ands	r3, r2
 8000d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d76:	4a04      	ldr	r2, [pc, #16]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	60d3      	str	r3, [r2, #12]
}
 8000d7c:	bf00      	nop
 8000d7e:	3714      	adds	r7, #20
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d90:	4b04      	ldr	r3, [pc, #16]	; (8000da4 <__NVIC_GetPriorityGrouping+0x18>)
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	0a1b      	lsrs	r3, r3, #8
 8000d96:	f003 0307 	and.w	r3, r3, #7
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	4603      	mov	r3, r0
 8000db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	db0b      	blt.n	8000dd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	f003 021f 	and.w	r2, r3, #31
 8000dc0:	4907      	ldr	r1, [pc, #28]	; (8000de0 <__NVIC_EnableIRQ+0x38>)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	095b      	lsrs	r3, r3, #5
 8000dc8:	2001      	movs	r0, #1
 8000dca:	fa00 f202 	lsl.w	r2, r0, r2
 8000dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	e000e100 	.word	0xe000e100

08000de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	6039      	str	r1, [r7, #0]
 8000dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	db0a      	blt.n	8000e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	490c      	ldr	r1, [pc, #48]	; (8000e30 <__NVIC_SetPriority+0x4c>)
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	0112      	lsls	r2, r2, #4
 8000e04:	b2d2      	uxtb	r2, r2
 8000e06:	440b      	add	r3, r1
 8000e08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e0c:	e00a      	b.n	8000e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	b2da      	uxtb	r2, r3
 8000e12:	4908      	ldr	r1, [pc, #32]	; (8000e34 <__NVIC_SetPriority+0x50>)
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	f003 030f 	and.w	r3, r3, #15
 8000e1a:	3b04      	subs	r3, #4
 8000e1c:	0112      	lsls	r2, r2, #4
 8000e1e:	b2d2      	uxtb	r2, r2
 8000e20:	440b      	add	r3, r1
 8000e22:	761a      	strb	r2, [r3, #24]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000e100 	.word	0xe000e100
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b089      	sub	sp, #36	; 0x24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	f1c3 0307 	rsb	r3, r3, #7
 8000e52:	2b04      	cmp	r3, #4
 8000e54:	bf28      	it	cs
 8000e56:	2304      	movcs	r3, #4
 8000e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	3304      	adds	r3, #4
 8000e5e:	2b06      	cmp	r3, #6
 8000e60:	d902      	bls.n	8000e68 <NVIC_EncodePriority+0x30>
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3b03      	subs	r3, #3
 8000e66:	e000      	b.n	8000e6a <NVIC_EncodePriority+0x32>
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43da      	mvns	r2, r3
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	401a      	ands	r2, r3
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8a:	43d9      	mvns	r1, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e90:	4313      	orrs	r3, r2
         );
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3724      	adds	r7, #36	; 0x24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
	...

08000ea0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3b01      	subs	r3, #1
 8000eac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000eb0:	d301      	bcc.n	8000eb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e00f      	b.n	8000ed6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eb6:	4a0a      	ldr	r2, [pc, #40]	; (8000ee0 <SysTick_Config+0x40>)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ebe:	210f      	movs	r1, #15
 8000ec0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ec4:	f7ff ff8e 	bl	8000de4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ec8:	4b05      	ldr	r3, [pc, #20]	; (8000ee0 <SysTick_Config+0x40>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ece:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <SysTick_Config+0x40>)
 8000ed0:	2207      	movs	r2, #7
 8000ed2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	e000e010 	.word	0xe000e010

08000ee4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff ff29 	bl	8000d44 <__NVIC_SetPriorityGrouping>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b086      	sub	sp, #24
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	4603      	mov	r3, r0
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
 8000f06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f0c:	f7ff ff3e 	bl	8000d8c <__NVIC_GetPriorityGrouping>
 8000f10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	68b9      	ldr	r1, [r7, #8]
 8000f16:	6978      	ldr	r0, [r7, #20]
 8000f18:	f7ff ff8e 	bl	8000e38 <NVIC_EncodePriority>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f22:	4611      	mov	r1, r2
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff ff5d 	bl	8000de4 <__NVIC_SetPriority>
}
 8000f2a:	bf00      	nop
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b082      	sub	sp, #8
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	4603      	mov	r3, r0
 8000f3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff ff31 	bl	8000da8 <__NVIC_EnableIRQ>
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b082      	sub	sp, #8
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f7ff ffa2 	bl	8000ea0 <SysTick_Config>
 8000f5c:	4603      	mov	r3, r0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f66:	b480      	push	{r7}
 8000f68:	b083      	sub	sp, #12
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	2b02      	cmp	r3, #2
 8000f78:	d004      	beq.n	8000f84 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2280      	movs	r2, #128	; 0x80
 8000f7e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000f80:	2301      	movs	r3, #1
 8000f82:	e00c      	b.n	8000f9e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2205      	movs	r2, #5
 8000f88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f022 0201 	bic.w	r2, r2, #1
 8000f9a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
	...

08000fac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b089      	sub	sp, #36	; 0x24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61fb      	str	r3, [r7, #28]
 8000fc6:	e159      	b.n	800127c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fc8:	2201      	movs	r2, #1
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	697a      	ldr	r2, [r7, #20]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	f040 8148 	bne.w	8001276 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d00b      	beq.n	8001006 <HAL_GPIO_Init+0x5a>
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d007      	beq.n	8001006 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ffa:	2b11      	cmp	r3, #17
 8000ffc:	d003      	beq.n	8001006 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	2b12      	cmp	r3, #18
 8001004:	d130      	bne.n	8001068 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	2203      	movs	r2, #3
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	43db      	mvns	r3, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4013      	ands	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	68da      	ldr	r2, [r3, #12]
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4313      	orrs	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800103c:	2201      	movs	r2, #1
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	091b      	lsrs	r3, r3, #4
 8001052:	f003 0201 	and.w	r2, r3, #1
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	2203      	movs	r2, #3
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	43db      	mvns	r3, r3
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	4013      	ands	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	689a      	ldr	r2, [r3, #8]
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4313      	orrs	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	2b02      	cmp	r3, #2
 800109e:	d003      	beq.n	80010a8 <HAL_GPIO_Init+0xfc>
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	2b12      	cmp	r3, #18
 80010a6:	d123      	bne.n	80010f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	08da      	lsrs	r2, r3, #3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3208      	adds	r2, #8
 80010b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	f003 0307 	and.w	r3, r3, #7
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	220f      	movs	r2, #15
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	43db      	mvns	r3, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4013      	ands	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	691a      	ldr	r2, [r3, #16]
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4313      	orrs	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	08da      	lsrs	r2, r3, #3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	3208      	adds	r2, #8
 80010ea:	69b9      	ldr	r1, [r7, #24]
 80010ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	2203      	movs	r2, #3
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f003 0203 	and.w	r2, r3, #3
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4313      	orrs	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112c:	2b00      	cmp	r3, #0
 800112e:	f000 80a2 	beq.w	8001276 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	4b56      	ldr	r3, [pc, #344]	; (8001290 <HAL_GPIO_Init+0x2e4>)
 8001138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113a:	4a55      	ldr	r2, [pc, #340]	; (8001290 <HAL_GPIO_Init+0x2e4>)
 800113c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001140:	6453      	str	r3, [r2, #68]	; 0x44
 8001142:	4b53      	ldr	r3, [pc, #332]	; (8001290 <HAL_GPIO_Init+0x2e4>)
 8001144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001146:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800114e:	4a51      	ldr	r2, [pc, #324]	; (8001294 <HAL_GPIO_Init+0x2e8>)
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	089b      	lsrs	r3, r3, #2
 8001154:	3302      	adds	r3, #2
 8001156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800115a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	f003 0303 	and.w	r3, r3, #3
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	220f      	movs	r2, #15
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a48      	ldr	r2, [pc, #288]	; (8001298 <HAL_GPIO_Init+0x2ec>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d019      	beq.n	80011ae <HAL_GPIO_Init+0x202>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a47      	ldr	r2, [pc, #284]	; (800129c <HAL_GPIO_Init+0x2f0>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d013      	beq.n	80011aa <HAL_GPIO_Init+0x1fe>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a46      	ldr	r2, [pc, #280]	; (80012a0 <HAL_GPIO_Init+0x2f4>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d00d      	beq.n	80011a6 <HAL_GPIO_Init+0x1fa>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a45      	ldr	r2, [pc, #276]	; (80012a4 <HAL_GPIO_Init+0x2f8>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d007      	beq.n	80011a2 <HAL_GPIO_Init+0x1f6>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a44      	ldr	r2, [pc, #272]	; (80012a8 <HAL_GPIO_Init+0x2fc>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d101      	bne.n	800119e <HAL_GPIO_Init+0x1f2>
 800119a:	2304      	movs	r3, #4
 800119c:	e008      	b.n	80011b0 <HAL_GPIO_Init+0x204>
 800119e:	2307      	movs	r3, #7
 80011a0:	e006      	b.n	80011b0 <HAL_GPIO_Init+0x204>
 80011a2:	2303      	movs	r3, #3
 80011a4:	e004      	b.n	80011b0 <HAL_GPIO_Init+0x204>
 80011a6:	2302      	movs	r3, #2
 80011a8:	e002      	b.n	80011b0 <HAL_GPIO_Init+0x204>
 80011aa:	2301      	movs	r3, #1
 80011ac:	e000      	b.n	80011b0 <HAL_GPIO_Init+0x204>
 80011ae:	2300      	movs	r3, #0
 80011b0:	69fa      	ldr	r2, [r7, #28]
 80011b2:	f002 0203 	and.w	r2, r2, #3
 80011b6:	0092      	lsls	r2, r2, #2
 80011b8:	4093      	lsls	r3, r2
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4313      	orrs	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011c0:	4934      	ldr	r1, [pc, #208]	; (8001294 <HAL_GPIO_Init+0x2e8>)
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	089b      	lsrs	r3, r3, #2
 80011c6:	3302      	adds	r3, #2
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011ce:	4b37      	ldr	r3, [pc, #220]	; (80012ac <HAL_GPIO_Init+0x300>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	43db      	mvns	r3, r3
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	4013      	ands	r3, r2
 80011dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d003      	beq.n	80011f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011f2:	4a2e      	ldr	r2, [pc, #184]	; (80012ac <HAL_GPIO_Init+0x300>)
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011f8:	4b2c      	ldr	r3, [pc, #176]	; (80012ac <HAL_GPIO_Init+0x300>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	43db      	mvns	r3, r3
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	4013      	ands	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001210:	2b00      	cmp	r3, #0
 8001212:	d003      	beq.n	800121c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	4313      	orrs	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800121c:	4a23      	ldr	r2, [pc, #140]	; (80012ac <HAL_GPIO_Init+0x300>)
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001222:	4b22      	ldr	r3, [pc, #136]	; (80012ac <HAL_GPIO_Init+0x300>)
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	43db      	mvns	r3, r3
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	4013      	ands	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d003      	beq.n	8001246 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	4313      	orrs	r3, r2
 8001244:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001246:	4a19      	ldr	r2, [pc, #100]	; (80012ac <HAL_GPIO_Init+0x300>)
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800124c:	4b17      	ldr	r3, [pc, #92]	; (80012ac <HAL_GPIO_Init+0x300>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	43db      	mvns	r3, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4013      	ands	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001264:	2b00      	cmp	r3, #0
 8001266:	d003      	beq.n	8001270 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	4313      	orrs	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001270:	4a0e      	ldr	r2, [pc, #56]	; (80012ac <HAL_GPIO_Init+0x300>)
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	3301      	adds	r3, #1
 800127a:	61fb      	str	r3, [r7, #28]
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	2b0f      	cmp	r3, #15
 8001280:	f67f aea2 	bls.w	8000fc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001284:	bf00      	nop
 8001286:	3724      	adds	r7, #36	; 0x24
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	40023800 	.word	0x40023800
 8001294:	40013800 	.word	0x40013800
 8001298:	40020000 	.word	0x40020000
 800129c:	40020400 	.word	0x40020400
 80012a0:	40020800 	.word	0x40020800
 80012a4:	40020c00 	.word	0x40020c00
 80012a8:	40021000 	.word	0x40021000
 80012ac:	40013c00 	.word	0x40013c00

080012b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	807b      	strh	r3, [r7, #2]
 80012bc:	4613      	mov	r3, r2
 80012be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012c0:	787b      	ldrb	r3, [r7, #1]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012c6:	887a      	ldrh	r2, [r7, #2]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012cc:	e003      	b.n	80012d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ce:	887b      	ldrh	r3, [r7, #2]
 80012d0:	041a      	lsls	r2, r3, #16
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	619a      	str	r2, [r3, #24]
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
	...

080012e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e25b      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d075      	beq.n	80013ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001302:	4ba3      	ldr	r3, [pc, #652]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 030c 	and.w	r3, r3, #12
 800130a:	2b04      	cmp	r3, #4
 800130c:	d00c      	beq.n	8001328 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800130e:	4ba0      	ldr	r3, [pc, #640]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001316:	2b08      	cmp	r3, #8
 8001318:	d112      	bne.n	8001340 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800131a:	4b9d      	ldr	r3, [pc, #628]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001322:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001326:	d10b      	bne.n	8001340 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001328:	4b99      	ldr	r3, [pc, #612]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001330:	2b00      	cmp	r3, #0
 8001332:	d05b      	beq.n	80013ec <HAL_RCC_OscConfig+0x108>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d157      	bne.n	80013ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e236      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001348:	d106      	bne.n	8001358 <HAL_RCC_OscConfig+0x74>
 800134a:	4b91      	ldr	r3, [pc, #580]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a90      	ldr	r2, [pc, #576]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001354:	6013      	str	r3, [r2, #0]
 8001356:	e01d      	b.n	8001394 <HAL_RCC_OscConfig+0xb0>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001360:	d10c      	bne.n	800137c <HAL_RCC_OscConfig+0x98>
 8001362:	4b8b      	ldr	r3, [pc, #556]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a8a      	ldr	r2, [pc, #552]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001368:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800136c:	6013      	str	r3, [r2, #0]
 800136e:	4b88      	ldr	r3, [pc, #544]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a87      	ldr	r2, [pc, #540]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001378:	6013      	str	r3, [r2, #0]
 800137a:	e00b      	b.n	8001394 <HAL_RCC_OscConfig+0xb0>
 800137c:	4b84      	ldr	r3, [pc, #528]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a83      	ldr	r2, [pc, #524]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001382:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001386:	6013      	str	r3, [r2, #0]
 8001388:	4b81      	ldr	r3, [pc, #516]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a80      	ldr	r2, [pc, #512]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 800138e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001392:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d013      	beq.n	80013c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800139c:	f7ff fcc6 	bl	8000d2c <HAL_GetTick>
 80013a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a2:	e008      	b.n	80013b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013a4:	f7ff fcc2 	bl	8000d2c <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	2b64      	cmp	r3, #100	; 0x64
 80013b0:	d901      	bls.n	80013b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013b2:	2303      	movs	r3, #3
 80013b4:	e1fb      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013b6:	4b76      	ldr	r3, [pc, #472]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d0f0      	beq.n	80013a4 <HAL_RCC_OscConfig+0xc0>
 80013c2:	e014      	b.n	80013ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c4:	f7ff fcb2 	bl	8000d2c <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013cc:	f7ff fcae 	bl	8000d2c <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b64      	cmp	r3, #100	; 0x64
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e1e7      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013de:	4b6c      	ldr	r3, [pc, #432]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1f0      	bne.n	80013cc <HAL_RCC_OscConfig+0xe8>
 80013ea:	e000      	b.n	80013ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d063      	beq.n	80014c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013fa:	4b65      	ldr	r3, [pc, #404]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f003 030c 	and.w	r3, r3, #12
 8001402:	2b00      	cmp	r3, #0
 8001404:	d00b      	beq.n	800141e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001406:	4b62      	ldr	r3, [pc, #392]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800140e:	2b08      	cmp	r3, #8
 8001410:	d11c      	bne.n	800144c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001412:	4b5f      	ldr	r3, [pc, #380]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d116      	bne.n	800144c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800141e:	4b5c      	ldr	r3, [pc, #368]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	2b00      	cmp	r3, #0
 8001428:	d005      	beq.n	8001436 <HAL_RCC_OscConfig+0x152>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	68db      	ldr	r3, [r3, #12]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d001      	beq.n	8001436 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e1bb      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001436:	4b56      	ldr	r3, [pc, #344]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	691b      	ldr	r3, [r3, #16]
 8001442:	00db      	lsls	r3, r3, #3
 8001444:	4952      	ldr	r1, [pc, #328]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001446:	4313      	orrs	r3, r2
 8001448:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800144a:	e03a      	b.n	80014c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d020      	beq.n	8001496 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001454:	4b4f      	ldr	r3, [pc, #316]	; (8001594 <HAL_RCC_OscConfig+0x2b0>)
 8001456:	2201      	movs	r2, #1
 8001458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800145a:	f7ff fc67 	bl	8000d2c <HAL_GetTick>
 800145e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001460:	e008      	b.n	8001474 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001462:	f7ff fc63 	bl	8000d2c <HAL_GetTick>
 8001466:	4602      	mov	r2, r0
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	2b02      	cmp	r3, #2
 800146e:	d901      	bls.n	8001474 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001470:	2303      	movs	r3, #3
 8001472:	e19c      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001474:	4b46      	ldr	r3, [pc, #280]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	2b00      	cmp	r3, #0
 800147e:	d0f0      	beq.n	8001462 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001480:	4b43      	ldr	r3, [pc, #268]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	691b      	ldr	r3, [r3, #16]
 800148c:	00db      	lsls	r3, r3, #3
 800148e:	4940      	ldr	r1, [pc, #256]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001490:	4313      	orrs	r3, r2
 8001492:	600b      	str	r3, [r1, #0]
 8001494:	e015      	b.n	80014c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001496:	4b3f      	ldr	r3, [pc, #252]	; (8001594 <HAL_RCC_OscConfig+0x2b0>)
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800149c:	f7ff fc46 	bl	8000d2c <HAL_GetTick>
 80014a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014a2:	e008      	b.n	80014b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014a4:	f7ff fc42 	bl	8000d2c <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d901      	bls.n	80014b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e17b      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014b6:	4b36      	ldr	r3, [pc, #216]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d1f0      	bne.n	80014a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 0308 	and.w	r3, r3, #8
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d030      	beq.n	8001530 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	695b      	ldr	r3, [r3, #20]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d016      	beq.n	8001504 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014d6:	4b30      	ldr	r3, [pc, #192]	; (8001598 <HAL_RCC_OscConfig+0x2b4>)
 80014d8:	2201      	movs	r2, #1
 80014da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014dc:	f7ff fc26 	bl	8000d2c <HAL_GetTick>
 80014e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014e2:	e008      	b.n	80014f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014e4:	f7ff fc22 	bl	8000d2c <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d901      	bls.n	80014f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014f2:	2303      	movs	r3, #3
 80014f4:	e15b      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014f6:	4b26      	ldr	r3, [pc, #152]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 80014f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d0f0      	beq.n	80014e4 <HAL_RCC_OscConfig+0x200>
 8001502:	e015      	b.n	8001530 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001504:	4b24      	ldr	r3, [pc, #144]	; (8001598 <HAL_RCC_OscConfig+0x2b4>)
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150a:	f7ff fc0f 	bl	8000d2c <HAL_GetTick>
 800150e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001510:	e008      	b.n	8001524 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001512:	f7ff fc0b 	bl	8000d2c <HAL_GetTick>
 8001516:	4602      	mov	r2, r0
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d901      	bls.n	8001524 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e144      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001524:	4b1a      	ldr	r3, [pc, #104]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001526:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001528:	f003 0302 	and.w	r3, r3, #2
 800152c:	2b00      	cmp	r3, #0
 800152e:	d1f0      	bne.n	8001512 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0304 	and.w	r3, r3, #4
 8001538:	2b00      	cmp	r3, #0
 800153a:	f000 80a0 	beq.w	800167e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800153e:	2300      	movs	r3, #0
 8001540:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001542:	4b13      	ldr	r3, [pc, #76]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d10f      	bne.n	800156e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001556:	4a0e      	ldr	r2, [pc, #56]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155c:	6413      	str	r3, [r2, #64]	; 0x40
 800155e:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <HAL_RCC_OscConfig+0x2ac>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800156a:	2301      	movs	r3, #1
 800156c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800156e:	4b0b      	ldr	r3, [pc, #44]	; (800159c <HAL_RCC_OscConfig+0x2b8>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001576:	2b00      	cmp	r3, #0
 8001578:	d121      	bne.n	80015be <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800157a:	4b08      	ldr	r3, [pc, #32]	; (800159c <HAL_RCC_OscConfig+0x2b8>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a07      	ldr	r2, [pc, #28]	; (800159c <HAL_RCC_OscConfig+0x2b8>)
 8001580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001584:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001586:	f7ff fbd1 	bl	8000d2c <HAL_GetTick>
 800158a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800158c:	e011      	b.n	80015b2 <HAL_RCC_OscConfig+0x2ce>
 800158e:	bf00      	nop
 8001590:	40023800 	.word	0x40023800
 8001594:	42470000 	.word	0x42470000
 8001598:	42470e80 	.word	0x42470e80
 800159c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015a0:	f7ff fbc4 	bl	8000d2c <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e0fd      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b2:	4b81      	ldr	r3, [pc, #516]	; (80017b8 <HAL_RCC_OscConfig+0x4d4>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d0f0      	beq.n	80015a0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d106      	bne.n	80015d4 <HAL_RCC_OscConfig+0x2f0>
 80015c6:	4b7d      	ldr	r3, [pc, #500]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 80015c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ca:	4a7c      	ldr	r2, [pc, #496]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	6713      	str	r3, [r2, #112]	; 0x70
 80015d2:	e01c      	b.n	800160e <HAL_RCC_OscConfig+0x32a>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	2b05      	cmp	r3, #5
 80015da:	d10c      	bne.n	80015f6 <HAL_RCC_OscConfig+0x312>
 80015dc:	4b77      	ldr	r3, [pc, #476]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 80015de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e0:	4a76      	ldr	r2, [pc, #472]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 80015e2:	f043 0304 	orr.w	r3, r3, #4
 80015e6:	6713      	str	r3, [r2, #112]	; 0x70
 80015e8:	4b74      	ldr	r3, [pc, #464]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 80015ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ec:	4a73      	ldr	r2, [pc, #460]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 80015ee:	f043 0301 	orr.w	r3, r3, #1
 80015f2:	6713      	str	r3, [r2, #112]	; 0x70
 80015f4:	e00b      	b.n	800160e <HAL_RCC_OscConfig+0x32a>
 80015f6:	4b71      	ldr	r3, [pc, #452]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 80015f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015fa:	4a70      	ldr	r2, [pc, #448]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 80015fc:	f023 0301 	bic.w	r3, r3, #1
 8001600:	6713      	str	r3, [r2, #112]	; 0x70
 8001602:	4b6e      	ldr	r3, [pc, #440]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 8001604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001606:	4a6d      	ldr	r2, [pc, #436]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 8001608:	f023 0304 	bic.w	r3, r3, #4
 800160c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d015      	beq.n	8001642 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001616:	f7ff fb89 	bl	8000d2c <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800161c:	e00a      	b.n	8001634 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800161e:	f7ff fb85 	bl	8000d2c <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	f241 3288 	movw	r2, #5000	; 0x1388
 800162c:	4293      	cmp	r3, r2
 800162e:	d901      	bls.n	8001634 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e0bc      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001634:	4b61      	ldr	r3, [pc, #388]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 8001636:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001638:	f003 0302 	and.w	r3, r3, #2
 800163c:	2b00      	cmp	r3, #0
 800163e:	d0ee      	beq.n	800161e <HAL_RCC_OscConfig+0x33a>
 8001640:	e014      	b.n	800166c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001642:	f7ff fb73 	bl	8000d2c <HAL_GetTick>
 8001646:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001648:	e00a      	b.n	8001660 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800164a:	f7ff fb6f 	bl	8000d2c <HAL_GetTick>
 800164e:	4602      	mov	r2, r0
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	f241 3288 	movw	r2, #5000	; 0x1388
 8001658:	4293      	cmp	r3, r2
 800165a:	d901      	bls.n	8001660 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800165c:	2303      	movs	r3, #3
 800165e:	e0a6      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001660:	4b56      	ldr	r3, [pc, #344]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 8001662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001664:	f003 0302 	and.w	r3, r3, #2
 8001668:	2b00      	cmp	r3, #0
 800166a:	d1ee      	bne.n	800164a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800166c:	7dfb      	ldrb	r3, [r7, #23]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d105      	bne.n	800167e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001672:	4b52      	ldr	r3, [pc, #328]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001676:	4a51      	ldr	r2, [pc, #324]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 8001678:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800167c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	2b00      	cmp	r3, #0
 8001684:	f000 8092 	beq.w	80017ac <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001688:	4b4c      	ldr	r3, [pc, #304]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f003 030c 	and.w	r3, r3, #12
 8001690:	2b08      	cmp	r3, #8
 8001692:	d05c      	beq.n	800174e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	2b02      	cmp	r3, #2
 800169a:	d141      	bne.n	8001720 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800169c:	4b48      	ldr	r3, [pc, #288]	; (80017c0 <HAL_RCC_OscConfig+0x4dc>)
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a2:	f7ff fb43 	bl	8000d2c <HAL_GetTick>
 80016a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016a8:	e008      	b.n	80016bc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016aa:	f7ff fb3f 	bl	8000d2c <HAL_GetTick>
 80016ae:	4602      	mov	r2, r0
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	1ad3      	subs	r3, r2, r3
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d901      	bls.n	80016bc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80016b8:	2303      	movs	r3, #3
 80016ba:	e078      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016bc:	4b3f      	ldr	r3, [pc, #252]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1f0      	bne.n	80016aa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	69da      	ldr	r2, [r3, #28]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a1b      	ldr	r3, [r3, #32]
 80016d0:	431a      	orrs	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d6:	019b      	lsls	r3, r3, #6
 80016d8:	431a      	orrs	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016de:	085b      	lsrs	r3, r3, #1
 80016e0:	3b01      	subs	r3, #1
 80016e2:	041b      	lsls	r3, r3, #16
 80016e4:	431a      	orrs	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ea:	061b      	lsls	r3, r3, #24
 80016ec:	4933      	ldr	r1, [pc, #204]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 80016ee:	4313      	orrs	r3, r2
 80016f0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016f2:	4b33      	ldr	r3, [pc, #204]	; (80017c0 <HAL_RCC_OscConfig+0x4dc>)
 80016f4:	2201      	movs	r2, #1
 80016f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f8:	f7ff fb18 	bl	8000d2c <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001700:	f7ff fb14 	bl	8000d2c <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b02      	cmp	r3, #2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e04d      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001712:	4b2a      	ldr	r3, [pc, #168]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0f0      	beq.n	8001700 <HAL_RCC_OscConfig+0x41c>
 800171e:	e045      	b.n	80017ac <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001720:	4b27      	ldr	r3, [pc, #156]	; (80017c0 <HAL_RCC_OscConfig+0x4dc>)
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001726:	f7ff fb01 	bl	8000d2c <HAL_GetTick>
 800172a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800172c:	e008      	b.n	8001740 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800172e:	f7ff fafd 	bl	8000d2c <HAL_GetTick>
 8001732:	4602      	mov	r2, r0
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2b02      	cmp	r3, #2
 800173a:	d901      	bls.n	8001740 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	e036      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001740:	4b1e      	ldr	r3, [pc, #120]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d1f0      	bne.n	800172e <HAL_RCC_OscConfig+0x44a>
 800174c:	e02e      	b.n	80017ac <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d101      	bne.n	800175a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e029      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800175a:	4b18      	ldr	r3, [pc, #96]	; (80017bc <HAL_RCC_OscConfig+0x4d8>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	69db      	ldr	r3, [r3, #28]
 800176a:	429a      	cmp	r2, r3
 800176c:	d11c      	bne.n	80017a8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001778:	429a      	cmp	r2, r3
 800177a:	d115      	bne.n	80017a8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800177c:	68fa      	ldr	r2, [r7, #12]
 800177e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001782:	4013      	ands	r3, r2
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001788:	4293      	cmp	r3, r2
 800178a:	d10d      	bne.n	80017a8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001796:	429a      	cmp	r2, r3
 8001798:	d106      	bne.n	80017a8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d001      	beq.n	80017ac <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e000      	b.n	80017ae <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80017ac:	2300      	movs	r3, #0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3718      	adds	r7, #24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40007000 	.word	0x40007000
 80017bc:	40023800 	.word	0x40023800
 80017c0:	42470060 	.word	0x42470060

080017c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d101      	bne.n	80017d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e0cc      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017d8:	4b68      	ldr	r3, [pc, #416]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 030f 	and.w	r3, r3, #15
 80017e0:	683a      	ldr	r2, [r7, #0]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d90c      	bls.n	8001800 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017e6:	4b65      	ldr	r3, [pc, #404]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	b2d2      	uxtb	r2, r2
 80017ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ee:	4b63      	ldr	r3, [pc, #396]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 030f 	and.w	r3, r3, #15
 80017f6:	683a      	ldr	r2, [r7, #0]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d001      	beq.n	8001800 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e0b8      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d020      	beq.n	800184e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b00      	cmp	r3, #0
 8001816:	d005      	beq.n	8001824 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001818:	4b59      	ldr	r3, [pc, #356]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	4a58      	ldr	r2, [pc, #352]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800181e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001822:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0308 	and.w	r3, r3, #8
 800182c:	2b00      	cmp	r3, #0
 800182e:	d005      	beq.n	800183c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001830:	4b53      	ldr	r3, [pc, #332]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	4a52      	ldr	r2, [pc, #328]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001836:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800183a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800183c:	4b50      	ldr	r3, [pc, #320]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	494d      	ldr	r1, [pc, #308]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	4313      	orrs	r3, r2
 800184c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	2b00      	cmp	r3, #0
 8001858:	d044      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d107      	bne.n	8001872 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001862:	4b47      	ldr	r3, [pc, #284]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d119      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e07f      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	2b02      	cmp	r3, #2
 8001878:	d003      	beq.n	8001882 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800187e:	2b03      	cmp	r3, #3
 8001880:	d107      	bne.n	8001892 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001882:	4b3f      	ldr	r3, [pc, #252]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d109      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e06f      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001892:	4b3b      	ldr	r3, [pc, #236]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d101      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e067      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018a2:	4b37      	ldr	r3, [pc, #220]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	f023 0203 	bic.w	r2, r3, #3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	4934      	ldr	r1, [pc, #208]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 80018b0:	4313      	orrs	r3, r2
 80018b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018b4:	f7ff fa3a 	bl	8000d2c <HAL_GetTick>
 80018b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ba:	e00a      	b.n	80018d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018bc:	f7ff fa36 	bl	8000d2c <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e04f      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d2:	4b2b      	ldr	r3, [pc, #172]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 020c 	and.w	r2, r3, #12
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d1eb      	bne.n	80018bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018e4:	4b25      	ldr	r3, [pc, #148]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 030f 	and.w	r3, r3, #15
 80018ec:	683a      	ldr	r2, [r7, #0]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d20c      	bcs.n	800190c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f2:	4b22      	ldr	r3, [pc, #136]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80018f4:	683a      	ldr	r2, [r7, #0]
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fa:	4b20      	ldr	r3, [pc, #128]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	429a      	cmp	r2, r3
 8001906:	d001      	beq.n	800190c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e032      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	2b00      	cmp	r3, #0
 8001916:	d008      	beq.n	800192a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001918:	4b19      	ldr	r3, [pc, #100]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	4916      	ldr	r1, [pc, #88]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	4313      	orrs	r3, r2
 8001928:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0308 	and.w	r3, r3, #8
 8001932:	2b00      	cmp	r3, #0
 8001934:	d009      	beq.n	800194a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001936:	4b12      	ldr	r3, [pc, #72]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	691b      	ldr	r3, [r3, #16]
 8001942:	00db      	lsls	r3, r3, #3
 8001944:	490e      	ldr	r1, [pc, #56]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001946:	4313      	orrs	r3, r2
 8001948:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800194a:	f000 f821 	bl	8001990 <HAL_RCC_GetSysClockFreq>
 800194e:	4601      	mov	r1, r0
 8001950:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	091b      	lsrs	r3, r3, #4
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	4a0a      	ldr	r2, [pc, #40]	; (8001984 <HAL_RCC_ClockConfig+0x1c0>)
 800195c:	5cd3      	ldrb	r3, [r2, r3]
 800195e:	fa21 f303 	lsr.w	r3, r1, r3
 8001962:	4a09      	ldr	r2, [pc, #36]	; (8001988 <HAL_RCC_ClockConfig+0x1c4>)
 8001964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001966:	4b09      	ldr	r3, [pc, #36]	; (800198c <HAL_RCC_ClockConfig+0x1c8>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff f99a 	bl	8000ca4 <HAL_InitTick>

  return HAL_OK;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40023c00 	.word	0x40023c00
 8001980:	40023800 	.word	0x40023800
 8001984:	08003964 	.word	0x08003964
 8001988:	20000000 	.word	0x20000000
 800198c:	20000004 	.word	0x20000004

08001990 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	2300      	movs	r3, #0
 80019a0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80019a2:	2300      	movs	r3, #0
 80019a4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019a6:	4b50      	ldr	r3, [pc, #320]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x158>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f003 030c 	and.w	r3, r3, #12
 80019ae:	2b04      	cmp	r3, #4
 80019b0:	d007      	beq.n	80019c2 <HAL_RCC_GetSysClockFreq+0x32>
 80019b2:	2b08      	cmp	r3, #8
 80019b4:	d008      	beq.n	80019c8 <HAL_RCC_GetSysClockFreq+0x38>
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f040 808d 	bne.w	8001ad6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019bc:	4b4b      	ldr	r3, [pc, #300]	; (8001aec <HAL_RCC_GetSysClockFreq+0x15c>)
 80019be:	60bb      	str	r3, [r7, #8]
       break;
 80019c0:	e08c      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019c2:	4b4b      	ldr	r3, [pc, #300]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x160>)
 80019c4:	60bb      	str	r3, [r7, #8]
      break;
 80019c6:	e089      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019c8:	4b47      	ldr	r3, [pc, #284]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x158>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019d0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019d2:	4b45      	ldr	r3, [pc, #276]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x158>)
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d023      	beq.n	8001a26 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019de:	4b42      	ldr	r3, [pc, #264]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x158>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	099b      	lsrs	r3, r3, #6
 80019e4:	f04f 0400 	mov.w	r4, #0
 80019e8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80019ec:	f04f 0200 	mov.w	r2, #0
 80019f0:	ea03 0501 	and.w	r5, r3, r1
 80019f4:	ea04 0602 	and.w	r6, r4, r2
 80019f8:	4a3d      	ldr	r2, [pc, #244]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x160>)
 80019fa:	fb02 f106 	mul.w	r1, r2, r6
 80019fe:	2200      	movs	r2, #0
 8001a00:	fb02 f205 	mul.w	r2, r2, r5
 8001a04:	440a      	add	r2, r1
 8001a06:	493a      	ldr	r1, [pc, #232]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a08:	fba5 0101 	umull	r0, r1, r5, r1
 8001a0c:	1853      	adds	r3, r2, r1
 8001a0e:	4619      	mov	r1, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f04f 0400 	mov.w	r4, #0
 8001a16:	461a      	mov	r2, r3
 8001a18:	4623      	mov	r3, r4
 8001a1a:	f7fe fc39 	bl	8000290 <__aeabi_uldivmod>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	460c      	mov	r4, r1
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	e049      	b.n	8001aba <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a26:	4b30      	ldr	r3, [pc, #192]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x158>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	099b      	lsrs	r3, r3, #6
 8001a2c:	f04f 0400 	mov.w	r4, #0
 8001a30:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001a34:	f04f 0200 	mov.w	r2, #0
 8001a38:	ea03 0501 	and.w	r5, r3, r1
 8001a3c:	ea04 0602 	and.w	r6, r4, r2
 8001a40:	4629      	mov	r1, r5
 8001a42:	4632      	mov	r2, r6
 8001a44:	f04f 0300 	mov.w	r3, #0
 8001a48:	f04f 0400 	mov.w	r4, #0
 8001a4c:	0154      	lsls	r4, r2, #5
 8001a4e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001a52:	014b      	lsls	r3, r1, #5
 8001a54:	4619      	mov	r1, r3
 8001a56:	4622      	mov	r2, r4
 8001a58:	1b49      	subs	r1, r1, r5
 8001a5a:	eb62 0206 	sbc.w	r2, r2, r6
 8001a5e:	f04f 0300 	mov.w	r3, #0
 8001a62:	f04f 0400 	mov.w	r4, #0
 8001a66:	0194      	lsls	r4, r2, #6
 8001a68:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001a6c:	018b      	lsls	r3, r1, #6
 8001a6e:	1a5b      	subs	r3, r3, r1
 8001a70:	eb64 0402 	sbc.w	r4, r4, r2
 8001a74:	f04f 0100 	mov.w	r1, #0
 8001a78:	f04f 0200 	mov.w	r2, #0
 8001a7c:	00e2      	lsls	r2, r4, #3
 8001a7e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001a82:	00d9      	lsls	r1, r3, #3
 8001a84:	460b      	mov	r3, r1
 8001a86:	4614      	mov	r4, r2
 8001a88:	195b      	adds	r3, r3, r5
 8001a8a:	eb44 0406 	adc.w	r4, r4, r6
 8001a8e:	f04f 0100 	mov.w	r1, #0
 8001a92:	f04f 0200 	mov.w	r2, #0
 8001a96:	02a2      	lsls	r2, r4, #10
 8001a98:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001a9c:	0299      	lsls	r1, r3, #10
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	4614      	mov	r4, r2
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	4621      	mov	r1, r4
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f04f 0400 	mov.w	r4, #0
 8001aac:	461a      	mov	r2, r3
 8001aae:	4623      	mov	r3, r4
 8001ab0:	f7fe fbee 	bl	8000290 <__aeabi_uldivmod>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	460c      	mov	r4, r1
 8001ab8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001aba:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x158>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	0c1b      	lsrs	r3, r3, #16
 8001ac0:	f003 0303 	and.w	r3, r3, #3
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad2:	60bb      	str	r3, [r7, #8]
      break;
 8001ad4:	e002      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ad6:	4b05      	ldr	r3, [pc, #20]	; (8001aec <HAL_RCC_GetSysClockFreq+0x15c>)
 8001ad8:	60bb      	str	r3, [r7, #8]
      break;
 8001ada:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001adc:	68bb      	ldr	r3, [r7, #8]
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3714      	adds	r7, #20
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	00f42400 	.word	0x00f42400
 8001af0:	017d7840 	.word	0x017d7840

08001af4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001af8:	4b03      	ldr	r3, [pc, #12]	; (8001b08 <HAL_RCC_GetHCLKFreq+0x14>)
 8001afa:	681b      	ldr	r3, [r3, #0]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	20000000 	.word	0x20000000

08001b0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b10:	f7ff fff0 	bl	8001af4 <HAL_RCC_GetHCLKFreq>
 8001b14:	4601      	mov	r1, r0
 8001b16:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	0a9b      	lsrs	r3, r3, #10
 8001b1c:	f003 0307 	and.w	r3, r3, #7
 8001b20:	4a03      	ldr	r2, [pc, #12]	; (8001b30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b22:	5cd3      	ldrb	r3, [r2, r3]
 8001b24:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	08003974 	.word	0x08003974

08001b34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b38:	f7ff ffdc 	bl	8001af4 <HAL_RCC_GetHCLKFreq>
 8001b3c:	4601      	mov	r1, r0
 8001b3e:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	0b5b      	lsrs	r3, r3, #13
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	4a03      	ldr	r2, [pc, #12]	; (8001b58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b4a:	5cd3      	ldrb	r3, [r2, r3]
 8001b4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40023800 	.word	0x40023800
 8001b58:	08003974 	.word	0x08003974

08001b5c <HAL_SPI_Init>:
 *         in the SPI_InitTypeDef and initialize the associated handle.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi) {
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d101      	bne.n	8001b6e <HAL_SPI_Init+0x12>
		return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e076      	b.n	8001c5c <HAL_SPI_Init+0x100>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
	hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

	if (hspi->State == HAL_SPI_STATE_RESET) {
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d126      	bne.n	8001bce <HAL_SPI_Init+0x72>
		/* Allocate lock resource and initialize it */
		hspi->Lock = HAL_UNLOCKED;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
		/* Init the SPI Callback settings */
		hspi->TxCpltCallback = HAL_SPI_TxCpltCallback; /* Legacy weak TxCpltCallback       */
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a36      	ldr	r2, [pc, #216]	; (8001c64 <HAL_SPI_Init+0x108>)
 8001b8c:	659a      	str	r2, [r3, #88]	; 0x58
		hspi->RxCpltCallback = HAL_SPI_RxCpltCallback; /* Legacy weak RxCpltCallback       */
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a35      	ldr	r2, [pc, #212]	; (8001c68 <HAL_SPI_Init+0x10c>)
 8001b92:	65da      	str	r2, [r3, #92]	; 0x5c
		hspi->TxRxCpltCallback = HAL_SPI_TxRxCpltCallback; /* Legacy weak TxRxCpltCallback     */
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a35      	ldr	r2, [pc, #212]	; (8001c6c <HAL_SPI_Init+0x110>)
 8001b98:	661a      	str	r2, [r3, #96]	; 0x60
		hspi->TxHalfCpltCallback = HAL_SPI_TxHalfCpltCallback; /* Legacy weak TxHalfCpltCallback   */
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a34      	ldr	r2, [pc, #208]	; (8001c70 <HAL_SPI_Init+0x114>)
 8001b9e:	665a      	str	r2, [r3, #100]	; 0x64
		hspi->RxHalfCpltCallback = HAL_SPI_RxHalfCpltCallback; /* Legacy weak RxHalfCpltCallback   */
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	4a34      	ldr	r2, [pc, #208]	; (8001c74 <HAL_SPI_Init+0x118>)
 8001ba4:	669a      	str	r2, [r3, #104]	; 0x68
		hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a33      	ldr	r2, [pc, #204]	; (8001c78 <HAL_SPI_Init+0x11c>)
 8001baa:	66da      	str	r2, [r3, #108]	; 0x6c
		hspi->ErrorCallback = HAL_SPI_ErrorCallback; /* Legacy weak ErrorCallback        */
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4a33      	ldr	r2, [pc, #204]	; (8001c7c <HAL_SPI_Init+0x120>)
 8001bb0:	671a      	str	r2, [r3, #112]	; 0x70
		hspi->AbortCpltCallback = HAL_SPI_AbortCpltCallback; /* Legacy weak AbortCpltCallback    */
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a32      	ldr	r2, [pc, #200]	; (8001c80 <HAL_SPI_Init+0x124>)
 8001bb6:	675a      	str	r2, [r3, #116]	; 0x74

		if (hspi->MspInitCallback == NULL) {
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d102      	bne.n	8001bc6 <HAL_SPI_Init+0x6a>
			hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4a30      	ldr	r2, [pc, #192]	; (8001c84 <HAL_SPI_Init+0x128>)
 8001bc4:	679a      	str	r2, [r3, #120]	; 0x78
		}

		/* Init the low level hardware : GPIO, CLOCK, NVIC... */
		hspi->MspInitCallback(hspi);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
	}

	hspi->State = HAL_SPI_STATE_BUSY;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Disable the selected SPI peripheral */
	__HAL_SPI_DISABLE(hspi);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001be4:	601a      	str	r2, [r3, #0]

	/*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
	/* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
	 Communication speed, First bit and CRC calculation state */
	WRITE_REG(hspi->Instance->CR1,
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685a      	ldr	r2, [r3, #4]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	431a      	orrs	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	431a      	orrs	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	431a      	orrs	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	69db      	ldr	r3, [r3, #28]
 8001c10:	431a      	orrs	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a1b      	ldr	r3, [r3, #32]
 8001c16:	ea42 0103 	orr.w	r1, r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	430a      	orrs	r2, r1
 8001c24:	601a      	str	r2, [r3, #0]
					| (hspi->Init.NSS & SPI_CR1_SSM)
					| hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit
					| hspi->Init.CRCCalculation));

	/* Configure : NSS management, TI Mode */
	WRITE_REG(hspi->Instance->CR2,
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	0c1b      	lsrs	r3, r3, #16
 8001c2c:	f003 0104 	and.w	r1, r3, #4
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	69da      	ldr	r2, [r3, #28]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c4a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->State = HAL_SPI_STATE_READY;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2201      	movs	r2, #1
 8001c56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	return HAL_OK;
 8001c5a:	2300      	movs	r3, #0
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	08000675 	.word	0x08000675
 8001c68:	080020e1 	.word	0x080020e1
 8001c6c:	080020f5 	.word	0x080020f5
 8001c70:	08002109 	.word	0x08002109
 8001c74:	0800211d 	.word	0x0800211d
 8001c78:	08002131 	.word	0x08002131
 8001c7c:	08002145 	.word	0x08002145
 8001c80:	08002159 	.word	0x08002159
 8001c84:	080009d5 	.word	0x080009d5

08001c88 <HAL_SPI_Receive_IT>:
 * @param  pData pointer to data buffer
 * @param  Size amount of data to be sent
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData,
		uint16_t Size) {
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	4613      	mov	r3, r2
 8001c94:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef errorcode = HAL_OK;
 8001c96:	2300      	movs	r3, #0
 8001c98:	75fb      	strb	r3, [r7, #23]

	if ((hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d110      	bne.n	8001cc4 <HAL_SPI_Receive_IT+0x3c>
			&& (hspi->Init.Mode == SPI_MODE_MASTER)) {
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001caa:	d10b      	bne.n	8001cc4 <HAL_SPI_Receive_IT+0x3c>
		hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2204      	movs	r2, #4
 8001cb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		/* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
		return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8001cb4:	88fb      	ldrh	r3, [r7, #6]
 8001cb6:	68ba      	ldr	r2, [r7, #8]
 8001cb8:	68b9      	ldr	r1, [r7, #8]
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f000 f87a 	bl	8001db4 <HAL_SPI_TransmitReceive_IT>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	e06e      	b.n	8001da2 <HAL_SPI_Receive_IT+0x11a>
	}

	/* Process Locked */
	__HAL_LOCK(hspi);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d101      	bne.n	8001cd2 <HAL_SPI_Receive_IT+0x4a>
 8001cce:	2302      	movs	r3, #2
 8001cd0:	e067      	b.n	8001da2 <HAL_SPI_Receive_IT+0x11a>
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	if (hspi->State != HAL_SPI_STATE_READY) {
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d002      	beq.n	8001cec <HAL_SPI_Receive_IT+0x64>
		errorcode = HAL_BUSY;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	75fb      	strb	r3, [r7, #23]
		goto error;
 8001cea:	e055      	b.n	8001d98 <HAL_SPI_Receive_IT+0x110>
	}

	if ((pData == NULL) || (Size == 0U)) {
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d002      	beq.n	8001cf8 <HAL_SPI_Receive_IT+0x70>
 8001cf2:	88fb      	ldrh	r3, [r7, #6]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d102      	bne.n	8001cfe <HAL_SPI_Receive_IT+0x76>
		errorcode = HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	75fb      	strb	r3, [r7, #23]
		goto error;
 8001cfc:	e04c      	b.n	8001d98 <HAL_SPI_Receive_IT+0x110>
	}

	/* Set the transaction information */
	hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2204      	movs	r2, #4
 8001d02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->pRxBuffPtr = (uint8_t*) pData;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	68ba      	ldr	r2, [r7, #8]
 8001d10:	639a      	str	r2, [r3, #56]	; 0x38
	hspi->RxXferSize = Size;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	88fa      	ldrh	r2, [r7, #6]
 8001d16:	879a      	strh	r2, [r3, #60]	; 0x3c
	hspi->RxXferCount = Size;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	88fa      	ldrh	r2, [r7, #6]
 8001d1c:	87da      	strh	r2, [r3, #62]	; 0x3e

	/* Init field not used in handle to zero */
	hspi->pTxBuffPtr = (uint8_t*) NULL;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2200      	movs	r2, #0
 8001d22:	631a      	str	r2, [r3, #48]	; 0x30
	hspi->TxXferSize = 0U;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2200      	movs	r2, #0
 8001d28:	869a      	strh	r2, [r3, #52]	; 0x34
	hspi->TxXferCount = 0U;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	86da      	strh	r2, [r3, #54]	; 0x36
	hspi->TxISR = NULL;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2200      	movs	r2, #0
 8001d34:	645a      	str	r2, [r3, #68]	; 0x44

	/* Set the function for IT treatment */
	if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) {
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d003      	beq.n	8001d46 <HAL_SPI_Receive_IT+0xbe>
		hspi->RxISR = SPI_RxISR_16BIT;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	4a1a      	ldr	r2, [pc, #104]	; (8001dac <HAL_SPI_Receive_IT+0x124>)
 8001d42:	641a      	str	r2, [r3, #64]	; 0x40
 8001d44:	e002      	b.n	8001d4c <HAL_SPI_Receive_IT+0xc4>
	} else {
		hspi->RxISR = SPI_RxISR_8BIT;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	4a19      	ldr	r2, [pc, #100]	; (8001db0 <HAL_SPI_Receive_IT+0x128>)
 8001d4a:	641a      	str	r2, [r3, #64]	; 0x40
	}

	/* Configure communication direction : 1Line */
	if (hspi->Init.Direction == SPI_DIRECTION_1LINE) {
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d54:	d107      	bne.n	8001d66 <HAL_SPI_Receive_IT+0xde>
		SPI_1LINE_RX(hspi);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001d64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

	/* Enable TXE and ERR interrupt */
	__HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	685a      	ldr	r2, [r3, #4]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001d74:	605a      	str	r2, [r3, #4]
	/* Note : The SPI must be enabled after unlocking current process
	 to avoid the risk of SPI interrupt handle execution before current
	 process unlock */

	/* Check if the SPI is already enabled */
	if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d80:	2b40      	cmp	r3, #64	; 0x40
 8001d82:	d008      	beq.n	8001d96 <HAL_SPI_Receive_IT+0x10e>
		/* Enable SPI peripheral */
		__HAL_SPI_ENABLE(hspi);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	e000      	b.n	8001d98 <HAL_SPI_Receive_IT+0x110>
	}

	error:
 8001d96:	bf00      	nop
	/* Process Unlocked */
	__HAL_UNLOCK(hspi);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	return errorcode;
 8001da0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	08002363 	.word	0x08002363
 8001db0:	08002319 	.word	0x08002319

08001db4 <HAL_SPI_TransmitReceive_IT>:
 * @param  pRxData pointer to reception data buffer
 * @param  Size amount of data to be sent and received
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi,
		uint8_t *pTxData, uint8_t *pRxData, uint16_t Size) {
 8001db4:	b480      	push	{r7}
 8001db6:	b087      	sub	sp, #28
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
 8001dc0:	807b      	strh	r3, [r7, #2]
	uint32_t tmp_mode;
	HAL_SPI_StateTypeDef tmp_state;
	HAL_StatusTypeDef errorcode = HAL_OK;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	75fb      	strb	r3, [r7, #23]

	/* Check Direction parameter */
	assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

	/* Process locked */
	__HAL_LOCK(hspi);
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d101      	bne.n	8001dd4 <HAL_SPI_TransmitReceive_IT+0x20>
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	e075      	b.n	8001ec0 <HAL_SPI_TransmitReceive_IT+0x10c>
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	/* Init temporary variables */
	tmp_state = hspi->State;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001de2:	75bb      	strb	r3, [r7, #22]
	tmp_mode = hspi->Init.Mode;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	613b      	str	r3, [r7, #16]

	if (!((tmp_state == HAL_SPI_STATE_READY)
 8001dea:	7dbb      	ldrb	r3, [r7, #22]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d00d      	beq.n	8001e0c <HAL_SPI_TransmitReceive_IT+0x58>
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001df6:	d106      	bne.n	8001e06 <HAL_SPI_TransmitReceive_IT+0x52>
			|| ((tmp_mode == SPI_MODE_MASTER)
					&& (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d102      	bne.n	8001e06 <HAL_SPI_TransmitReceive_IT+0x52>
					&& (tmp_state == HAL_SPI_STATE_BUSY_RX)))) {
 8001e00:	7dbb      	ldrb	r3, [r7, #22]
 8001e02:	2b04      	cmp	r3, #4
 8001e04:	d002      	beq.n	8001e0c <HAL_SPI_TransmitReceive_IT+0x58>
		errorcode = HAL_BUSY;
 8001e06:	2302      	movs	r3, #2
 8001e08:	75fb      	strb	r3, [r7, #23]
		goto error;
 8001e0a:	e054      	b.n	8001eb6 <HAL_SPI_TransmitReceive_IT+0x102>
	}

	if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U)) {
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d005      	beq.n	8001e1e <HAL_SPI_TransmitReceive_IT+0x6a>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d002      	beq.n	8001e1e <HAL_SPI_TransmitReceive_IT+0x6a>
 8001e18:	887b      	ldrh	r3, [r7, #2]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d102      	bne.n	8001e24 <HAL_SPI_TransmitReceive_IT+0x70>
		errorcode = HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	75fb      	strb	r3, [r7, #23]
		goto error;
 8001e22:	e048      	b.n	8001eb6 <HAL_SPI_TransmitReceive_IT+0x102>
	}

	/* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
	if (hspi->State != HAL_SPI_STATE_BUSY_RX) {
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	2b04      	cmp	r3, #4
 8001e2e:	d003      	beq.n	8001e38 <HAL_SPI_TransmitReceive_IT+0x84>
		hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2205      	movs	r2, #5
 8001e34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	}

	/* Set the transaction information */
	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->pTxBuffPtr = (uint8_t*) pTxData;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	68ba      	ldr	r2, [r7, #8]
 8001e42:	631a      	str	r2, [r3, #48]	; 0x30
	hspi->TxXferSize = Size;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	887a      	ldrh	r2, [r7, #2]
 8001e48:	869a      	strh	r2, [r3, #52]	; 0x34
	hspi->TxXferCount = Size;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	887a      	ldrh	r2, [r7, #2]
 8001e4e:	86da      	strh	r2, [r3, #54]	; 0x36
	hspi->pRxBuffPtr = (uint8_t*) pRxData;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	639a      	str	r2, [r3, #56]	; 0x38
	hspi->RxXferSize = Size;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	887a      	ldrh	r2, [r7, #2]
 8001e5a:	879a      	strh	r2, [r3, #60]	; 0x3c
	hspi->RxXferCount = Size;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	887a      	ldrh	r2, [r7, #2]
 8001e60:	87da      	strh	r2, [r3, #62]	; 0x3e

	/* Set the function for IT treatment */
	if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) {
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d006      	beq.n	8001e78 <HAL_SPI_TransmitReceive_IT+0xc4>
		hspi->RxISR = SPI_2linesRxISR_16BIT;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	4a17      	ldr	r2, [pc, #92]	; (8001ecc <HAL_SPI_TransmitReceive_IT+0x118>)
 8001e6e:	641a      	str	r2, [r3, #64]	; 0x40
		hspi->TxISR = SPI_2linesTxISR_16BIT;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	4a17      	ldr	r2, [pc, #92]	; (8001ed0 <HAL_SPI_TransmitReceive_IT+0x11c>)
 8001e74:	645a      	str	r2, [r3, #68]	; 0x44
 8001e76:	e005      	b.n	8001e84 <HAL_SPI_TransmitReceive_IT+0xd0>
	} else {
		hspi->RxISR = SPI_2linesRxISR_8BIT;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	4a16      	ldr	r2, [pc, #88]	; (8001ed4 <HAL_SPI_TransmitReceive_IT+0x120>)
 8001e7c:	641a      	str	r2, [r3, #64]	; 0x40
		hspi->TxISR = SPI_2linesTxISR_8BIT;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	4a15      	ldr	r2, [pc, #84]	; (8001ed8 <HAL_SPI_TransmitReceive_IT+0x124>)
 8001e82:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

	/* Enable TXE, RXNE and ERR interrupt */
	__HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8001e92:	605a      	str	r2, [r3, #4]

	/* Check if the SPI is already enabled */
	if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e9e:	2b40      	cmp	r3, #64	; 0x40
 8001ea0:	d008      	beq.n	8001eb4 <HAL_SPI_TransmitReceive_IT+0x100>
		/* Enable SPI peripheral */
		__HAL_SPI_ENABLE(hspi);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	e000      	b.n	8001eb6 <HAL_SPI_TransmitReceive_IT+0x102>
	}

	error:
 8001eb4:	bf00      	nop
	/* Process Unlocked */
	__HAL_UNLOCK(hspi);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	return errorcode;
 8001ebe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	371c      	adds	r7, #28
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	0800225b 	.word	0x0800225b
 8001ed0:	080022bb 	.word	0x080022bb
 8001ed4:	08002197 	.word	0x08002197
 8001ed8:	080021fb 	.word	0x080021fb

08001edc <HAL_SPI_IRQHandler>:
 * @brief  Handle SPI interrupt request.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for the specified SPI module.
 * @retval None
 */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b088      	sub	sp, #32
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
	uint32_t itsource = hspi->Instance->CR2;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	61fb      	str	r3, [r7, #28]
	uint32_t itflag = hspi->Instance->SR;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	61bb      	str	r3, [r7, #24]

	/* SPI in mode Receiver ----------------------------------------------------*/
	if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET)
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	099b      	lsrs	r3, r3, #6
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d10f      	bne.n	8001f20 <HAL_SPI_IRQHandler+0x44>
			&& (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET)
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d00a      	beq.n	8001f20 <HAL_SPI_IRQHandler+0x44>
			&& (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET)) {
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	099b      	lsrs	r3, r3, #6
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d004      	beq.n	8001f20 <HAL_SPI_IRQHandler+0x44>
		hspi->RxISR(hspi);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	4798      	blx	r3
		return;
 8001f1e:	e0d9      	b.n	80020d4 <HAL_SPI_IRQHandler+0x1f8>
	}

	/* SPI in mode Transmitter -------------------------------------------------*/
	if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET)
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	085b      	lsrs	r3, r3, #1
 8001f24:	f003 0301 	and.w	r3, r3, #1
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d00a      	beq.n	8001f42 <HAL_SPI_IRQHandler+0x66>
			&& (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET)) {
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	09db      	lsrs	r3, r3, #7
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d004      	beq.n	8001f42 <HAL_SPI_IRQHandler+0x66>
		hspi->TxISR(hspi);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	4798      	blx	r3
		return;
 8001f40:	e0c8      	b.n	80020d4 <HAL_SPI_IRQHandler+0x1f8>
	}

	/* SPI in Error Treatment --------------------------------------------------*/
	if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	095b      	lsrs	r3, r3, #5
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d10c      	bne.n	8001f68 <HAL_SPI_IRQHandler+0x8c>
			|| (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	099b      	lsrs	r3, r3, #6
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d106      	bne.n	8001f68 <HAL_SPI_IRQHandler+0x8c>
			|| (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET))
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	0a1b      	lsrs	r3, r3, #8
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f000 80b6 	beq.w	80020d4 <HAL_SPI_IRQHandler+0x1f8>
			&& (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET)) {
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	095b      	lsrs	r3, r3, #5
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f000 80af 	beq.w	80020d4 <HAL_SPI_IRQHandler+0x1f8>
		/* SPI Overrun error interrupt occurred ----------------------------------*/
		if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) {
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	099b      	lsrs	r3, r3, #6
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d023      	beq.n	8001fca <HAL_SPI_IRQHandler+0xee>
			if (hspi->State != HAL_SPI_STATE_BUSY_TX) {
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b03      	cmp	r3, #3
 8001f8c:	d011      	beq.n	8001fb2 <HAL_SPI_IRQHandler+0xd6>
				SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f92:	f043 0204 	orr.w	r2, r3, #4
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	655a      	str	r2, [r3, #84]	; 0x54
				__HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	617b      	str	r3, [r7, #20]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	e00b      	b.n	8001fca <HAL_SPI_IRQHandler+0xee>
			} else {
				__HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	613b      	str	r3, [r7, #16]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	613b      	str	r3, [r7, #16]
 8001fc6:	693b      	ldr	r3, [r7, #16]
				return;
 8001fc8:	e084      	b.n	80020d4 <HAL_SPI_IRQHandler+0x1f8>
			}
		}

		/* SPI Mode Fault error interrupt occurred -------------------------------*/
		if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) {
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	095b      	lsrs	r3, r3, #5
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d014      	beq.n	8002000 <HAL_SPI_IRQHandler+0x124>
			SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fda:	f043 0201 	orr.w	r2, r3, #1
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	655a      	str	r2, [r3, #84]	; 0x54
			__HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ffc:	601a      	str	r2, [r3, #0]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
		}

		/* SPI Frame error interrupt occurred ------------------------------------*/
		if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET) {
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	0a1b      	lsrs	r3, r3, #8
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00c      	beq.n	8002026 <HAL_SPI_IRQHandler+0x14a>
			SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002010:	f043 0208 	orr.w	r2, r3, #8
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	655a      	str	r2, [r3, #84]	; 0x54
			__HAL_SPI_CLEAR_FREFLAG(hspi);
 8002018:	2300      	movs	r3, #0
 800201a:	60bb      	str	r3, [r7, #8]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	60bb      	str	r3, [r7, #8]
 8002024:	68bb      	ldr	r3, [r7, #8]
		}

		if (hspi->ErrorCode != HAL_SPI_ERROR_NONE) {
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800202a:	2b00      	cmp	r3, #0
 800202c:	d051      	beq.n	80020d2 <HAL_SPI_IRQHandler+0x1f6>
			/* Disable all interrupts */
			__HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800203c:	605a      	str	r2, [r3, #4]

			hspi->State = HAL_SPI_STATE_READY;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			/* Disable the SPI DMA requests if enabled */
			if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d104      	bne.n	800205a <HAL_SPI_IRQHandler+0x17e>
					|| (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN))) {
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d034      	beq.n	80020c4 <HAL_SPI_IRQHandler+0x1e8>
				CLEAR_BIT(hspi->Instance->CR2,
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f022 0203 	bic.w	r2, r2, #3
 8002068:	605a      	str	r2, [r3, #4]
						(SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));

				/* Abort the SPI DMA Rx channel */
				if (hspi->hdmarx != NULL) {
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800206e:	2b00      	cmp	r3, #0
 8002070:	d011      	beq.n	8002096 <HAL_SPI_IRQHandler+0x1ba>
					/* Set the SPI DMA Abort callback :
					 will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
					hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002076:	4a19      	ldr	r2, [pc, #100]	; (80020dc <HAL_SPI_IRQHandler+0x200>)
 8002078:	651a      	str	r2, [r3, #80]	; 0x50
					if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx)) {
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800207e:	4618      	mov	r0, r3
 8002080:	f7fe ff71 	bl	8000f66 <HAL_DMA_Abort_IT>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d005      	beq.n	8002096 <HAL_SPI_IRQHandler+0x1ba>
						SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800208e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	655a      	str	r2, [r3, #84]	; 0x54
					}
				}
				/* Abort the SPI DMA Tx channel */
				if (hspi->hdmatx != NULL) {
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800209a:	2b00      	cmp	r3, #0
 800209c:	d017      	beq.n	80020ce <HAL_SPI_IRQHandler+0x1f2>
					/* Set the SPI DMA Abort callback :
					 will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
					hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020a2:	4a0e      	ldr	r2, [pc, #56]	; (80020dc <HAL_SPI_IRQHandler+0x200>)
 80020a4:	651a      	str	r2, [r3, #80]	; 0x50
					if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx)) {
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7fe ff5b 	bl	8000f66 <HAL_DMA_Abort_IT>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d00b      	beq.n	80020ce <HAL_SPI_IRQHandler+0x1f2>
						SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	655a      	str	r2, [r3, #84]	; 0x54
				if (hspi->hdmatx != NULL) {
 80020c2:	e004      	b.n	80020ce <HAL_SPI_IRQHandler+0x1f2>
					}
				}
			} else {
				/* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
				hspi->ErrorCallback(hspi);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
			}
		}
		return;
 80020cc:	e000      	b.n	80020d0 <HAL_SPI_IRQHandler+0x1f4>
				if (hspi->hdmatx != NULL) {
 80020ce:	bf00      	nop
		return;
 80020d0:	bf00      	nop
 80020d2:	bf00      	nop
	}
}
 80020d4:	3720      	adds	r7, #32
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	0800216d 	.word	0x0800216d

080020e0 <HAL_SPI_RxCpltCallback>:
 * @brief  Rx Transfer completed callback.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
	UNUSED(hspi);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_SPI_RxCpltCallback should be implemented in the user file
	 */
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <HAL_SPI_TxRxCpltCallback>:
 * @brief  Tx and Rx Transfer completed callback.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
	UNUSED(hspi);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_SPI_TxRxCpltCallback should be implemented in the user file
	 */
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <HAL_SPI_TxHalfCpltCallback>:
 * @brief  Tx Half Transfer completed callback.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) {
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
	UNUSED(hspi);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
	 */
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <HAL_SPI_RxHalfCpltCallback>:
 * @brief  Rx Half Transfer completed callback.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) {
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
	UNUSED(hspi);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
	 */
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <HAL_SPI_TxRxHalfCpltCallback>:
 * @brief  Tx and Rx Half Transfer callback.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) {
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
	UNUSED(hspi);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
	 */
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <HAL_SPI_ErrorCallback>:
 * @brief  SPI error callback.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
	 the HAL_SPI_ErrorCallback should be implemented in the user file
	 */
	/* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
	 and user can use HAL_SPI_GetError() API to check the latest error occurred
	 */
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <HAL_SPI_AbortCpltCallback>:
/**
 * @brief  SPI Abort Complete callback.
 * @param  hspi SPI handle.
 * @retval None
 */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) {
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
	UNUSED(hspi);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_SPI_AbortCpltCallback can be implemented in the user file.
	 */
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <SPI_DMAAbortOnError>:
 * @brief  DMA SPI communication abort callback, when initiated by HAL services on Error
 *         (To be called at end of DMA Abort procedure following error occurrence).
 * @param  hdma DMA handle.
 * @retval None
 */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma) {
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
	SPI_HandleTypeDef *hspi =
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002178:	60fb      	str	r3, [r7, #12]
			(SPI_HandleTypeDef*) (((DMA_HandleTypeDef*) hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
	hspi->RxXferCount = 0U;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2200      	movs	r2, #0
 800217e:	87da      	strh	r2, [r3, #62]	; 0x3e
	hspi->TxXferCount = 0U;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2200      	movs	r2, #0
 8002184:	86da      	strh	r2, [r3, #54]	; 0x36

	/* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
	hspi->ErrorCallback(hspi);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800218e:	bf00      	nop
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <SPI_2linesRxISR_8BIT>:
 * @brief  Rx 8-bit handler for Transmit and Receive in Interrupt mode.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi) {
 8002196:	b580      	push	{r7, lr}
 8002198:	b082      	sub	sp, #8
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
	/* Receive data in 8bit mode */
	*hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f103 020c 	add.w	r2, r3, #12
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021aa:	7812      	ldrb	r2, [r2, #0]
 80021ac:	b2d2      	uxtb	r2, r2
 80021ae:	701a      	strb	r2, [r3, #0]
	hspi->pRxBuffPtr++;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021b4:	1c5a      	adds	r2, r3, #1
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	639a      	str	r2, [r3, #56]	; 0x38
	hspi->RxXferCount--;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021be:	b29b      	uxth	r3, r3
 80021c0:	3b01      	subs	r3, #1
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	87da      	strh	r2, [r3, #62]	; 0x3e

	/* Check end of the reception */
	if (hspi->RxXferCount == 0U) {
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d10f      	bne.n	80021f2 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

		/* Disable RXNE  and ERR interrupt */
		__HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80021e0:	605a      	str	r2, [r3, #4]

		if (hspi->TxXferCount == 0U) {
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d102      	bne.n	80021f2 <SPI_2linesRxISR_8BIT+0x5c>
			SPI_CloseRxTx_ISR(hspi);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f000 f9ed 	bl	80025cc <SPI_CloseRxTx_ISR>
		}
	}
}
 80021f2:	bf00      	nop
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <SPI_2linesTxISR_8BIT>:
 * @brief  Tx 8-bit handler for Transmit and Receive in Interrupt mode.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi) {
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
	*(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	330c      	adds	r3, #12
 800220c:	7812      	ldrb	r2, [r2, #0]
 800220e:	701a      	strb	r2, [r3, #0]
	hspi->pTxBuffPtr++;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002214:	1c5a      	adds	r2, r3, #1
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	631a      	str	r2, [r3, #48]	; 0x30
	hspi->TxXferCount--;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800221e:	b29b      	uxth	r3, r3
 8002220:	3b01      	subs	r3, #1
 8002222:	b29a      	uxth	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	86da      	strh	r2, [r3, #54]	; 0x36

	/* Check the end of the transmission */
	if (hspi->TxXferCount == 0U) {
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800222c:	b29b      	uxth	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d10f      	bne.n	8002252 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

		/* Disable TXE interrupt */
		__HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002240:	605a      	str	r2, [r3, #4]

		if (hspi->RxXferCount == 0U) {
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002246:	b29b      	uxth	r3, r3
 8002248:	2b00      	cmp	r3, #0
 800224a:	d102      	bne.n	8002252 <SPI_2linesTxISR_8BIT+0x58>
			SPI_CloseRxTx_ISR(hspi);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 f9bd 	bl	80025cc <SPI_CloseRxTx_ISR>
		}
	}
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <SPI_2linesRxISR_16BIT>:
 * @brief  Rx 16-bit handler for Transmit and Receive in Interrupt mode.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi) {
 800225a:	b580      	push	{r7, lr}
 800225c:	b082      	sub	sp, #8
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
	/* Receive data in 16 Bit mode */
	*((uint16_t*) hspi->pRxBuffPtr) = (uint16_t) (hspi->Instance->DR);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68da      	ldr	r2, [r3, #12]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800226c:	b292      	uxth	r2, r2
 800226e:	801a      	strh	r2, [r3, #0]
	hspi->pRxBuffPtr += sizeof(uint16_t);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002274:	1c9a      	adds	r2, r3, #2
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	639a      	str	r2, [r3, #56]	; 0x38
	hspi->RxXferCount--;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800227e:	b29b      	uxth	r3, r3
 8002280:	3b01      	subs	r3, #1
 8002282:	b29a      	uxth	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	87da      	strh	r2, [r3, #62]	; 0x3e

	if (hspi->RxXferCount == 0U) {
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800228c:	b29b      	uxth	r3, r3
 800228e:	2b00      	cmp	r3, #0
 8002290:	d10f      	bne.n	80022b2 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

		/* Disable RXNE interrupt */
		__HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022a0:	605a      	str	r2, [r3, #4]

		if (hspi->TxXferCount == 0U) {
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d102      	bne.n	80022b2 <SPI_2linesRxISR_16BIT+0x58>
			SPI_CloseRxTx_ISR(hspi);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 f98d 	bl	80025cc <SPI_CloseRxTx_ISR>
		}
	}
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <SPI_2linesTxISR_16BIT>:
 * @brief  Tx 16-bit handler for Transmit and Receive in Interrupt mode.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi) {
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b082      	sub	sp, #8
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
	/* Transmit data in 16 Bit mode */
	hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c6:	881a      	ldrh	r2, [r3, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	60da      	str	r2, [r3, #12]
	hspi->pTxBuffPtr += sizeof(uint16_t);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	1c9a      	adds	r2, r3, #2
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	631a      	str	r2, [r3, #48]	; 0x30
	hspi->TxXferCount--;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022dc:	b29b      	uxth	r3, r3
 80022de:	3b01      	subs	r3, #1
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	86da      	strh	r2, [r3, #54]	; 0x36

	/* Enable CRC Transmission */
	if (hspi->TxXferCount == 0U) {
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10f      	bne.n	8002310 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

		/* Disable TXE interrupt */
		__HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022fe:	605a      	str	r2, [r3, #4]

		if (hspi->RxXferCount == 0U) {
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002304:	b29b      	uxth	r3, r3
 8002306:	2b00      	cmp	r3, #0
 8002308:	d102      	bne.n	8002310 <SPI_2linesTxISR_16BIT+0x56>
			SPI_CloseRxTx_ISR(hspi);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f000 f95e 	bl	80025cc <SPI_CloseRxTx_ISR>
		}
	}
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <SPI_RxISR_8BIT>:
 * @brief  Manage the receive 8-bit in Interrupt context.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi) {
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
	*hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f103 020c 	add.w	r2, r3, #12
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800232c:	7812      	ldrb	r2, [r2, #0]
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	701a      	strb	r2, [r3, #0]
	hspi->pRxBuffPtr++;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002336:	1c5a      	adds	r2, r3, #1
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	639a      	str	r2, [r3, #56]	; 0x38
	hspi->RxXferCount--;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002340:	b29b      	uxth	r3, r3
 8002342:	3b01      	subs	r3, #1
 8002344:	b29a      	uxth	r2, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

	if (hspi->RxXferCount == 0U) {
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800234e:	b29b      	uxth	r3, r3
 8002350:	2b00      	cmp	r3, #0
 8002352:	d102      	bne.n	800235a <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
		SPI_CloseRx_ISR(hspi);
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f000 f9af 	bl	80026b8 <SPI_CloseRx_ISR>
	}
}
 800235a:	bf00      	nop
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <SPI_RxISR_16BIT>:
 * @brief  Manage the 16-bit receive in Interrupt context.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi) {
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
	*((uint16_t*) hspi->pRxBuffPtr) = (uint16_t) (hspi->Instance->DR);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	68da      	ldr	r2, [r3, #12]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002374:	b292      	uxth	r2, r2
 8002376:	801a      	strh	r2, [r3, #0]
	hspi->pRxBuffPtr += sizeof(uint16_t);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800237c:	1c9a      	adds	r2, r3, #2
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	639a      	str	r2, [r3, #56]	; 0x38
	hspi->RxXferCount--;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002386:	b29b      	uxth	r3, r3
 8002388:	3b01      	subs	r3, #1
 800238a:	b29a      	uxth	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

	if (hspi->RxXferCount == 0U) {
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002394:	b29b      	uxth	r3, r3
 8002396:	2b00      	cmp	r3, #0
 8002398:	d102      	bne.n	80023a0 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
		SPI_CloseRx_ISR(hspi);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f000 f98c 	bl	80026b8 <SPI_CloseRx_ISR>
	}
}
 80023a0:	bf00      	nop
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <SPI_WaitFlagStateUntilTimeout>:
 * @param  Timeout Timeout duration
 * @param  Tickstart tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi,
		uint32_t Flag, FlagStatus State, uint32_t Timeout, uint32_t Tickstart) {
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	4613      	mov	r3, r2
 80023b6:	71fb      	strb	r3, [r7, #7]
	while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State) {
 80023b8:	e04c      	b.n	8002454 <SPI_WaitFlagStateUntilTimeout+0xac>
		if (Timeout != HAL_MAX_DELAY) {
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023c0:	d048      	beq.n	8002454 <SPI_WaitFlagStateUntilTimeout+0xac>
			if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U)) {
 80023c2:	f7fe fcb3 	bl	8000d2c <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d902      	bls.n	80023d8 <SPI_WaitFlagStateUntilTimeout+0x30>
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d13d      	bne.n	8002454 <SPI_WaitFlagStateUntilTimeout+0xac>
				/* Disable the SPI and reset the CRC: the CRC value should be cleared
				 on both master and slave sides in order to resynchronize the master
				 and slave for their respective CRC calculation */

				/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
				__HAL_SPI_DISABLE_IT(hspi,
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80023e6:	605a      	str	r2, [r3, #4]
						(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

				if ((hspi->Init.Mode == SPI_MODE_MASTER)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023f0:	d111      	bne.n	8002416 <SPI_WaitFlagStateUntilTimeout+0x6e>
						&& ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023fa:	d004      	beq.n	8002406 <SPI_WaitFlagStateUntilTimeout+0x5e>
								|| (hspi->Init.Direction
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002404:	d107      	bne.n	8002416 <SPI_WaitFlagStateUntilTimeout+0x6e>
										== SPI_DIRECTION_2LINES_RXONLY))) {
					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002414:	601a      	str	r2, [r3, #0]
				}

				/* Reset CRC Calculation */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800241e:	d10f      	bne.n	8002440 <SPI_WaitFlagStateUntilTimeout+0x98>
					SPI_RESET_CRC(hspi);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800243e:	601a      	str	r2, [r3, #0]
				}

				hspi->State = HAL_SPI_STATE_READY;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

				/* Process Unlocked */
				__HAL_UNLOCK(hspi);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e00f      	b.n	8002474 <SPI_WaitFlagStateUntilTimeout+0xcc>
	while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State) {
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689a      	ldr	r2, [r3, #8]
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	4013      	ands	r3, r2
 800245e:	68ba      	ldr	r2, [r7, #8]
 8002460:	429a      	cmp	r2, r3
 8002462:	bf0c      	ite	eq
 8002464:	2301      	moveq	r3, #1
 8002466:	2300      	movne	r3, #0
 8002468:	b2db      	uxtb	r3, r3
 800246a:	461a      	mov	r2, r3
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	429a      	cmp	r2, r3
 8002470:	d1a3      	bne.n	80023ba <SPI_WaitFlagStateUntilTimeout+0x12>
			}
		}
	}

	return HAL_OK;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <SPI_EndRxTransaction>:
 * @param  Timeout Timeout duration
 * @param  Tickstart tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,
		uint32_t Timeout, uint32_t Tickstart) {
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af02      	add	r7, sp, #8
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	607a      	str	r2, [r7, #4]
	if ((hspi->Init.Mode == SPI_MODE_MASTER)
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002490:	d111      	bne.n	80024b6 <SPI_EndRxTransaction+0x3a>
			&& ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800249a:	d004      	beq.n	80024a6 <SPI_EndRxTransaction+0x2a>
					|| (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))) {
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024a4:	d107      	bne.n	80024b6 <SPI_EndRxTransaction+0x3a>
		/* Disable SPI peripheral */
		__HAL_SPI_DISABLE(hspi);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024b4:	601a      	str	r2, [r3, #0]
	}

	/* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
	if (hspi->Init.Mode == SPI_MODE_MASTER) {
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80024be:	d12a      	bne.n	8002516 <SPI_EndRxTransaction+0x9a>
		if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY) {
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024c8:	d012      	beq.n	80024f0 <SPI_EndRxTransaction+0x74>
			/* Control the BSY flag */
			if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET,
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	2200      	movs	r2, #0
 80024d2:	2180      	movs	r1, #128	; 0x80
 80024d4:	68f8      	ldr	r0, [r7, #12]
 80024d6:	f7ff ff67 	bl	80023a8 <SPI_WaitFlagStateUntilTimeout>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d02d      	beq.n	800253c <SPI_EndRxTransaction+0xc0>
					Timeout, Tickstart) != HAL_OK) {
				SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024e4:	f043 0220 	orr.w	r2, r3, #32
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	655a      	str	r2, [r3, #84]	; 0x54
				return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e026      	b.n	800253e <SPI_EndRxTransaction+0xc2>
			}
		} else {
			/* Wait the RXNE reset */
			if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	9300      	str	r3, [sp, #0]
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	2200      	movs	r2, #0
 80024f8:	2101      	movs	r1, #1
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f7ff ff54 	bl	80023a8 <SPI_WaitFlagStateUntilTimeout>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d01a      	beq.n	800253c <SPI_EndRxTransaction+0xc0>
					Timeout, Tickstart) != HAL_OK) {
				SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800250a:	f043 0220 	orr.w	r2, r3, #32
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	655a      	str	r2, [r3, #84]	; 0x54
				return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e013      	b.n	800253e <SPI_EndRxTransaction+0xc2>
			}
		}
	} else {
		/* Wait the RXNE reset */
		if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout,
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	9300      	str	r3, [sp, #0]
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	2200      	movs	r2, #0
 800251e:	2101      	movs	r1, #1
 8002520:	68f8      	ldr	r0, [r7, #12]
 8002522:	f7ff ff41 	bl	80023a8 <SPI_WaitFlagStateUntilTimeout>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d007      	beq.n	800253c <SPI_EndRxTransaction+0xc0>
				Tickstart) != HAL_OK) {
			SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002530:	f043 0220 	orr.w	r2, r3, #32
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e000      	b.n	800253e <SPI_EndRxTransaction+0xc2>
		}
	}
	return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3710      	adds	r7, #16
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <SPI_EndRxTxTransaction>:
 * @param  Timeout Timeout duration
 * @param  Tickstart tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi,
		uint32_t Timeout, uint32_t Tickstart) {
 8002548:	b580      	push	{r7, lr}
 800254a:	b088      	sub	sp, #32
 800254c:	af02      	add	r7, sp, #8
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
	/* Timeout in s */
	__IO uint32_t
	count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT
			* (SystemCoreClock / 24U / 1000000U);
 8002554:	4b1b      	ldr	r3, [pc, #108]	; (80025c4 <SPI_EndRxTxTransaction+0x7c>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1b      	ldr	r2, [pc, #108]	; (80025c8 <SPI_EndRxTxTransaction+0x80>)
 800255a:	fba2 2303 	umull	r2, r3, r2, r3
 800255e:	0d5b      	lsrs	r3, r3, #21
 8002560:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002564:	fb02 f303 	mul.w	r3, r2, r3
	count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT
 8002568:	617b      	str	r3, [r7, #20]
	/* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
	if (hspi->Init.Mode == SPI_MODE_MASTER) {
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002572:	d112      	bne.n	800259a <SPI_EndRxTxTransaction+0x52>
		/* Control the BSY flag */
		if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout,
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	9300      	str	r3, [sp, #0]
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	2200      	movs	r2, #0
 800257c:	2180      	movs	r1, #128	; 0x80
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f7ff ff12 	bl	80023a8 <SPI_WaitFlagStateUntilTimeout>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d016      	beq.n	80025b8 <SPI_EndRxTxTransaction+0x70>
				Tickstart) != HAL_OK) {
			SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800258e:	f043 0220 	orr.w	r2, r3, #32
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e00f      	b.n	80025ba <SPI_EndRxTxTransaction+0x72>
		 * If Timeout is reached, the transfer is considered as finish.
		 * User have to calculate the timeout value to fit with the time of 1 byte transfer.
		 * This time is directly link with the SPI clock from Master device.
		 */
		do {
			if (count == 0U) {
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d00a      	beq.n	80025b6 <SPI_EndRxTxTransaction+0x6e>
				break;
			}
			count--;
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	3b01      	subs	r3, #1
 80025a4:	617b      	str	r3, [r7, #20]
		} while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025b0:	2b80      	cmp	r3, #128	; 0x80
 80025b2:	d0f2      	beq.n	800259a <SPI_EndRxTxTransaction+0x52>
 80025b4:	e000      	b.n	80025b8 <SPI_EndRxTxTransaction+0x70>
				break;
 80025b6:	bf00      	nop
	}

	return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3718      	adds	r7, #24
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000000 	.word	0x20000000
 80025c8:	165e9f81 	.word	0x165e9f81

080025cc <SPI_CloseRxTx_ISR>:
 * @brief  Handle the end of the RXTX transaction.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi) {
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b086      	sub	sp, #24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;
	__IO uint32_t
	count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80025d4:	4b36      	ldr	r3, [pc, #216]	; (80026b0 <SPI_CloseRxTx_ISR+0xe4>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a36      	ldr	r2, [pc, #216]	; (80026b4 <SPI_CloseRxTx_ISR+0xe8>)
 80025da:	fba2 2303 	umull	r2, r3, r2, r3
 80025de:	0a5b      	lsrs	r3, r3, #9
 80025e0:	2264      	movs	r2, #100	; 0x64
 80025e2:	fb02 f303 	mul.w	r3, r2, r3
 80025e6:	613b      	str	r3, [r7, #16]

	/* Init tickstart for timeout managment*/
	tickstart = HAL_GetTick();
 80025e8:	f7fe fba0 	bl	8000d2c <HAL_GetTick>
 80025ec:	6178      	str	r0, [r7, #20]

	/* Disable ERR interrupt */
	__HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 0220 	bic.w	r2, r2, #32
 80025fc:	605a      	str	r2, [r3, #4]

	/* Wait until TXE flag is set */
	do {
		if (count == 0U) {
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d106      	bne.n	8002612 <SPI_CloseRxTx_ISR+0x46>
			SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002608:	f043 0220 	orr.w	r2, r3, #32
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	655a      	str	r2, [r3, #84]	; 0x54
			break;
 8002610:	e009      	b.n	8002626 <SPI_CloseRxTx_ISR+0x5a>
		}
		count--;
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	3b01      	subs	r3, #1
 8002616:	613b      	str	r3, [r7, #16]
	} while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0eb      	beq.n	80025fe <SPI_CloseRxTx_ISR+0x32>

	/* Check the end of the transaction */
	if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart)
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	2164      	movs	r1, #100	; 0x64
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7ff ff8c 	bl	8002548 <SPI_EndRxTxTransaction>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d005      	beq.n	8002642 <SPI_CloseRxTx_ISR+0x76>
			!= HAL_OK) {
		SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263a:	f043 0220 	orr.w	r2, r3, #32
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Clear overrun flag in 2 Lines communication mode because received is not read */
	if (hspi->Init.Direction == SPI_DIRECTION_2LINES) {
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d10a      	bne.n	8002660 <SPI_CloseRxTx_ISR+0x94>
		__HAL_SPI_CLEAR_OVRFLAG(hspi);
 800264a:	2300      	movs	r3, #0
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	60fb      	str	r3, [r7, #12]
 800265e:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
	if (hspi->ErrorCode == HAL_SPI_ERROR_NONE) {
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002664:	2b00      	cmp	r3, #0
 8002666:	d117      	bne.n	8002698 <SPI_CloseRxTx_ISR+0xcc>
		if (hspi->State == HAL_SPI_STATE_BUSY_RX) {
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b04      	cmp	r3, #4
 8002672:	d108      	bne.n	8002686 <SPI_CloseRxTx_ISR+0xba>
			hspi->State = HAL_SPI_STATE_READY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			/* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
			hspi->RxCpltCallback(hspi);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	4798      	blx	r3
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
	}
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8002684:	e010      	b.n	80026a8 <SPI_CloseRxTx_ISR+0xdc>
			hspi->State = HAL_SPI_STATE_READY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			hspi->TxRxCpltCallback(hspi);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	4798      	blx	r3
}
 8002696:	e007      	b.n	80026a8 <SPI_CloseRxTx_ISR+0xdc>
		hspi->State = HAL_SPI_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		hspi->ErrorCallback(hspi);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	4798      	blx	r3
}
 80026a8:	bf00      	nop
 80026aa:	3718      	adds	r7, #24
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	20000000 	.word	0x20000000
 80026b4:	057619f1 	.word	0x057619f1

080026b8 <SPI_CloseRx_ISR>:
 * @brief  Handle the end of the RX transaction.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval None
 */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi) {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
	/* Disable RXNE and ERR interrupt */
	__HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	685a      	ldr	r2, [r3, #4]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80026ce:	605a      	str	r2, [r3, #4]

	/* Check the end of the transaction */
	if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick())
 80026d0:	f7fe fb2c 	bl	8000d2c <HAL_GetTick>
 80026d4:	4603      	mov	r3, r0
 80026d6:	461a      	mov	r2, r3
 80026d8:	2164      	movs	r1, #100	; 0x64
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f7ff fece 	bl	800247c <SPI_EndRxTransaction>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d005      	beq.n	80026f2 <SPI_CloseRx_ISR+0x3a>
			!= HAL_OK) {
		SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ea:	f043 0220 	orr.w	r2, r3, #32
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Clear overrun flag in 2 Lines communication mode because received is not read */
	if (hspi->Init.Direction == SPI_DIRECTION_2LINES) {
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10a      	bne.n	8002710 <SPI_CloseRx_ISR+0x58>
		__HAL_SPI_CLEAR_OVRFLAG(hspi);
 80026fa:	2300      	movs	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	60fb      	str	r3, [r7, #12]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	60fb      	str	r3, [r7, #12]
 800270e:	68fb      	ldr	r3, [r7, #12]
	}
	hspi->State = HAL_SPI_STATE_READY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
	if (hspi->ErrorCode == HAL_SPI_ERROR_NONE) {
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800271c:	2b00      	cmp	r3, #0
 800271e:	d104      	bne.n	800272a <SPI_CloseRx_ISR+0x72>
		/* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
		hspi->RxCpltCallback(hspi);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	4798      	blx	r3
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
	}
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8002728:	e003      	b.n	8002732 <SPI_CloseRx_ISR+0x7a>
		hspi->ErrorCallback(hspi);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	4798      	blx	r3
}
 8002732:	bf00      	nop
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b082      	sub	sp, #8
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e03f      	b.n	80027cc <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002752:	b2db      	uxtb	r3, r3
 8002754:	2b00      	cmp	r3, #0
 8002756:	d106      	bne.n	8002766 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7fe f987 	bl	8000a74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2224      	movs	r2, #36	; 0x24
 800276a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	68da      	ldr	r2, [r3, #12]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800277c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 f90c 	bl	800299c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	691a      	ldr	r2, [r3, #16]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002792:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	695a      	ldr	r2, [r3, #20]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027a2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	68da      	ldr	r2, [r3, #12]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027b2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2220      	movs	r2, #32
 80027be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2220      	movs	r2, #32
 80027c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3708      	adds	r7, #8
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b088      	sub	sp, #32
 80027d8:	af02      	add	r7, sp, #8
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	603b      	str	r3, [r7, #0]
 80027e0:	4613      	mov	r3, r2
 80027e2:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	2b20      	cmp	r3, #32
 80027f2:	f040 8083 	bne.w	80028fc <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d002      	beq.n	8002802 <HAL_UART_Transmit+0x2e>
 80027fc:	88fb      	ldrh	r3, [r7, #6]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e07b      	b.n	80028fe <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800280c:	2b01      	cmp	r3, #1
 800280e:	d101      	bne.n	8002814 <HAL_UART_Transmit+0x40>
 8002810:	2302      	movs	r3, #2
 8002812:	e074      	b.n	80028fe <HAL_UART_Transmit+0x12a>
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2200      	movs	r2, #0
 8002820:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2221      	movs	r2, #33	; 0x21
 8002826:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800282a:	f7fe fa7f 	bl	8000d2c <HAL_GetTick>
 800282e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	88fa      	ldrh	r2, [r7, #6]
 8002834:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	88fa      	ldrh	r2, [r7, #6]
 800283a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002844:	e042      	b.n	80028cc <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800284a:	b29b      	uxth	r3, r3
 800284c:	3b01      	subs	r3, #1
 800284e:	b29a      	uxth	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800285c:	d122      	bne.n	80028a4 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	2200      	movs	r2, #0
 8002866:	2180      	movs	r1, #128	; 0x80
 8002868:	68f8      	ldr	r0, [r7, #12]
 800286a:	f000 f84c 	bl	8002906 <UART_WaitOnFlagUntilTimeout>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e042      	b.n	80028fe <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	881b      	ldrh	r3, [r3, #0]
 8002880:	461a      	mov	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800288a:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	691b      	ldr	r3, [r3, #16]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d103      	bne.n	800289c <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	3302      	adds	r3, #2
 8002898:	60bb      	str	r3, [r7, #8]
 800289a:	e017      	b.n	80028cc <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	3301      	adds	r3, #1
 80028a0:	60bb      	str	r3, [r7, #8]
 80028a2:	e013      	b.n	80028cc <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	9300      	str	r3, [sp, #0]
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	2200      	movs	r2, #0
 80028ac:	2180      	movs	r1, #128	; 0x80
 80028ae:	68f8      	ldr	r0, [r7, #12]
 80028b0:	f000 f829 	bl	8002906 <UART_WaitOnFlagUntilTimeout>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e01f      	b.n	80028fe <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	1c5a      	adds	r2, r3, #1
 80028c2:	60ba      	str	r2, [r7, #8]
 80028c4:	781a      	ldrb	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1b7      	bne.n	8002846 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	2200      	movs	r2, #0
 80028de:	2140      	movs	r1, #64	; 0x40
 80028e0:	68f8      	ldr	r0, [r7, #12]
 80028e2:	f000 f810 	bl	8002906 <UART_WaitOnFlagUntilTimeout>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e006      	b.n	80028fe <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2220      	movs	r2, #32
 80028f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80028f8:	2300      	movs	r3, #0
 80028fa:	e000      	b.n	80028fe <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80028fc:	2302      	movs	r3, #2
  }
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b084      	sub	sp, #16
 800290a:	af00      	add	r7, sp, #0
 800290c:	60f8      	str	r0, [r7, #12]
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	603b      	str	r3, [r7, #0]
 8002912:	4613      	mov	r3, r2
 8002914:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002916:	e02c      	b.n	8002972 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800291e:	d028      	beq.n	8002972 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d007      	beq.n	8002936 <UART_WaitOnFlagUntilTimeout+0x30>
 8002926:	f7fe fa01 	bl	8000d2c <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	429a      	cmp	r2, r3
 8002934:	d21d      	bcs.n	8002972 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68da      	ldr	r2, [r3, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002944:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	695a      	ldr	r2, [r3, #20]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 0201 	bic.w	r2, r2, #1
 8002954:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2220      	movs	r2, #32
 800295a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2220      	movs	r2, #32
 8002962:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e00f      	b.n	8002992 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	4013      	ands	r3, r2
 800297c:	68ba      	ldr	r2, [r7, #8]
 800297e:	429a      	cmp	r2, r3
 8002980:	bf0c      	ite	eq
 8002982:	2301      	moveq	r3, #1
 8002984:	2300      	movne	r3, #0
 8002986:	b2db      	uxtb	r3, r3
 8002988:	461a      	mov	r2, r3
 800298a:	79fb      	ldrb	r3, [r7, #7]
 800298c:	429a      	cmp	r2, r3
 800298e:	d0c3      	beq.n	8002918 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
	...

0800299c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800299c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029a0:	b085      	sub	sp, #20
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	68da      	ldr	r2, [r3, #12]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	431a      	orrs	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	431a      	orrs	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	69db      	ldr	r3, [r3, #28]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80029de:	f023 030c 	bic.w	r3, r3, #12
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6812      	ldr	r2, [r2, #0]
 80029e6:	68f9      	ldr	r1, [r7, #12]
 80029e8:	430b      	orrs	r3, r1
 80029ea:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	695b      	ldr	r3, [r3, #20]
 80029f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	699a      	ldr	r2, [r3, #24]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	430a      	orrs	r2, r1
 8002a00:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69db      	ldr	r3, [r3, #28]
 8002a06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a0a:	f040 818b 	bne.w	8002d24 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4ac1      	ldr	r2, [pc, #772]	; (8002d18 <UART_SetConfig+0x37c>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d005      	beq.n	8002a24 <UART_SetConfig+0x88>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4abf      	ldr	r2, [pc, #764]	; (8002d1c <UART_SetConfig+0x380>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	f040 80bd 	bne.w	8002b9e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a24:	f7ff f886 	bl	8001b34 <HAL_RCC_GetPCLK2Freq>
 8002a28:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	461d      	mov	r5, r3
 8002a2e:	f04f 0600 	mov.w	r6, #0
 8002a32:	46a8      	mov	r8, r5
 8002a34:	46b1      	mov	r9, r6
 8002a36:	eb18 0308 	adds.w	r3, r8, r8
 8002a3a:	eb49 0409 	adc.w	r4, r9, r9
 8002a3e:	4698      	mov	r8, r3
 8002a40:	46a1      	mov	r9, r4
 8002a42:	eb18 0805 	adds.w	r8, r8, r5
 8002a46:	eb49 0906 	adc.w	r9, r9, r6
 8002a4a:	f04f 0100 	mov.w	r1, #0
 8002a4e:	f04f 0200 	mov.w	r2, #0
 8002a52:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002a56:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002a5a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002a5e:	4688      	mov	r8, r1
 8002a60:	4691      	mov	r9, r2
 8002a62:	eb18 0005 	adds.w	r0, r8, r5
 8002a66:	eb49 0106 	adc.w	r1, r9, r6
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	461d      	mov	r5, r3
 8002a70:	f04f 0600 	mov.w	r6, #0
 8002a74:	196b      	adds	r3, r5, r5
 8002a76:	eb46 0406 	adc.w	r4, r6, r6
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	4623      	mov	r3, r4
 8002a7e:	f7fd fc07 	bl	8000290 <__aeabi_uldivmod>
 8002a82:	4603      	mov	r3, r0
 8002a84:	460c      	mov	r4, r1
 8002a86:	461a      	mov	r2, r3
 8002a88:	4ba5      	ldr	r3, [pc, #660]	; (8002d20 <UART_SetConfig+0x384>)
 8002a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8002a8e:	095b      	lsrs	r3, r3, #5
 8002a90:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	461d      	mov	r5, r3
 8002a98:	f04f 0600 	mov.w	r6, #0
 8002a9c:	46a9      	mov	r9, r5
 8002a9e:	46b2      	mov	sl, r6
 8002aa0:	eb19 0309 	adds.w	r3, r9, r9
 8002aa4:	eb4a 040a 	adc.w	r4, sl, sl
 8002aa8:	4699      	mov	r9, r3
 8002aaa:	46a2      	mov	sl, r4
 8002aac:	eb19 0905 	adds.w	r9, r9, r5
 8002ab0:	eb4a 0a06 	adc.w	sl, sl, r6
 8002ab4:	f04f 0100 	mov.w	r1, #0
 8002ab8:	f04f 0200 	mov.w	r2, #0
 8002abc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ac0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ac4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002ac8:	4689      	mov	r9, r1
 8002aca:	4692      	mov	sl, r2
 8002acc:	eb19 0005 	adds.w	r0, r9, r5
 8002ad0:	eb4a 0106 	adc.w	r1, sl, r6
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	461d      	mov	r5, r3
 8002ada:	f04f 0600 	mov.w	r6, #0
 8002ade:	196b      	adds	r3, r5, r5
 8002ae0:	eb46 0406 	adc.w	r4, r6, r6
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4623      	mov	r3, r4
 8002ae8:	f7fd fbd2 	bl	8000290 <__aeabi_uldivmod>
 8002aec:	4603      	mov	r3, r0
 8002aee:	460c      	mov	r4, r1
 8002af0:	461a      	mov	r2, r3
 8002af2:	4b8b      	ldr	r3, [pc, #556]	; (8002d20 <UART_SetConfig+0x384>)
 8002af4:	fba3 1302 	umull	r1, r3, r3, r2
 8002af8:	095b      	lsrs	r3, r3, #5
 8002afa:	2164      	movs	r1, #100	; 0x64
 8002afc:	fb01 f303 	mul.w	r3, r1, r3
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	3332      	adds	r3, #50	; 0x32
 8002b06:	4a86      	ldr	r2, [pc, #536]	; (8002d20 <UART_SetConfig+0x384>)
 8002b08:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0c:	095b      	lsrs	r3, r3, #5
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b14:	4498      	add	r8, r3
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	461d      	mov	r5, r3
 8002b1a:	f04f 0600 	mov.w	r6, #0
 8002b1e:	46a9      	mov	r9, r5
 8002b20:	46b2      	mov	sl, r6
 8002b22:	eb19 0309 	adds.w	r3, r9, r9
 8002b26:	eb4a 040a 	adc.w	r4, sl, sl
 8002b2a:	4699      	mov	r9, r3
 8002b2c:	46a2      	mov	sl, r4
 8002b2e:	eb19 0905 	adds.w	r9, r9, r5
 8002b32:	eb4a 0a06 	adc.w	sl, sl, r6
 8002b36:	f04f 0100 	mov.w	r1, #0
 8002b3a:	f04f 0200 	mov.w	r2, #0
 8002b3e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b42:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002b46:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002b4a:	4689      	mov	r9, r1
 8002b4c:	4692      	mov	sl, r2
 8002b4e:	eb19 0005 	adds.w	r0, r9, r5
 8002b52:	eb4a 0106 	adc.w	r1, sl, r6
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	461d      	mov	r5, r3
 8002b5c:	f04f 0600 	mov.w	r6, #0
 8002b60:	196b      	adds	r3, r5, r5
 8002b62:	eb46 0406 	adc.w	r4, r6, r6
 8002b66:	461a      	mov	r2, r3
 8002b68:	4623      	mov	r3, r4
 8002b6a:	f7fd fb91 	bl	8000290 <__aeabi_uldivmod>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	460c      	mov	r4, r1
 8002b72:	461a      	mov	r2, r3
 8002b74:	4b6a      	ldr	r3, [pc, #424]	; (8002d20 <UART_SetConfig+0x384>)
 8002b76:	fba3 1302 	umull	r1, r3, r3, r2
 8002b7a:	095b      	lsrs	r3, r3, #5
 8002b7c:	2164      	movs	r1, #100	; 0x64
 8002b7e:	fb01 f303 	mul.w	r3, r1, r3
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	00db      	lsls	r3, r3, #3
 8002b86:	3332      	adds	r3, #50	; 0x32
 8002b88:	4a65      	ldr	r2, [pc, #404]	; (8002d20 <UART_SetConfig+0x384>)
 8002b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8e:	095b      	lsrs	r3, r3, #5
 8002b90:	f003 0207 	and.w	r2, r3, #7
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4442      	add	r2, r8
 8002b9a:	609a      	str	r2, [r3, #8]
 8002b9c:	e26f      	b.n	800307e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002b9e:	f7fe ffb5 	bl	8001b0c <HAL_RCC_GetPCLK1Freq>
 8002ba2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	461d      	mov	r5, r3
 8002ba8:	f04f 0600 	mov.w	r6, #0
 8002bac:	46a8      	mov	r8, r5
 8002bae:	46b1      	mov	r9, r6
 8002bb0:	eb18 0308 	adds.w	r3, r8, r8
 8002bb4:	eb49 0409 	adc.w	r4, r9, r9
 8002bb8:	4698      	mov	r8, r3
 8002bba:	46a1      	mov	r9, r4
 8002bbc:	eb18 0805 	adds.w	r8, r8, r5
 8002bc0:	eb49 0906 	adc.w	r9, r9, r6
 8002bc4:	f04f 0100 	mov.w	r1, #0
 8002bc8:	f04f 0200 	mov.w	r2, #0
 8002bcc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002bd0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002bd4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002bd8:	4688      	mov	r8, r1
 8002bda:	4691      	mov	r9, r2
 8002bdc:	eb18 0005 	adds.w	r0, r8, r5
 8002be0:	eb49 0106 	adc.w	r1, r9, r6
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	461d      	mov	r5, r3
 8002bea:	f04f 0600 	mov.w	r6, #0
 8002bee:	196b      	adds	r3, r5, r5
 8002bf0:	eb46 0406 	adc.w	r4, r6, r6
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	4623      	mov	r3, r4
 8002bf8:	f7fd fb4a 	bl	8000290 <__aeabi_uldivmod>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	460c      	mov	r4, r1
 8002c00:	461a      	mov	r2, r3
 8002c02:	4b47      	ldr	r3, [pc, #284]	; (8002d20 <UART_SetConfig+0x384>)
 8002c04:	fba3 2302 	umull	r2, r3, r3, r2
 8002c08:	095b      	lsrs	r3, r3, #5
 8002c0a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	461d      	mov	r5, r3
 8002c12:	f04f 0600 	mov.w	r6, #0
 8002c16:	46a9      	mov	r9, r5
 8002c18:	46b2      	mov	sl, r6
 8002c1a:	eb19 0309 	adds.w	r3, r9, r9
 8002c1e:	eb4a 040a 	adc.w	r4, sl, sl
 8002c22:	4699      	mov	r9, r3
 8002c24:	46a2      	mov	sl, r4
 8002c26:	eb19 0905 	adds.w	r9, r9, r5
 8002c2a:	eb4a 0a06 	adc.w	sl, sl, r6
 8002c2e:	f04f 0100 	mov.w	r1, #0
 8002c32:	f04f 0200 	mov.w	r2, #0
 8002c36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c3a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002c3e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002c42:	4689      	mov	r9, r1
 8002c44:	4692      	mov	sl, r2
 8002c46:	eb19 0005 	adds.w	r0, r9, r5
 8002c4a:	eb4a 0106 	adc.w	r1, sl, r6
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	461d      	mov	r5, r3
 8002c54:	f04f 0600 	mov.w	r6, #0
 8002c58:	196b      	adds	r3, r5, r5
 8002c5a:	eb46 0406 	adc.w	r4, r6, r6
 8002c5e:	461a      	mov	r2, r3
 8002c60:	4623      	mov	r3, r4
 8002c62:	f7fd fb15 	bl	8000290 <__aeabi_uldivmod>
 8002c66:	4603      	mov	r3, r0
 8002c68:	460c      	mov	r4, r1
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	4b2c      	ldr	r3, [pc, #176]	; (8002d20 <UART_SetConfig+0x384>)
 8002c6e:	fba3 1302 	umull	r1, r3, r3, r2
 8002c72:	095b      	lsrs	r3, r3, #5
 8002c74:	2164      	movs	r1, #100	; 0x64
 8002c76:	fb01 f303 	mul.w	r3, r1, r3
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	00db      	lsls	r3, r3, #3
 8002c7e:	3332      	adds	r3, #50	; 0x32
 8002c80:	4a27      	ldr	r2, [pc, #156]	; (8002d20 <UART_SetConfig+0x384>)
 8002c82:	fba2 2303 	umull	r2, r3, r2, r3
 8002c86:	095b      	lsrs	r3, r3, #5
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002c8e:	4498      	add	r8, r3
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	461d      	mov	r5, r3
 8002c94:	f04f 0600 	mov.w	r6, #0
 8002c98:	46a9      	mov	r9, r5
 8002c9a:	46b2      	mov	sl, r6
 8002c9c:	eb19 0309 	adds.w	r3, r9, r9
 8002ca0:	eb4a 040a 	adc.w	r4, sl, sl
 8002ca4:	4699      	mov	r9, r3
 8002ca6:	46a2      	mov	sl, r4
 8002ca8:	eb19 0905 	adds.w	r9, r9, r5
 8002cac:	eb4a 0a06 	adc.w	sl, sl, r6
 8002cb0:	f04f 0100 	mov.w	r1, #0
 8002cb4:	f04f 0200 	mov.w	r2, #0
 8002cb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002cbc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002cc0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002cc4:	4689      	mov	r9, r1
 8002cc6:	4692      	mov	sl, r2
 8002cc8:	eb19 0005 	adds.w	r0, r9, r5
 8002ccc:	eb4a 0106 	adc.w	r1, sl, r6
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	461d      	mov	r5, r3
 8002cd6:	f04f 0600 	mov.w	r6, #0
 8002cda:	196b      	adds	r3, r5, r5
 8002cdc:	eb46 0406 	adc.w	r4, r6, r6
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	4623      	mov	r3, r4
 8002ce4:	f7fd fad4 	bl	8000290 <__aeabi_uldivmod>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	460c      	mov	r4, r1
 8002cec:	461a      	mov	r2, r3
 8002cee:	4b0c      	ldr	r3, [pc, #48]	; (8002d20 <UART_SetConfig+0x384>)
 8002cf0:	fba3 1302 	umull	r1, r3, r3, r2
 8002cf4:	095b      	lsrs	r3, r3, #5
 8002cf6:	2164      	movs	r1, #100	; 0x64
 8002cf8:	fb01 f303 	mul.w	r3, r1, r3
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	00db      	lsls	r3, r3, #3
 8002d00:	3332      	adds	r3, #50	; 0x32
 8002d02:	4a07      	ldr	r2, [pc, #28]	; (8002d20 <UART_SetConfig+0x384>)
 8002d04:	fba2 2303 	umull	r2, r3, r2, r3
 8002d08:	095b      	lsrs	r3, r3, #5
 8002d0a:	f003 0207 	and.w	r2, r3, #7
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4442      	add	r2, r8
 8002d14:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002d16:	e1b2      	b.n	800307e <UART_SetConfig+0x6e2>
 8002d18:	40011000 	.word	0x40011000
 8002d1c:	40011400 	.word	0x40011400
 8002d20:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4ad7      	ldr	r2, [pc, #860]	; (8003088 <UART_SetConfig+0x6ec>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d005      	beq.n	8002d3a <UART_SetConfig+0x39e>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4ad6      	ldr	r2, [pc, #856]	; (800308c <UART_SetConfig+0x6f0>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	f040 80d1 	bne.w	8002edc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d3a:	f7fe fefb 	bl	8001b34 <HAL_RCC_GetPCLK2Freq>
 8002d3e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	469a      	mov	sl, r3
 8002d44:	f04f 0b00 	mov.w	fp, #0
 8002d48:	46d0      	mov	r8, sl
 8002d4a:	46d9      	mov	r9, fp
 8002d4c:	eb18 0308 	adds.w	r3, r8, r8
 8002d50:	eb49 0409 	adc.w	r4, r9, r9
 8002d54:	4698      	mov	r8, r3
 8002d56:	46a1      	mov	r9, r4
 8002d58:	eb18 080a 	adds.w	r8, r8, sl
 8002d5c:	eb49 090b 	adc.w	r9, r9, fp
 8002d60:	f04f 0100 	mov.w	r1, #0
 8002d64:	f04f 0200 	mov.w	r2, #0
 8002d68:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d6c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d70:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d74:	4688      	mov	r8, r1
 8002d76:	4691      	mov	r9, r2
 8002d78:	eb1a 0508 	adds.w	r5, sl, r8
 8002d7c:	eb4b 0609 	adc.w	r6, fp, r9
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	4619      	mov	r1, r3
 8002d86:	f04f 0200 	mov.w	r2, #0
 8002d8a:	f04f 0300 	mov.w	r3, #0
 8002d8e:	f04f 0400 	mov.w	r4, #0
 8002d92:	0094      	lsls	r4, r2, #2
 8002d94:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002d98:	008b      	lsls	r3, r1, #2
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	4623      	mov	r3, r4
 8002d9e:	4628      	mov	r0, r5
 8002da0:	4631      	mov	r1, r6
 8002da2:	f7fd fa75 	bl	8000290 <__aeabi_uldivmod>
 8002da6:	4603      	mov	r3, r0
 8002da8:	460c      	mov	r4, r1
 8002daa:	461a      	mov	r2, r3
 8002dac:	4bb8      	ldr	r3, [pc, #736]	; (8003090 <UART_SetConfig+0x6f4>)
 8002dae:	fba3 2302 	umull	r2, r3, r3, r2
 8002db2:	095b      	lsrs	r3, r3, #5
 8002db4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	469b      	mov	fp, r3
 8002dbc:	f04f 0c00 	mov.w	ip, #0
 8002dc0:	46d9      	mov	r9, fp
 8002dc2:	46e2      	mov	sl, ip
 8002dc4:	eb19 0309 	adds.w	r3, r9, r9
 8002dc8:	eb4a 040a 	adc.w	r4, sl, sl
 8002dcc:	4699      	mov	r9, r3
 8002dce:	46a2      	mov	sl, r4
 8002dd0:	eb19 090b 	adds.w	r9, r9, fp
 8002dd4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002dd8:	f04f 0100 	mov.w	r1, #0
 8002ddc:	f04f 0200 	mov.w	r2, #0
 8002de0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002de4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002de8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002dec:	4689      	mov	r9, r1
 8002dee:	4692      	mov	sl, r2
 8002df0:	eb1b 0509 	adds.w	r5, fp, r9
 8002df4:	eb4c 060a 	adc.w	r6, ip, sl
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	f04f 0200 	mov.w	r2, #0
 8002e02:	f04f 0300 	mov.w	r3, #0
 8002e06:	f04f 0400 	mov.w	r4, #0
 8002e0a:	0094      	lsls	r4, r2, #2
 8002e0c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002e10:	008b      	lsls	r3, r1, #2
 8002e12:	461a      	mov	r2, r3
 8002e14:	4623      	mov	r3, r4
 8002e16:	4628      	mov	r0, r5
 8002e18:	4631      	mov	r1, r6
 8002e1a:	f7fd fa39 	bl	8000290 <__aeabi_uldivmod>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	460c      	mov	r4, r1
 8002e22:	461a      	mov	r2, r3
 8002e24:	4b9a      	ldr	r3, [pc, #616]	; (8003090 <UART_SetConfig+0x6f4>)
 8002e26:	fba3 1302 	umull	r1, r3, r3, r2
 8002e2a:	095b      	lsrs	r3, r3, #5
 8002e2c:	2164      	movs	r1, #100	; 0x64
 8002e2e:	fb01 f303 	mul.w	r3, r1, r3
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	011b      	lsls	r3, r3, #4
 8002e36:	3332      	adds	r3, #50	; 0x32
 8002e38:	4a95      	ldr	r2, [pc, #596]	; (8003090 <UART_SetConfig+0x6f4>)
 8002e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3e:	095b      	lsrs	r3, r3, #5
 8002e40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e44:	4498      	add	r8, r3
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	469b      	mov	fp, r3
 8002e4a:	f04f 0c00 	mov.w	ip, #0
 8002e4e:	46d9      	mov	r9, fp
 8002e50:	46e2      	mov	sl, ip
 8002e52:	eb19 0309 	adds.w	r3, r9, r9
 8002e56:	eb4a 040a 	adc.w	r4, sl, sl
 8002e5a:	4699      	mov	r9, r3
 8002e5c:	46a2      	mov	sl, r4
 8002e5e:	eb19 090b 	adds.w	r9, r9, fp
 8002e62:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002e66:	f04f 0100 	mov.w	r1, #0
 8002e6a:	f04f 0200 	mov.w	r2, #0
 8002e6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e72:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e76:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e7a:	4689      	mov	r9, r1
 8002e7c:	4692      	mov	sl, r2
 8002e7e:	eb1b 0509 	adds.w	r5, fp, r9
 8002e82:	eb4c 060a 	adc.w	r6, ip, sl
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	f04f 0200 	mov.w	r2, #0
 8002e90:	f04f 0300 	mov.w	r3, #0
 8002e94:	f04f 0400 	mov.w	r4, #0
 8002e98:	0094      	lsls	r4, r2, #2
 8002e9a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002e9e:	008b      	lsls	r3, r1, #2
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4623      	mov	r3, r4
 8002ea4:	4628      	mov	r0, r5
 8002ea6:	4631      	mov	r1, r6
 8002ea8:	f7fd f9f2 	bl	8000290 <__aeabi_uldivmod>
 8002eac:	4603      	mov	r3, r0
 8002eae:	460c      	mov	r4, r1
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	4b77      	ldr	r3, [pc, #476]	; (8003090 <UART_SetConfig+0x6f4>)
 8002eb4:	fba3 1302 	umull	r1, r3, r3, r2
 8002eb8:	095b      	lsrs	r3, r3, #5
 8002eba:	2164      	movs	r1, #100	; 0x64
 8002ebc:	fb01 f303 	mul.w	r3, r1, r3
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	011b      	lsls	r3, r3, #4
 8002ec4:	3332      	adds	r3, #50	; 0x32
 8002ec6:	4a72      	ldr	r2, [pc, #456]	; (8003090 <UART_SetConfig+0x6f4>)
 8002ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ecc:	095b      	lsrs	r3, r3, #5
 8002ece:	f003 020f 	and.w	r2, r3, #15
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4442      	add	r2, r8
 8002ed8:	609a      	str	r2, [r3, #8]
 8002eda:	e0d0      	b.n	800307e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002edc:	f7fe fe16 	bl	8001b0c <HAL_RCC_GetPCLK1Freq>
 8002ee0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	469a      	mov	sl, r3
 8002ee6:	f04f 0b00 	mov.w	fp, #0
 8002eea:	46d0      	mov	r8, sl
 8002eec:	46d9      	mov	r9, fp
 8002eee:	eb18 0308 	adds.w	r3, r8, r8
 8002ef2:	eb49 0409 	adc.w	r4, r9, r9
 8002ef6:	4698      	mov	r8, r3
 8002ef8:	46a1      	mov	r9, r4
 8002efa:	eb18 080a 	adds.w	r8, r8, sl
 8002efe:	eb49 090b 	adc.w	r9, r9, fp
 8002f02:	f04f 0100 	mov.w	r1, #0
 8002f06:	f04f 0200 	mov.w	r2, #0
 8002f0a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002f0e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002f12:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002f16:	4688      	mov	r8, r1
 8002f18:	4691      	mov	r9, r2
 8002f1a:	eb1a 0508 	adds.w	r5, sl, r8
 8002f1e:	eb4b 0609 	adc.w	r6, fp, r9
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	4619      	mov	r1, r3
 8002f28:	f04f 0200 	mov.w	r2, #0
 8002f2c:	f04f 0300 	mov.w	r3, #0
 8002f30:	f04f 0400 	mov.w	r4, #0
 8002f34:	0094      	lsls	r4, r2, #2
 8002f36:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002f3a:	008b      	lsls	r3, r1, #2
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	4623      	mov	r3, r4
 8002f40:	4628      	mov	r0, r5
 8002f42:	4631      	mov	r1, r6
 8002f44:	f7fd f9a4 	bl	8000290 <__aeabi_uldivmod>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	460c      	mov	r4, r1
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	4b50      	ldr	r3, [pc, #320]	; (8003090 <UART_SetConfig+0x6f4>)
 8002f50:	fba3 2302 	umull	r2, r3, r3, r2
 8002f54:	095b      	lsrs	r3, r3, #5
 8002f56:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	469b      	mov	fp, r3
 8002f5e:	f04f 0c00 	mov.w	ip, #0
 8002f62:	46d9      	mov	r9, fp
 8002f64:	46e2      	mov	sl, ip
 8002f66:	eb19 0309 	adds.w	r3, r9, r9
 8002f6a:	eb4a 040a 	adc.w	r4, sl, sl
 8002f6e:	4699      	mov	r9, r3
 8002f70:	46a2      	mov	sl, r4
 8002f72:	eb19 090b 	adds.w	r9, r9, fp
 8002f76:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002f7a:	f04f 0100 	mov.w	r1, #0
 8002f7e:	f04f 0200 	mov.w	r2, #0
 8002f82:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f86:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f8a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f8e:	4689      	mov	r9, r1
 8002f90:	4692      	mov	sl, r2
 8002f92:	eb1b 0509 	adds.w	r5, fp, r9
 8002f96:	eb4c 060a 	adc.w	r6, ip, sl
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	f04f 0200 	mov.w	r2, #0
 8002fa4:	f04f 0300 	mov.w	r3, #0
 8002fa8:	f04f 0400 	mov.w	r4, #0
 8002fac:	0094      	lsls	r4, r2, #2
 8002fae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002fb2:	008b      	lsls	r3, r1, #2
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	4623      	mov	r3, r4
 8002fb8:	4628      	mov	r0, r5
 8002fba:	4631      	mov	r1, r6
 8002fbc:	f7fd f968 	bl	8000290 <__aeabi_uldivmod>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	460c      	mov	r4, r1
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	4b32      	ldr	r3, [pc, #200]	; (8003090 <UART_SetConfig+0x6f4>)
 8002fc8:	fba3 1302 	umull	r1, r3, r3, r2
 8002fcc:	095b      	lsrs	r3, r3, #5
 8002fce:	2164      	movs	r1, #100	; 0x64
 8002fd0:	fb01 f303 	mul.w	r3, r1, r3
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	3332      	adds	r3, #50	; 0x32
 8002fda:	4a2d      	ldr	r2, [pc, #180]	; (8003090 <UART_SetConfig+0x6f4>)
 8002fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe0:	095b      	lsrs	r3, r3, #5
 8002fe2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fe6:	4498      	add	r8, r3
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	469b      	mov	fp, r3
 8002fec:	f04f 0c00 	mov.w	ip, #0
 8002ff0:	46d9      	mov	r9, fp
 8002ff2:	46e2      	mov	sl, ip
 8002ff4:	eb19 0309 	adds.w	r3, r9, r9
 8002ff8:	eb4a 040a 	adc.w	r4, sl, sl
 8002ffc:	4699      	mov	r9, r3
 8002ffe:	46a2      	mov	sl, r4
 8003000:	eb19 090b 	adds.w	r9, r9, fp
 8003004:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003008:	f04f 0100 	mov.w	r1, #0
 800300c:	f04f 0200 	mov.w	r2, #0
 8003010:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003014:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003018:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800301c:	4689      	mov	r9, r1
 800301e:	4692      	mov	sl, r2
 8003020:	eb1b 0509 	adds.w	r5, fp, r9
 8003024:	eb4c 060a 	adc.w	r6, ip, sl
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	4619      	mov	r1, r3
 800302e:	f04f 0200 	mov.w	r2, #0
 8003032:	f04f 0300 	mov.w	r3, #0
 8003036:	f04f 0400 	mov.w	r4, #0
 800303a:	0094      	lsls	r4, r2, #2
 800303c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003040:	008b      	lsls	r3, r1, #2
 8003042:	461a      	mov	r2, r3
 8003044:	4623      	mov	r3, r4
 8003046:	4628      	mov	r0, r5
 8003048:	4631      	mov	r1, r6
 800304a:	f7fd f921 	bl	8000290 <__aeabi_uldivmod>
 800304e:	4603      	mov	r3, r0
 8003050:	460c      	mov	r4, r1
 8003052:	461a      	mov	r2, r3
 8003054:	4b0e      	ldr	r3, [pc, #56]	; (8003090 <UART_SetConfig+0x6f4>)
 8003056:	fba3 1302 	umull	r1, r3, r3, r2
 800305a:	095b      	lsrs	r3, r3, #5
 800305c:	2164      	movs	r1, #100	; 0x64
 800305e:	fb01 f303 	mul.w	r3, r1, r3
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	011b      	lsls	r3, r3, #4
 8003066:	3332      	adds	r3, #50	; 0x32
 8003068:	4a09      	ldr	r2, [pc, #36]	; (8003090 <UART_SetConfig+0x6f4>)
 800306a:	fba2 2303 	umull	r2, r3, r2, r3
 800306e:	095b      	lsrs	r3, r3, #5
 8003070:	f003 020f 	and.w	r2, r3, #15
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4442      	add	r2, r8
 800307a:	609a      	str	r2, [r3, #8]
}
 800307c:	e7ff      	b.n	800307e <UART_SetConfig+0x6e2>
 800307e:	bf00      	nop
 8003080:	3714      	adds	r7, #20
 8003082:	46bd      	mov	sp, r7
 8003084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003088:	40011000 	.word	0x40011000
 800308c:	40011400 	.word	0x40011400
 8003090:	51eb851f 	.word	0x51eb851f

08003094 <__errno>:
 8003094:	4b01      	ldr	r3, [pc, #4]	; (800309c <__errno+0x8>)
 8003096:	6818      	ldr	r0, [r3, #0]
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	2000000c 	.word	0x2000000c

080030a0 <__libc_init_array>:
 80030a0:	b570      	push	{r4, r5, r6, lr}
 80030a2:	4e0d      	ldr	r6, [pc, #52]	; (80030d8 <__libc_init_array+0x38>)
 80030a4:	4c0d      	ldr	r4, [pc, #52]	; (80030dc <__libc_init_array+0x3c>)
 80030a6:	1ba4      	subs	r4, r4, r6
 80030a8:	10a4      	asrs	r4, r4, #2
 80030aa:	2500      	movs	r5, #0
 80030ac:	42a5      	cmp	r5, r4
 80030ae:	d109      	bne.n	80030c4 <__libc_init_array+0x24>
 80030b0:	4e0b      	ldr	r6, [pc, #44]	; (80030e0 <__libc_init_array+0x40>)
 80030b2:	4c0c      	ldr	r4, [pc, #48]	; (80030e4 <__libc_init_array+0x44>)
 80030b4:	f000 fc26 	bl	8003904 <_init>
 80030b8:	1ba4      	subs	r4, r4, r6
 80030ba:	10a4      	asrs	r4, r4, #2
 80030bc:	2500      	movs	r5, #0
 80030be:	42a5      	cmp	r5, r4
 80030c0:	d105      	bne.n	80030ce <__libc_init_array+0x2e>
 80030c2:	bd70      	pop	{r4, r5, r6, pc}
 80030c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80030c8:	4798      	blx	r3
 80030ca:	3501      	adds	r5, #1
 80030cc:	e7ee      	b.n	80030ac <__libc_init_array+0xc>
 80030ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80030d2:	4798      	blx	r3
 80030d4:	3501      	adds	r5, #1
 80030d6:	e7f2      	b.n	80030be <__libc_init_array+0x1e>
 80030d8:	080039b8 	.word	0x080039b8
 80030dc:	080039b8 	.word	0x080039b8
 80030e0:	080039b8 	.word	0x080039b8
 80030e4:	080039bc 	.word	0x080039bc

080030e8 <memset>:
 80030e8:	4402      	add	r2, r0
 80030ea:	4603      	mov	r3, r0
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d100      	bne.n	80030f2 <memset+0xa>
 80030f0:	4770      	bx	lr
 80030f2:	f803 1b01 	strb.w	r1, [r3], #1
 80030f6:	e7f9      	b.n	80030ec <memset+0x4>

080030f8 <siprintf>:
 80030f8:	b40e      	push	{r1, r2, r3}
 80030fa:	b500      	push	{lr}
 80030fc:	b09c      	sub	sp, #112	; 0x70
 80030fe:	ab1d      	add	r3, sp, #116	; 0x74
 8003100:	9002      	str	r0, [sp, #8]
 8003102:	9006      	str	r0, [sp, #24]
 8003104:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003108:	4809      	ldr	r0, [pc, #36]	; (8003130 <siprintf+0x38>)
 800310a:	9107      	str	r1, [sp, #28]
 800310c:	9104      	str	r1, [sp, #16]
 800310e:	4909      	ldr	r1, [pc, #36]	; (8003134 <siprintf+0x3c>)
 8003110:	f853 2b04 	ldr.w	r2, [r3], #4
 8003114:	9105      	str	r1, [sp, #20]
 8003116:	6800      	ldr	r0, [r0, #0]
 8003118:	9301      	str	r3, [sp, #4]
 800311a:	a902      	add	r1, sp, #8
 800311c:	f000 f866 	bl	80031ec <_svfiprintf_r>
 8003120:	9b02      	ldr	r3, [sp, #8]
 8003122:	2200      	movs	r2, #0
 8003124:	701a      	strb	r2, [r3, #0]
 8003126:	b01c      	add	sp, #112	; 0x70
 8003128:	f85d eb04 	ldr.w	lr, [sp], #4
 800312c:	b003      	add	sp, #12
 800312e:	4770      	bx	lr
 8003130:	2000000c 	.word	0x2000000c
 8003134:	ffff0208 	.word	0xffff0208

08003138 <__ssputs_r>:
 8003138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800313c:	688e      	ldr	r6, [r1, #8]
 800313e:	429e      	cmp	r6, r3
 8003140:	4682      	mov	sl, r0
 8003142:	460c      	mov	r4, r1
 8003144:	4690      	mov	r8, r2
 8003146:	4699      	mov	r9, r3
 8003148:	d837      	bhi.n	80031ba <__ssputs_r+0x82>
 800314a:	898a      	ldrh	r2, [r1, #12]
 800314c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003150:	d031      	beq.n	80031b6 <__ssputs_r+0x7e>
 8003152:	6825      	ldr	r5, [r4, #0]
 8003154:	6909      	ldr	r1, [r1, #16]
 8003156:	1a6f      	subs	r7, r5, r1
 8003158:	6965      	ldr	r5, [r4, #20]
 800315a:	2302      	movs	r3, #2
 800315c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003160:	fb95 f5f3 	sdiv	r5, r5, r3
 8003164:	f109 0301 	add.w	r3, r9, #1
 8003168:	443b      	add	r3, r7
 800316a:	429d      	cmp	r5, r3
 800316c:	bf38      	it	cc
 800316e:	461d      	movcc	r5, r3
 8003170:	0553      	lsls	r3, r2, #21
 8003172:	d530      	bpl.n	80031d6 <__ssputs_r+0x9e>
 8003174:	4629      	mov	r1, r5
 8003176:	f000 fb2b 	bl	80037d0 <_malloc_r>
 800317a:	4606      	mov	r6, r0
 800317c:	b950      	cbnz	r0, 8003194 <__ssputs_r+0x5c>
 800317e:	230c      	movs	r3, #12
 8003180:	f8ca 3000 	str.w	r3, [sl]
 8003184:	89a3      	ldrh	r3, [r4, #12]
 8003186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800318a:	81a3      	strh	r3, [r4, #12]
 800318c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003194:	463a      	mov	r2, r7
 8003196:	6921      	ldr	r1, [r4, #16]
 8003198:	f000 faa8 	bl	80036ec <memcpy>
 800319c:	89a3      	ldrh	r3, [r4, #12]
 800319e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80031a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031a6:	81a3      	strh	r3, [r4, #12]
 80031a8:	6126      	str	r6, [r4, #16]
 80031aa:	6165      	str	r5, [r4, #20]
 80031ac:	443e      	add	r6, r7
 80031ae:	1bed      	subs	r5, r5, r7
 80031b0:	6026      	str	r6, [r4, #0]
 80031b2:	60a5      	str	r5, [r4, #8]
 80031b4:	464e      	mov	r6, r9
 80031b6:	454e      	cmp	r6, r9
 80031b8:	d900      	bls.n	80031bc <__ssputs_r+0x84>
 80031ba:	464e      	mov	r6, r9
 80031bc:	4632      	mov	r2, r6
 80031be:	4641      	mov	r1, r8
 80031c0:	6820      	ldr	r0, [r4, #0]
 80031c2:	f000 fa9e 	bl	8003702 <memmove>
 80031c6:	68a3      	ldr	r3, [r4, #8]
 80031c8:	1b9b      	subs	r3, r3, r6
 80031ca:	60a3      	str	r3, [r4, #8]
 80031cc:	6823      	ldr	r3, [r4, #0]
 80031ce:	441e      	add	r6, r3
 80031d0:	6026      	str	r6, [r4, #0]
 80031d2:	2000      	movs	r0, #0
 80031d4:	e7dc      	b.n	8003190 <__ssputs_r+0x58>
 80031d6:	462a      	mov	r2, r5
 80031d8:	f000 fb54 	bl	8003884 <_realloc_r>
 80031dc:	4606      	mov	r6, r0
 80031de:	2800      	cmp	r0, #0
 80031e0:	d1e2      	bne.n	80031a8 <__ssputs_r+0x70>
 80031e2:	6921      	ldr	r1, [r4, #16]
 80031e4:	4650      	mov	r0, sl
 80031e6:	f000 faa5 	bl	8003734 <_free_r>
 80031ea:	e7c8      	b.n	800317e <__ssputs_r+0x46>

080031ec <_svfiprintf_r>:
 80031ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031f0:	461d      	mov	r5, r3
 80031f2:	898b      	ldrh	r3, [r1, #12]
 80031f4:	061f      	lsls	r7, r3, #24
 80031f6:	b09d      	sub	sp, #116	; 0x74
 80031f8:	4680      	mov	r8, r0
 80031fa:	460c      	mov	r4, r1
 80031fc:	4616      	mov	r6, r2
 80031fe:	d50f      	bpl.n	8003220 <_svfiprintf_r+0x34>
 8003200:	690b      	ldr	r3, [r1, #16]
 8003202:	b96b      	cbnz	r3, 8003220 <_svfiprintf_r+0x34>
 8003204:	2140      	movs	r1, #64	; 0x40
 8003206:	f000 fae3 	bl	80037d0 <_malloc_r>
 800320a:	6020      	str	r0, [r4, #0]
 800320c:	6120      	str	r0, [r4, #16]
 800320e:	b928      	cbnz	r0, 800321c <_svfiprintf_r+0x30>
 8003210:	230c      	movs	r3, #12
 8003212:	f8c8 3000 	str.w	r3, [r8]
 8003216:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800321a:	e0c8      	b.n	80033ae <_svfiprintf_r+0x1c2>
 800321c:	2340      	movs	r3, #64	; 0x40
 800321e:	6163      	str	r3, [r4, #20]
 8003220:	2300      	movs	r3, #0
 8003222:	9309      	str	r3, [sp, #36]	; 0x24
 8003224:	2320      	movs	r3, #32
 8003226:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800322a:	2330      	movs	r3, #48	; 0x30
 800322c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003230:	9503      	str	r5, [sp, #12]
 8003232:	f04f 0b01 	mov.w	fp, #1
 8003236:	4637      	mov	r7, r6
 8003238:	463d      	mov	r5, r7
 800323a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800323e:	b10b      	cbz	r3, 8003244 <_svfiprintf_r+0x58>
 8003240:	2b25      	cmp	r3, #37	; 0x25
 8003242:	d13e      	bne.n	80032c2 <_svfiprintf_r+0xd6>
 8003244:	ebb7 0a06 	subs.w	sl, r7, r6
 8003248:	d00b      	beq.n	8003262 <_svfiprintf_r+0x76>
 800324a:	4653      	mov	r3, sl
 800324c:	4632      	mov	r2, r6
 800324e:	4621      	mov	r1, r4
 8003250:	4640      	mov	r0, r8
 8003252:	f7ff ff71 	bl	8003138 <__ssputs_r>
 8003256:	3001      	adds	r0, #1
 8003258:	f000 80a4 	beq.w	80033a4 <_svfiprintf_r+0x1b8>
 800325c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800325e:	4453      	add	r3, sl
 8003260:	9309      	str	r3, [sp, #36]	; 0x24
 8003262:	783b      	ldrb	r3, [r7, #0]
 8003264:	2b00      	cmp	r3, #0
 8003266:	f000 809d 	beq.w	80033a4 <_svfiprintf_r+0x1b8>
 800326a:	2300      	movs	r3, #0
 800326c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003270:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003274:	9304      	str	r3, [sp, #16]
 8003276:	9307      	str	r3, [sp, #28]
 8003278:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800327c:	931a      	str	r3, [sp, #104]	; 0x68
 800327e:	462f      	mov	r7, r5
 8003280:	2205      	movs	r2, #5
 8003282:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003286:	4850      	ldr	r0, [pc, #320]	; (80033c8 <_svfiprintf_r+0x1dc>)
 8003288:	f7fc ffb2 	bl	80001f0 <memchr>
 800328c:	9b04      	ldr	r3, [sp, #16]
 800328e:	b9d0      	cbnz	r0, 80032c6 <_svfiprintf_r+0xda>
 8003290:	06d9      	lsls	r1, r3, #27
 8003292:	bf44      	itt	mi
 8003294:	2220      	movmi	r2, #32
 8003296:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800329a:	071a      	lsls	r2, r3, #28
 800329c:	bf44      	itt	mi
 800329e:	222b      	movmi	r2, #43	; 0x2b
 80032a0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80032a4:	782a      	ldrb	r2, [r5, #0]
 80032a6:	2a2a      	cmp	r2, #42	; 0x2a
 80032a8:	d015      	beq.n	80032d6 <_svfiprintf_r+0xea>
 80032aa:	9a07      	ldr	r2, [sp, #28]
 80032ac:	462f      	mov	r7, r5
 80032ae:	2000      	movs	r0, #0
 80032b0:	250a      	movs	r5, #10
 80032b2:	4639      	mov	r1, r7
 80032b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032b8:	3b30      	subs	r3, #48	; 0x30
 80032ba:	2b09      	cmp	r3, #9
 80032bc:	d94d      	bls.n	800335a <_svfiprintf_r+0x16e>
 80032be:	b1b8      	cbz	r0, 80032f0 <_svfiprintf_r+0x104>
 80032c0:	e00f      	b.n	80032e2 <_svfiprintf_r+0xf6>
 80032c2:	462f      	mov	r7, r5
 80032c4:	e7b8      	b.n	8003238 <_svfiprintf_r+0x4c>
 80032c6:	4a40      	ldr	r2, [pc, #256]	; (80033c8 <_svfiprintf_r+0x1dc>)
 80032c8:	1a80      	subs	r0, r0, r2
 80032ca:	fa0b f000 	lsl.w	r0, fp, r0
 80032ce:	4318      	orrs	r0, r3
 80032d0:	9004      	str	r0, [sp, #16]
 80032d2:	463d      	mov	r5, r7
 80032d4:	e7d3      	b.n	800327e <_svfiprintf_r+0x92>
 80032d6:	9a03      	ldr	r2, [sp, #12]
 80032d8:	1d11      	adds	r1, r2, #4
 80032da:	6812      	ldr	r2, [r2, #0]
 80032dc:	9103      	str	r1, [sp, #12]
 80032de:	2a00      	cmp	r2, #0
 80032e0:	db01      	blt.n	80032e6 <_svfiprintf_r+0xfa>
 80032e2:	9207      	str	r2, [sp, #28]
 80032e4:	e004      	b.n	80032f0 <_svfiprintf_r+0x104>
 80032e6:	4252      	negs	r2, r2
 80032e8:	f043 0302 	orr.w	r3, r3, #2
 80032ec:	9207      	str	r2, [sp, #28]
 80032ee:	9304      	str	r3, [sp, #16]
 80032f0:	783b      	ldrb	r3, [r7, #0]
 80032f2:	2b2e      	cmp	r3, #46	; 0x2e
 80032f4:	d10c      	bne.n	8003310 <_svfiprintf_r+0x124>
 80032f6:	787b      	ldrb	r3, [r7, #1]
 80032f8:	2b2a      	cmp	r3, #42	; 0x2a
 80032fa:	d133      	bne.n	8003364 <_svfiprintf_r+0x178>
 80032fc:	9b03      	ldr	r3, [sp, #12]
 80032fe:	1d1a      	adds	r2, r3, #4
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	9203      	str	r2, [sp, #12]
 8003304:	2b00      	cmp	r3, #0
 8003306:	bfb8      	it	lt
 8003308:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800330c:	3702      	adds	r7, #2
 800330e:	9305      	str	r3, [sp, #20]
 8003310:	4d2e      	ldr	r5, [pc, #184]	; (80033cc <_svfiprintf_r+0x1e0>)
 8003312:	7839      	ldrb	r1, [r7, #0]
 8003314:	2203      	movs	r2, #3
 8003316:	4628      	mov	r0, r5
 8003318:	f7fc ff6a 	bl	80001f0 <memchr>
 800331c:	b138      	cbz	r0, 800332e <_svfiprintf_r+0x142>
 800331e:	2340      	movs	r3, #64	; 0x40
 8003320:	1b40      	subs	r0, r0, r5
 8003322:	fa03 f000 	lsl.w	r0, r3, r0
 8003326:	9b04      	ldr	r3, [sp, #16]
 8003328:	4303      	orrs	r3, r0
 800332a:	3701      	adds	r7, #1
 800332c:	9304      	str	r3, [sp, #16]
 800332e:	7839      	ldrb	r1, [r7, #0]
 8003330:	4827      	ldr	r0, [pc, #156]	; (80033d0 <_svfiprintf_r+0x1e4>)
 8003332:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003336:	2206      	movs	r2, #6
 8003338:	1c7e      	adds	r6, r7, #1
 800333a:	f7fc ff59 	bl	80001f0 <memchr>
 800333e:	2800      	cmp	r0, #0
 8003340:	d038      	beq.n	80033b4 <_svfiprintf_r+0x1c8>
 8003342:	4b24      	ldr	r3, [pc, #144]	; (80033d4 <_svfiprintf_r+0x1e8>)
 8003344:	bb13      	cbnz	r3, 800338c <_svfiprintf_r+0x1a0>
 8003346:	9b03      	ldr	r3, [sp, #12]
 8003348:	3307      	adds	r3, #7
 800334a:	f023 0307 	bic.w	r3, r3, #7
 800334e:	3308      	adds	r3, #8
 8003350:	9303      	str	r3, [sp, #12]
 8003352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003354:	444b      	add	r3, r9
 8003356:	9309      	str	r3, [sp, #36]	; 0x24
 8003358:	e76d      	b.n	8003236 <_svfiprintf_r+0x4a>
 800335a:	fb05 3202 	mla	r2, r5, r2, r3
 800335e:	2001      	movs	r0, #1
 8003360:	460f      	mov	r7, r1
 8003362:	e7a6      	b.n	80032b2 <_svfiprintf_r+0xc6>
 8003364:	2300      	movs	r3, #0
 8003366:	3701      	adds	r7, #1
 8003368:	9305      	str	r3, [sp, #20]
 800336a:	4619      	mov	r1, r3
 800336c:	250a      	movs	r5, #10
 800336e:	4638      	mov	r0, r7
 8003370:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003374:	3a30      	subs	r2, #48	; 0x30
 8003376:	2a09      	cmp	r2, #9
 8003378:	d903      	bls.n	8003382 <_svfiprintf_r+0x196>
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0c8      	beq.n	8003310 <_svfiprintf_r+0x124>
 800337e:	9105      	str	r1, [sp, #20]
 8003380:	e7c6      	b.n	8003310 <_svfiprintf_r+0x124>
 8003382:	fb05 2101 	mla	r1, r5, r1, r2
 8003386:	2301      	movs	r3, #1
 8003388:	4607      	mov	r7, r0
 800338a:	e7f0      	b.n	800336e <_svfiprintf_r+0x182>
 800338c:	ab03      	add	r3, sp, #12
 800338e:	9300      	str	r3, [sp, #0]
 8003390:	4622      	mov	r2, r4
 8003392:	4b11      	ldr	r3, [pc, #68]	; (80033d8 <_svfiprintf_r+0x1ec>)
 8003394:	a904      	add	r1, sp, #16
 8003396:	4640      	mov	r0, r8
 8003398:	f3af 8000 	nop.w
 800339c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80033a0:	4681      	mov	r9, r0
 80033a2:	d1d6      	bne.n	8003352 <_svfiprintf_r+0x166>
 80033a4:	89a3      	ldrh	r3, [r4, #12]
 80033a6:	065b      	lsls	r3, r3, #25
 80033a8:	f53f af35 	bmi.w	8003216 <_svfiprintf_r+0x2a>
 80033ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80033ae:	b01d      	add	sp, #116	; 0x74
 80033b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033b4:	ab03      	add	r3, sp, #12
 80033b6:	9300      	str	r3, [sp, #0]
 80033b8:	4622      	mov	r2, r4
 80033ba:	4b07      	ldr	r3, [pc, #28]	; (80033d8 <_svfiprintf_r+0x1ec>)
 80033bc:	a904      	add	r1, sp, #16
 80033be:	4640      	mov	r0, r8
 80033c0:	f000 f882 	bl	80034c8 <_printf_i>
 80033c4:	e7ea      	b.n	800339c <_svfiprintf_r+0x1b0>
 80033c6:	bf00      	nop
 80033c8:	0800397c 	.word	0x0800397c
 80033cc:	08003982 	.word	0x08003982
 80033d0:	08003986 	.word	0x08003986
 80033d4:	00000000 	.word	0x00000000
 80033d8:	08003139 	.word	0x08003139

080033dc <_printf_common>:
 80033dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033e0:	4691      	mov	r9, r2
 80033e2:	461f      	mov	r7, r3
 80033e4:	688a      	ldr	r2, [r1, #8]
 80033e6:	690b      	ldr	r3, [r1, #16]
 80033e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80033ec:	4293      	cmp	r3, r2
 80033ee:	bfb8      	it	lt
 80033f0:	4613      	movlt	r3, r2
 80033f2:	f8c9 3000 	str.w	r3, [r9]
 80033f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80033fa:	4606      	mov	r6, r0
 80033fc:	460c      	mov	r4, r1
 80033fe:	b112      	cbz	r2, 8003406 <_printf_common+0x2a>
 8003400:	3301      	adds	r3, #1
 8003402:	f8c9 3000 	str.w	r3, [r9]
 8003406:	6823      	ldr	r3, [r4, #0]
 8003408:	0699      	lsls	r1, r3, #26
 800340a:	bf42      	ittt	mi
 800340c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003410:	3302      	addmi	r3, #2
 8003412:	f8c9 3000 	strmi.w	r3, [r9]
 8003416:	6825      	ldr	r5, [r4, #0]
 8003418:	f015 0506 	ands.w	r5, r5, #6
 800341c:	d107      	bne.n	800342e <_printf_common+0x52>
 800341e:	f104 0a19 	add.w	sl, r4, #25
 8003422:	68e3      	ldr	r3, [r4, #12]
 8003424:	f8d9 2000 	ldr.w	r2, [r9]
 8003428:	1a9b      	subs	r3, r3, r2
 800342a:	42ab      	cmp	r3, r5
 800342c:	dc28      	bgt.n	8003480 <_printf_common+0xa4>
 800342e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003432:	6822      	ldr	r2, [r4, #0]
 8003434:	3300      	adds	r3, #0
 8003436:	bf18      	it	ne
 8003438:	2301      	movne	r3, #1
 800343a:	0692      	lsls	r2, r2, #26
 800343c:	d42d      	bmi.n	800349a <_printf_common+0xbe>
 800343e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003442:	4639      	mov	r1, r7
 8003444:	4630      	mov	r0, r6
 8003446:	47c0      	blx	r8
 8003448:	3001      	adds	r0, #1
 800344a:	d020      	beq.n	800348e <_printf_common+0xb2>
 800344c:	6823      	ldr	r3, [r4, #0]
 800344e:	68e5      	ldr	r5, [r4, #12]
 8003450:	f8d9 2000 	ldr.w	r2, [r9]
 8003454:	f003 0306 	and.w	r3, r3, #6
 8003458:	2b04      	cmp	r3, #4
 800345a:	bf08      	it	eq
 800345c:	1aad      	subeq	r5, r5, r2
 800345e:	68a3      	ldr	r3, [r4, #8]
 8003460:	6922      	ldr	r2, [r4, #16]
 8003462:	bf0c      	ite	eq
 8003464:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003468:	2500      	movne	r5, #0
 800346a:	4293      	cmp	r3, r2
 800346c:	bfc4      	itt	gt
 800346e:	1a9b      	subgt	r3, r3, r2
 8003470:	18ed      	addgt	r5, r5, r3
 8003472:	f04f 0900 	mov.w	r9, #0
 8003476:	341a      	adds	r4, #26
 8003478:	454d      	cmp	r5, r9
 800347a:	d11a      	bne.n	80034b2 <_printf_common+0xd6>
 800347c:	2000      	movs	r0, #0
 800347e:	e008      	b.n	8003492 <_printf_common+0xb6>
 8003480:	2301      	movs	r3, #1
 8003482:	4652      	mov	r2, sl
 8003484:	4639      	mov	r1, r7
 8003486:	4630      	mov	r0, r6
 8003488:	47c0      	blx	r8
 800348a:	3001      	adds	r0, #1
 800348c:	d103      	bne.n	8003496 <_printf_common+0xba>
 800348e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003496:	3501      	adds	r5, #1
 8003498:	e7c3      	b.n	8003422 <_printf_common+0x46>
 800349a:	18e1      	adds	r1, r4, r3
 800349c:	1c5a      	adds	r2, r3, #1
 800349e:	2030      	movs	r0, #48	; 0x30
 80034a0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80034a4:	4422      	add	r2, r4
 80034a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80034aa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80034ae:	3302      	adds	r3, #2
 80034b0:	e7c5      	b.n	800343e <_printf_common+0x62>
 80034b2:	2301      	movs	r3, #1
 80034b4:	4622      	mov	r2, r4
 80034b6:	4639      	mov	r1, r7
 80034b8:	4630      	mov	r0, r6
 80034ba:	47c0      	blx	r8
 80034bc:	3001      	adds	r0, #1
 80034be:	d0e6      	beq.n	800348e <_printf_common+0xb2>
 80034c0:	f109 0901 	add.w	r9, r9, #1
 80034c4:	e7d8      	b.n	8003478 <_printf_common+0x9c>
	...

080034c8 <_printf_i>:
 80034c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80034cc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80034d0:	460c      	mov	r4, r1
 80034d2:	7e09      	ldrb	r1, [r1, #24]
 80034d4:	b085      	sub	sp, #20
 80034d6:	296e      	cmp	r1, #110	; 0x6e
 80034d8:	4617      	mov	r7, r2
 80034da:	4606      	mov	r6, r0
 80034dc:	4698      	mov	r8, r3
 80034de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80034e0:	f000 80b3 	beq.w	800364a <_printf_i+0x182>
 80034e4:	d822      	bhi.n	800352c <_printf_i+0x64>
 80034e6:	2963      	cmp	r1, #99	; 0x63
 80034e8:	d036      	beq.n	8003558 <_printf_i+0x90>
 80034ea:	d80a      	bhi.n	8003502 <_printf_i+0x3a>
 80034ec:	2900      	cmp	r1, #0
 80034ee:	f000 80b9 	beq.w	8003664 <_printf_i+0x19c>
 80034f2:	2958      	cmp	r1, #88	; 0x58
 80034f4:	f000 8083 	beq.w	80035fe <_printf_i+0x136>
 80034f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034fc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003500:	e032      	b.n	8003568 <_printf_i+0xa0>
 8003502:	2964      	cmp	r1, #100	; 0x64
 8003504:	d001      	beq.n	800350a <_printf_i+0x42>
 8003506:	2969      	cmp	r1, #105	; 0x69
 8003508:	d1f6      	bne.n	80034f8 <_printf_i+0x30>
 800350a:	6820      	ldr	r0, [r4, #0]
 800350c:	6813      	ldr	r3, [r2, #0]
 800350e:	0605      	lsls	r5, r0, #24
 8003510:	f103 0104 	add.w	r1, r3, #4
 8003514:	d52a      	bpl.n	800356c <_printf_i+0xa4>
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	6011      	str	r1, [r2, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	da03      	bge.n	8003526 <_printf_i+0x5e>
 800351e:	222d      	movs	r2, #45	; 0x2d
 8003520:	425b      	negs	r3, r3
 8003522:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003526:	486f      	ldr	r0, [pc, #444]	; (80036e4 <_printf_i+0x21c>)
 8003528:	220a      	movs	r2, #10
 800352a:	e039      	b.n	80035a0 <_printf_i+0xd8>
 800352c:	2973      	cmp	r1, #115	; 0x73
 800352e:	f000 809d 	beq.w	800366c <_printf_i+0x1a4>
 8003532:	d808      	bhi.n	8003546 <_printf_i+0x7e>
 8003534:	296f      	cmp	r1, #111	; 0x6f
 8003536:	d020      	beq.n	800357a <_printf_i+0xb2>
 8003538:	2970      	cmp	r1, #112	; 0x70
 800353a:	d1dd      	bne.n	80034f8 <_printf_i+0x30>
 800353c:	6823      	ldr	r3, [r4, #0]
 800353e:	f043 0320 	orr.w	r3, r3, #32
 8003542:	6023      	str	r3, [r4, #0]
 8003544:	e003      	b.n	800354e <_printf_i+0x86>
 8003546:	2975      	cmp	r1, #117	; 0x75
 8003548:	d017      	beq.n	800357a <_printf_i+0xb2>
 800354a:	2978      	cmp	r1, #120	; 0x78
 800354c:	d1d4      	bne.n	80034f8 <_printf_i+0x30>
 800354e:	2378      	movs	r3, #120	; 0x78
 8003550:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003554:	4864      	ldr	r0, [pc, #400]	; (80036e8 <_printf_i+0x220>)
 8003556:	e055      	b.n	8003604 <_printf_i+0x13c>
 8003558:	6813      	ldr	r3, [r2, #0]
 800355a:	1d19      	adds	r1, r3, #4
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6011      	str	r1, [r2, #0]
 8003560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003564:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003568:	2301      	movs	r3, #1
 800356a:	e08c      	b.n	8003686 <_printf_i+0x1be>
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6011      	str	r1, [r2, #0]
 8003570:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003574:	bf18      	it	ne
 8003576:	b21b      	sxthne	r3, r3
 8003578:	e7cf      	b.n	800351a <_printf_i+0x52>
 800357a:	6813      	ldr	r3, [r2, #0]
 800357c:	6825      	ldr	r5, [r4, #0]
 800357e:	1d18      	adds	r0, r3, #4
 8003580:	6010      	str	r0, [r2, #0]
 8003582:	0628      	lsls	r0, r5, #24
 8003584:	d501      	bpl.n	800358a <_printf_i+0xc2>
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	e002      	b.n	8003590 <_printf_i+0xc8>
 800358a:	0668      	lsls	r0, r5, #25
 800358c:	d5fb      	bpl.n	8003586 <_printf_i+0xbe>
 800358e:	881b      	ldrh	r3, [r3, #0]
 8003590:	4854      	ldr	r0, [pc, #336]	; (80036e4 <_printf_i+0x21c>)
 8003592:	296f      	cmp	r1, #111	; 0x6f
 8003594:	bf14      	ite	ne
 8003596:	220a      	movne	r2, #10
 8003598:	2208      	moveq	r2, #8
 800359a:	2100      	movs	r1, #0
 800359c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80035a0:	6865      	ldr	r5, [r4, #4]
 80035a2:	60a5      	str	r5, [r4, #8]
 80035a4:	2d00      	cmp	r5, #0
 80035a6:	f2c0 8095 	blt.w	80036d4 <_printf_i+0x20c>
 80035aa:	6821      	ldr	r1, [r4, #0]
 80035ac:	f021 0104 	bic.w	r1, r1, #4
 80035b0:	6021      	str	r1, [r4, #0]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d13d      	bne.n	8003632 <_printf_i+0x16a>
 80035b6:	2d00      	cmp	r5, #0
 80035b8:	f040 808e 	bne.w	80036d8 <_printf_i+0x210>
 80035bc:	4665      	mov	r5, ip
 80035be:	2a08      	cmp	r2, #8
 80035c0:	d10b      	bne.n	80035da <_printf_i+0x112>
 80035c2:	6823      	ldr	r3, [r4, #0]
 80035c4:	07db      	lsls	r3, r3, #31
 80035c6:	d508      	bpl.n	80035da <_printf_i+0x112>
 80035c8:	6923      	ldr	r3, [r4, #16]
 80035ca:	6862      	ldr	r2, [r4, #4]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	bfde      	ittt	le
 80035d0:	2330      	movle	r3, #48	; 0x30
 80035d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80035d6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80035da:	ebac 0305 	sub.w	r3, ip, r5
 80035de:	6123      	str	r3, [r4, #16]
 80035e0:	f8cd 8000 	str.w	r8, [sp]
 80035e4:	463b      	mov	r3, r7
 80035e6:	aa03      	add	r2, sp, #12
 80035e8:	4621      	mov	r1, r4
 80035ea:	4630      	mov	r0, r6
 80035ec:	f7ff fef6 	bl	80033dc <_printf_common>
 80035f0:	3001      	adds	r0, #1
 80035f2:	d14d      	bne.n	8003690 <_printf_i+0x1c8>
 80035f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80035f8:	b005      	add	sp, #20
 80035fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035fe:	4839      	ldr	r0, [pc, #228]	; (80036e4 <_printf_i+0x21c>)
 8003600:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003604:	6813      	ldr	r3, [r2, #0]
 8003606:	6821      	ldr	r1, [r4, #0]
 8003608:	1d1d      	adds	r5, r3, #4
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6015      	str	r5, [r2, #0]
 800360e:	060a      	lsls	r2, r1, #24
 8003610:	d50b      	bpl.n	800362a <_printf_i+0x162>
 8003612:	07ca      	lsls	r2, r1, #31
 8003614:	bf44      	itt	mi
 8003616:	f041 0120 	orrmi.w	r1, r1, #32
 800361a:	6021      	strmi	r1, [r4, #0]
 800361c:	b91b      	cbnz	r3, 8003626 <_printf_i+0x15e>
 800361e:	6822      	ldr	r2, [r4, #0]
 8003620:	f022 0220 	bic.w	r2, r2, #32
 8003624:	6022      	str	r2, [r4, #0]
 8003626:	2210      	movs	r2, #16
 8003628:	e7b7      	b.n	800359a <_printf_i+0xd2>
 800362a:	064d      	lsls	r5, r1, #25
 800362c:	bf48      	it	mi
 800362e:	b29b      	uxthmi	r3, r3
 8003630:	e7ef      	b.n	8003612 <_printf_i+0x14a>
 8003632:	4665      	mov	r5, ip
 8003634:	fbb3 f1f2 	udiv	r1, r3, r2
 8003638:	fb02 3311 	mls	r3, r2, r1, r3
 800363c:	5cc3      	ldrb	r3, [r0, r3]
 800363e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003642:	460b      	mov	r3, r1
 8003644:	2900      	cmp	r1, #0
 8003646:	d1f5      	bne.n	8003634 <_printf_i+0x16c>
 8003648:	e7b9      	b.n	80035be <_printf_i+0xf6>
 800364a:	6813      	ldr	r3, [r2, #0]
 800364c:	6825      	ldr	r5, [r4, #0]
 800364e:	6961      	ldr	r1, [r4, #20]
 8003650:	1d18      	adds	r0, r3, #4
 8003652:	6010      	str	r0, [r2, #0]
 8003654:	0628      	lsls	r0, r5, #24
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	d501      	bpl.n	800365e <_printf_i+0x196>
 800365a:	6019      	str	r1, [r3, #0]
 800365c:	e002      	b.n	8003664 <_printf_i+0x19c>
 800365e:	066a      	lsls	r2, r5, #25
 8003660:	d5fb      	bpl.n	800365a <_printf_i+0x192>
 8003662:	8019      	strh	r1, [r3, #0]
 8003664:	2300      	movs	r3, #0
 8003666:	6123      	str	r3, [r4, #16]
 8003668:	4665      	mov	r5, ip
 800366a:	e7b9      	b.n	80035e0 <_printf_i+0x118>
 800366c:	6813      	ldr	r3, [r2, #0]
 800366e:	1d19      	adds	r1, r3, #4
 8003670:	6011      	str	r1, [r2, #0]
 8003672:	681d      	ldr	r5, [r3, #0]
 8003674:	6862      	ldr	r2, [r4, #4]
 8003676:	2100      	movs	r1, #0
 8003678:	4628      	mov	r0, r5
 800367a:	f7fc fdb9 	bl	80001f0 <memchr>
 800367e:	b108      	cbz	r0, 8003684 <_printf_i+0x1bc>
 8003680:	1b40      	subs	r0, r0, r5
 8003682:	6060      	str	r0, [r4, #4]
 8003684:	6863      	ldr	r3, [r4, #4]
 8003686:	6123      	str	r3, [r4, #16]
 8003688:	2300      	movs	r3, #0
 800368a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800368e:	e7a7      	b.n	80035e0 <_printf_i+0x118>
 8003690:	6923      	ldr	r3, [r4, #16]
 8003692:	462a      	mov	r2, r5
 8003694:	4639      	mov	r1, r7
 8003696:	4630      	mov	r0, r6
 8003698:	47c0      	blx	r8
 800369a:	3001      	adds	r0, #1
 800369c:	d0aa      	beq.n	80035f4 <_printf_i+0x12c>
 800369e:	6823      	ldr	r3, [r4, #0]
 80036a0:	079b      	lsls	r3, r3, #30
 80036a2:	d413      	bmi.n	80036cc <_printf_i+0x204>
 80036a4:	68e0      	ldr	r0, [r4, #12]
 80036a6:	9b03      	ldr	r3, [sp, #12]
 80036a8:	4298      	cmp	r0, r3
 80036aa:	bfb8      	it	lt
 80036ac:	4618      	movlt	r0, r3
 80036ae:	e7a3      	b.n	80035f8 <_printf_i+0x130>
 80036b0:	2301      	movs	r3, #1
 80036b2:	464a      	mov	r2, r9
 80036b4:	4639      	mov	r1, r7
 80036b6:	4630      	mov	r0, r6
 80036b8:	47c0      	blx	r8
 80036ba:	3001      	adds	r0, #1
 80036bc:	d09a      	beq.n	80035f4 <_printf_i+0x12c>
 80036be:	3501      	adds	r5, #1
 80036c0:	68e3      	ldr	r3, [r4, #12]
 80036c2:	9a03      	ldr	r2, [sp, #12]
 80036c4:	1a9b      	subs	r3, r3, r2
 80036c6:	42ab      	cmp	r3, r5
 80036c8:	dcf2      	bgt.n	80036b0 <_printf_i+0x1e8>
 80036ca:	e7eb      	b.n	80036a4 <_printf_i+0x1dc>
 80036cc:	2500      	movs	r5, #0
 80036ce:	f104 0919 	add.w	r9, r4, #25
 80036d2:	e7f5      	b.n	80036c0 <_printf_i+0x1f8>
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1ac      	bne.n	8003632 <_printf_i+0x16a>
 80036d8:	7803      	ldrb	r3, [r0, #0]
 80036da:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036e2:	e76c      	b.n	80035be <_printf_i+0xf6>
 80036e4:	0800398d 	.word	0x0800398d
 80036e8:	0800399e 	.word	0x0800399e

080036ec <memcpy>:
 80036ec:	b510      	push	{r4, lr}
 80036ee:	1e43      	subs	r3, r0, #1
 80036f0:	440a      	add	r2, r1
 80036f2:	4291      	cmp	r1, r2
 80036f4:	d100      	bne.n	80036f8 <memcpy+0xc>
 80036f6:	bd10      	pop	{r4, pc}
 80036f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003700:	e7f7      	b.n	80036f2 <memcpy+0x6>

08003702 <memmove>:
 8003702:	4288      	cmp	r0, r1
 8003704:	b510      	push	{r4, lr}
 8003706:	eb01 0302 	add.w	r3, r1, r2
 800370a:	d807      	bhi.n	800371c <memmove+0x1a>
 800370c:	1e42      	subs	r2, r0, #1
 800370e:	4299      	cmp	r1, r3
 8003710:	d00a      	beq.n	8003728 <memmove+0x26>
 8003712:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003716:	f802 4f01 	strb.w	r4, [r2, #1]!
 800371a:	e7f8      	b.n	800370e <memmove+0xc>
 800371c:	4283      	cmp	r3, r0
 800371e:	d9f5      	bls.n	800370c <memmove+0xa>
 8003720:	1881      	adds	r1, r0, r2
 8003722:	1ad2      	subs	r2, r2, r3
 8003724:	42d3      	cmn	r3, r2
 8003726:	d100      	bne.n	800372a <memmove+0x28>
 8003728:	bd10      	pop	{r4, pc}
 800372a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800372e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003732:	e7f7      	b.n	8003724 <memmove+0x22>

08003734 <_free_r>:
 8003734:	b538      	push	{r3, r4, r5, lr}
 8003736:	4605      	mov	r5, r0
 8003738:	2900      	cmp	r1, #0
 800373a:	d045      	beq.n	80037c8 <_free_r+0x94>
 800373c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003740:	1f0c      	subs	r4, r1, #4
 8003742:	2b00      	cmp	r3, #0
 8003744:	bfb8      	it	lt
 8003746:	18e4      	addlt	r4, r4, r3
 8003748:	f000 f8d2 	bl	80038f0 <__malloc_lock>
 800374c:	4a1f      	ldr	r2, [pc, #124]	; (80037cc <_free_r+0x98>)
 800374e:	6813      	ldr	r3, [r2, #0]
 8003750:	4610      	mov	r0, r2
 8003752:	b933      	cbnz	r3, 8003762 <_free_r+0x2e>
 8003754:	6063      	str	r3, [r4, #4]
 8003756:	6014      	str	r4, [r2, #0]
 8003758:	4628      	mov	r0, r5
 800375a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800375e:	f000 b8c8 	b.w	80038f2 <__malloc_unlock>
 8003762:	42a3      	cmp	r3, r4
 8003764:	d90c      	bls.n	8003780 <_free_r+0x4c>
 8003766:	6821      	ldr	r1, [r4, #0]
 8003768:	1862      	adds	r2, r4, r1
 800376a:	4293      	cmp	r3, r2
 800376c:	bf04      	itt	eq
 800376e:	681a      	ldreq	r2, [r3, #0]
 8003770:	685b      	ldreq	r3, [r3, #4]
 8003772:	6063      	str	r3, [r4, #4]
 8003774:	bf04      	itt	eq
 8003776:	1852      	addeq	r2, r2, r1
 8003778:	6022      	streq	r2, [r4, #0]
 800377a:	6004      	str	r4, [r0, #0]
 800377c:	e7ec      	b.n	8003758 <_free_r+0x24>
 800377e:	4613      	mov	r3, r2
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	b10a      	cbz	r2, 8003788 <_free_r+0x54>
 8003784:	42a2      	cmp	r2, r4
 8003786:	d9fa      	bls.n	800377e <_free_r+0x4a>
 8003788:	6819      	ldr	r1, [r3, #0]
 800378a:	1858      	adds	r0, r3, r1
 800378c:	42a0      	cmp	r0, r4
 800378e:	d10b      	bne.n	80037a8 <_free_r+0x74>
 8003790:	6820      	ldr	r0, [r4, #0]
 8003792:	4401      	add	r1, r0
 8003794:	1858      	adds	r0, r3, r1
 8003796:	4282      	cmp	r2, r0
 8003798:	6019      	str	r1, [r3, #0]
 800379a:	d1dd      	bne.n	8003758 <_free_r+0x24>
 800379c:	6810      	ldr	r0, [r2, #0]
 800379e:	6852      	ldr	r2, [r2, #4]
 80037a0:	605a      	str	r2, [r3, #4]
 80037a2:	4401      	add	r1, r0
 80037a4:	6019      	str	r1, [r3, #0]
 80037a6:	e7d7      	b.n	8003758 <_free_r+0x24>
 80037a8:	d902      	bls.n	80037b0 <_free_r+0x7c>
 80037aa:	230c      	movs	r3, #12
 80037ac:	602b      	str	r3, [r5, #0]
 80037ae:	e7d3      	b.n	8003758 <_free_r+0x24>
 80037b0:	6820      	ldr	r0, [r4, #0]
 80037b2:	1821      	adds	r1, r4, r0
 80037b4:	428a      	cmp	r2, r1
 80037b6:	bf04      	itt	eq
 80037b8:	6811      	ldreq	r1, [r2, #0]
 80037ba:	6852      	ldreq	r2, [r2, #4]
 80037bc:	6062      	str	r2, [r4, #4]
 80037be:	bf04      	itt	eq
 80037c0:	1809      	addeq	r1, r1, r0
 80037c2:	6021      	streq	r1, [r4, #0]
 80037c4:	605c      	str	r4, [r3, #4]
 80037c6:	e7c7      	b.n	8003758 <_free_r+0x24>
 80037c8:	bd38      	pop	{r3, r4, r5, pc}
 80037ca:	bf00      	nop
 80037cc:	20000094 	.word	0x20000094

080037d0 <_malloc_r>:
 80037d0:	b570      	push	{r4, r5, r6, lr}
 80037d2:	1ccd      	adds	r5, r1, #3
 80037d4:	f025 0503 	bic.w	r5, r5, #3
 80037d8:	3508      	adds	r5, #8
 80037da:	2d0c      	cmp	r5, #12
 80037dc:	bf38      	it	cc
 80037de:	250c      	movcc	r5, #12
 80037e0:	2d00      	cmp	r5, #0
 80037e2:	4606      	mov	r6, r0
 80037e4:	db01      	blt.n	80037ea <_malloc_r+0x1a>
 80037e6:	42a9      	cmp	r1, r5
 80037e8:	d903      	bls.n	80037f2 <_malloc_r+0x22>
 80037ea:	230c      	movs	r3, #12
 80037ec:	6033      	str	r3, [r6, #0]
 80037ee:	2000      	movs	r0, #0
 80037f0:	bd70      	pop	{r4, r5, r6, pc}
 80037f2:	f000 f87d 	bl	80038f0 <__malloc_lock>
 80037f6:	4a21      	ldr	r2, [pc, #132]	; (800387c <_malloc_r+0xac>)
 80037f8:	6814      	ldr	r4, [r2, #0]
 80037fa:	4621      	mov	r1, r4
 80037fc:	b991      	cbnz	r1, 8003824 <_malloc_r+0x54>
 80037fe:	4c20      	ldr	r4, [pc, #128]	; (8003880 <_malloc_r+0xb0>)
 8003800:	6823      	ldr	r3, [r4, #0]
 8003802:	b91b      	cbnz	r3, 800380c <_malloc_r+0x3c>
 8003804:	4630      	mov	r0, r6
 8003806:	f000 f863 	bl	80038d0 <_sbrk_r>
 800380a:	6020      	str	r0, [r4, #0]
 800380c:	4629      	mov	r1, r5
 800380e:	4630      	mov	r0, r6
 8003810:	f000 f85e 	bl	80038d0 <_sbrk_r>
 8003814:	1c43      	adds	r3, r0, #1
 8003816:	d124      	bne.n	8003862 <_malloc_r+0x92>
 8003818:	230c      	movs	r3, #12
 800381a:	6033      	str	r3, [r6, #0]
 800381c:	4630      	mov	r0, r6
 800381e:	f000 f868 	bl	80038f2 <__malloc_unlock>
 8003822:	e7e4      	b.n	80037ee <_malloc_r+0x1e>
 8003824:	680b      	ldr	r3, [r1, #0]
 8003826:	1b5b      	subs	r3, r3, r5
 8003828:	d418      	bmi.n	800385c <_malloc_r+0x8c>
 800382a:	2b0b      	cmp	r3, #11
 800382c:	d90f      	bls.n	800384e <_malloc_r+0x7e>
 800382e:	600b      	str	r3, [r1, #0]
 8003830:	50cd      	str	r5, [r1, r3]
 8003832:	18cc      	adds	r4, r1, r3
 8003834:	4630      	mov	r0, r6
 8003836:	f000 f85c 	bl	80038f2 <__malloc_unlock>
 800383a:	f104 000b 	add.w	r0, r4, #11
 800383e:	1d23      	adds	r3, r4, #4
 8003840:	f020 0007 	bic.w	r0, r0, #7
 8003844:	1ac3      	subs	r3, r0, r3
 8003846:	d0d3      	beq.n	80037f0 <_malloc_r+0x20>
 8003848:	425a      	negs	r2, r3
 800384a:	50e2      	str	r2, [r4, r3]
 800384c:	e7d0      	b.n	80037f0 <_malloc_r+0x20>
 800384e:	428c      	cmp	r4, r1
 8003850:	684b      	ldr	r3, [r1, #4]
 8003852:	bf16      	itet	ne
 8003854:	6063      	strne	r3, [r4, #4]
 8003856:	6013      	streq	r3, [r2, #0]
 8003858:	460c      	movne	r4, r1
 800385a:	e7eb      	b.n	8003834 <_malloc_r+0x64>
 800385c:	460c      	mov	r4, r1
 800385e:	6849      	ldr	r1, [r1, #4]
 8003860:	e7cc      	b.n	80037fc <_malloc_r+0x2c>
 8003862:	1cc4      	adds	r4, r0, #3
 8003864:	f024 0403 	bic.w	r4, r4, #3
 8003868:	42a0      	cmp	r0, r4
 800386a:	d005      	beq.n	8003878 <_malloc_r+0xa8>
 800386c:	1a21      	subs	r1, r4, r0
 800386e:	4630      	mov	r0, r6
 8003870:	f000 f82e 	bl	80038d0 <_sbrk_r>
 8003874:	3001      	adds	r0, #1
 8003876:	d0cf      	beq.n	8003818 <_malloc_r+0x48>
 8003878:	6025      	str	r5, [r4, #0]
 800387a:	e7db      	b.n	8003834 <_malloc_r+0x64>
 800387c:	20000094 	.word	0x20000094
 8003880:	20000098 	.word	0x20000098

08003884 <_realloc_r>:
 8003884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003886:	4607      	mov	r7, r0
 8003888:	4614      	mov	r4, r2
 800388a:	460e      	mov	r6, r1
 800388c:	b921      	cbnz	r1, 8003898 <_realloc_r+0x14>
 800388e:	4611      	mov	r1, r2
 8003890:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003894:	f7ff bf9c 	b.w	80037d0 <_malloc_r>
 8003898:	b922      	cbnz	r2, 80038a4 <_realloc_r+0x20>
 800389a:	f7ff ff4b 	bl	8003734 <_free_r>
 800389e:	4625      	mov	r5, r4
 80038a0:	4628      	mov	r0, r5
 80038a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038a4:	f000 f826 	bl	80038f4 <_malloc_usable_size_r>
 80038a8:	42a0      	cmp	r0, r4
 80038aa:	d20f      	bcs.n	80038cc <_realloc_r+0x48>
 80038ac:	4621      	mov	r1, r4
 80038ae:	4638      	mov	r0, r7
 80038b0:	f7ff ff8e 	bl	80037d0 <_malloc_r>
 80038b4:	4605      	mov	r5, r0
 80038b6:	2800      	cmp	r0, #0
 80038b8:	d0f2      	beq.n	80038a0 <_realloc_r+0x1c>
 80038ba:	4631      	mov	r1, r6
 80038bc:	4622      	mov	r2, r4
 80038be:	f7ff ff15 	bl	80036ec <memcpy>
 80038c2:	4631      	mov	r1, r6
 80038c4:	4638      	mov	r0, r7
 80038c6:	f7ff ff35 	bl	8003734 <_free_r>
 80038ca:	e7e9      	b.n	80038a0 <_realloc_r+0x1c>
 80038cc:	4635      	mov	r5, r6
 80038ce:	e7e7      	b.n	80038a0 <_realloc_r+0x1c>

080038d0 <_sbrk_r>:
 80038d0:	b538      	push	{r3, r4, r5, lr}
 80038d2:	4c06      	ldr	r4, [pc, #24]	; (80038ec <_sbrk_r+0x1c>)
 80038d4:	2300      	movs	r3, #0
 80038d6:	4605      	mov	r5, r0
 80038d8:	4608      	mov	r0, r1
 80038da:	6023      	str	r3, [r4, #0]
 80038dc:	f7fd f94a 	bl	8000b74 <_sbrk>
 80038e0:	1c43      	adds	r3, r0, #1
 80038e2:	d102      	bne.n	80038ea <_sbrk_r+0x1a>
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	b103      	cbz	r3, 80038ea <_sbrk_r+0x1a>
 80038e8:	602b      	str	r3, [r5, #0]
 80038ea:	bd38      	pop	{r3, r4, r5, pc}
 80038ec:	20000960 	.word	0x20000960

080038f0 <__malloc_lock>:
 80038f0:	4770      	bx	lr

080038f2 <__malloc_unlock>:
 80038f2:	4770      	bx	lr

080038f4 <_malloc_usable_size_r>:
 80038f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038f8:	1f18      	subs	r0, r3, #4
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	bfbc      	itt	lt
 80038fe:	580b      	ldrlt	r3, [r1, r0]
 8003900:	18c0      	addlt	r0, r0, r3
 8003902:	4770      	bx	lr

08003904 <_init>:
 8003904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003906:	bf00      	nop
 8003908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800390a:	bc08      	pop	{r3}
 800390c:	469e      	mov	lr, r3
 800390e:	4770      	bx	lr

08003910 <_fini>:
 8003910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003912:	bf00      	nop
 8003914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003916:	bc08      	pop	{r3}
 8003918:	469e      	mov	lr, r3
 800391a:	4770      	bx	lr
