CLP:
1.If you didn’t change the default rule set, tool will automatically adjust the rule check. If the rule is not applicable for the current design, tool will not run it. 
2.CROSSING_OFF_TO_ON_ISO: Isolation cell fails OFF to ON check. ISO supply net is off too.
  CROSSING_OFF_TO_ON_LSH: Level shifter cell fails OFF to ON check. LS supply net is off too.
  CROSSING_OFF_TO_ON_NOLP: Invalid OFF to ON crossing. May miss ISO or LS.
  CROSSING_VOLTAGE_CONFLICT_NOLSH:Signal driver and receiver have incompatible voltages.
      a.Check both L->H an H->L.
  1801_LSH_NO_STRATEGY_LH_PATH_LSH:Level shifter strategy is not specified for low-to-high power or high-to-low ground state crossing, on a path that contains a level shifter cell.
  1801_LSH_NO_STRATEGY_HL_PATH_LSH:Level shifter strategy is not specified for high-to-low power or low-to-high ground state crossing, on a path that contains a level shifter cell.
  1801_LSH_NO_STRATEGY_LH/HL_PATH_NOLSH:Level shifter strategy is not specified for low-to-high power or high-to-low ground state crossing, on a path that does not contain any level shifter cell.
      a. Let high level signal through Always On domain, then connect it to OFF domain.
3.A supply net need connect to supply src and supply dst.
4.1801_SUPPLY_CSN_MISSING_FOR_MACRO: Macro cell supply pin does not have a connection specified explicitly in the power intent.
  connect_supply_net setting may be needed for these supply pins to drive the implementation and analysis.
  a.internal power: use current scope net.
  b.external power: use set_quivalent -nets, through pad.
5.Level Shifter no need control signal.

Power Anlysis:
1.Voltage is very important, current depend on capacity. We specify supply voltage srouce max current. res = wire res + instance res. If we apply coltage as instance require, normally it's will not overload.But if
  wire res too high, the instance voltage will drop. For example, one reg not ff, instance res is ulimit, so current is too slow. But if it ff, instance res is slow, and current will bigger and through instance. But
  the voltage source is contant.

Others:
芯片里面的地由于PAD寄生，bonding寄生电容电感，地不是那么强，特别是对于数字域来说，你想想数字里面全是时钟信号翻来翻去，那么快的瞬态变化，地没法完全吸收这些高频变化，导致地电位上很多小毛刺，这些小毛刺如果通过地线耦合到频率相对较低、抗躁较弱的模拟电路中会严重影响模拟电路的性能，所以数字地不干净，模拟电路要远离它，数字电源同理。
