[Configuration]

EmulatorType: pin
Benchmark: /home/mitesh/Documents/parsec-3.0/ext/splash2/apps/ocean_cp/inst/amd64-linux.gcc/bin/ocean_cp
Schedule: Thu Mar 07 17:02:18 NPT 2024

[Main Memory Configuration]
RAM frequency:800.0 MHz
Num Channels: 2
Num Ranks: 2
Num Banks: 8
Row Buffer Policy: OpenPage
Scheduling Policy: RankThenBankRoundRobin
Queuing Structure: PerRank

[Translator Statistics]

Java thread	=	0
Data Read	=	91641007 bytes
Number of micro-ops		=	70418700
Number of handled CISC instructions	=	46347850
Number of PIN CISC instructions	=	48105946
Static coverage		=	97.9847 %
Dynamic Coverage	=	96.3454 %


[Timing Statistics]

Total Cycles taken		=	117684048

Total IPC		=	         0.5984		in terms of micro-ops
Total IPC		=	         0.3938		in terms of CISC instructions

core		=	0
Pipeline: outOfOrder
instructions executed	=	70839064
cycles taken	=	117684048 cycles
IPC		=	         0.6019		in terms of micro-ops
IPC		=	         0.3938		in terms of CISC instructions
core frequency	=	3200 MHz
time taken	=	     36776.2650 microseconds

number of branches	=	2644158
number of mispredicted branches	=	18115
branch predictor accuracy	=	        99.3149 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Memory System Statistics]

[Per core statistics]

core		=	0
Memory Requests	=	19116085
Loads		=	16547341
Stores		=	2568744
LSQ forwardings	=	8265


iTLB[0] Hits	=	46347678
iTLB[0] Misses	=	23
iTLB[0] Accesses	=	46347701
iTLB[0] Hit-Rate	=	         1.0000
iTLB[0] Miss-Rate	=	         0.0000

dTLB[0] Hits	=	18969826
dTLB[0] Misses	=	146275
dTLB[0] Accesses	=	19116101
dTLB[0] Hit-Rate	=	         0.9923
dTLB[0] Miss-Rate	=	         0.0077

I1[0] Hits	=	46346958
I1[0] Misses	=	752
I1[0] Accesses	=	46347710
I1[0] Hit-Rate	=	0.9999838
I1[0] Miss-Rate	=	1.622518E-5
I1[0] AvgNumEventsInMSHR	=	0.0033
I1[0] AvgNumEventsInMSHREntry	=	0.4055


L1[0] Hits	=	9102812
L1[0] Misses	=	8500839
L1[0] Accesses	=	17603651
L1[0] Hit-Rate	=	0.51709795
L1[0] Miss-Rate	=	0.48290202
L1[0] AvgNumEventsInMSHR	=	11.7408
L1[0] AvgNumEventsInMSHREntry	=	2.5560


L2[0] Hits	=	1753206
L2[0] Misses	=	1594865
L2[0] Accesses	=	3348071
L2[0] Hit-Rate	=	0.5236466
L2[0] Miss-Rate	=	0.4763534
L2[0] AvgNumEventsInMSHR	=	2.3322
L2[0] AvgNumEventsInMSHREntry	=	0.8580

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Shared Caches]



L3[0] Hits	=	1432647
L3[0] Misses	=	175599
L3[0] Accesses	=	1608246
L3[0] Hit-Rate	=	0.89081335
L3[0] Miss-Rate	=	0.10918666
L3[0] AvgNumEventsInMSHR	=	0.6345
L3[0] AvgNumEventsInMSHREntry	=	0.7566


[Consolidated Stats For Caches]



L3 Hits	=	1432647
L3 Misses	=	175599
L3 Accesses	=	1608246
L3 Hit-Rate	=	0.89081335
L3 Miss-Rate	=	0.10918666
L3 AvgNumEventsInMSHR	=	0.6345
L3 AvgNumEventsInMSHREntry	=	0.7566


L2 Hits	=	1753206
L2 Misses	=	1594865
L2 Accesses	=	3348071
L2 Hit-Rate	=	0.5236466
L2 Miss-Rate	=	0.4763534
L2 AvgNumEventsInMSHR	=	2.3322
L2 AvgNumEventsInMSHREntry	=	0.8580


L1 Hits	=	9102812
L1 Misses	=	8500839
L1 Accesses	=	17603651
L1 Hit-Rate	=	0.51709795
L1 Miss-Rate	=	0.48290202
L1 AvgNumEventsInMSHR	=	11.7408
L1 AvgNumEventsInMSHREntry	=	2.5560


I1 Hits	=	46346958
I1 Misses	=	752
I1 Accesses	=	46347710
I1 Hit-Rate	=	0.9999838
I1 Miss-Rate	=	1.622518E-5
I1 AvgNumEventsInMSHR	=	0.0033
I1 AvgNumEventsInMSHREntry	=	0.4055

[RAM statistics]

For channel 0:
Average Read Latency: 61.0 cycles = 19.0625 ns
	 Rank 1
		 Bank 1 ::  Reads : 7646 | Writes: 0

		 Bank 2 ::  Reads : 14914 | Writes: 0

		 Bank 3 ::  Reads : 7060 | Writes: 0

		 Bank 4 ::  Reads : 10081 | Writes: 0

		 Bank 5 ::  Reads : 7356 | Writes: 0

		 Bank 6 ::  Reads : 12323 | Writes: 0

		 Bank 7 ::  Reads : 8828 | Writes: 0

		 Bank 8 ::  Reads : 13982 | Writes: 0

	 Total Reads: 82190	 Total Writes: 0
	 Rank 2
		 Bank 1 ::  Reads : 11441 | Writes: 0

		 Bank 2 ::  Reads : 18427 | Writes: 0

		 Bank 3 ::  Reads : 10635 | Writes: 0

		 Bank 4 ::  Reads : 12283 | Writes: 0

		 Bank 5 ::  Reads : 6782 | Writes: 0

		 Bank 6 ::  Reads : 14189 | Writes: 0

		 Bank 7 ::  Reads : 7796 | Writes: 0

		 Bank 8 ::  Reads : 11854 | Writes: 0

	 Total Reads: 93407	 Total Writes: 0

Total Reads and Writes: 11238208 Bytes
Total Bandwidth: 0.28459651377387746 GB/s

For channel 1:
Average Read Latency: 60.0 cycles = 18.75 ns
	 Rank 1
		 Bank 1 ::  Reads : 7646 | Writes: 0

		 Bank 2 ::  Reads : 14914 | Writes: 0

		 Bank 3 ::  Reads : 7060 | Writes: 0

		 Bank 4 ::  Reads : 10081 | Writes: 0

		 Bank 5 ::  Reads : 7356 | Writes: 0

		 Bank 6 ::  Reads : 12323 | Writes: 0

		 Bank 7 ::  Reads : 8828 | Writes: 0

		 Bank 8 ::  Reads : 13982 | Writes: 0

	 Total Reads: 82190	 Total Writes: 0
	 Rank 2
		 Bank 1 ::  Reads : 11441 | Writes: 0

		 Bank 2 ::  Reads : 18427 | Writes: 0

		 Bank 3 ::  Reads : 10635 | Writes: 0

		 Bank 4 ::  Reads : 12283 | Writes: 0

		 Bank 5 ::  Reads : 6782 | Writes: 0

		 Bank 6 ::  Reads : 14189 | Writes: 0

		 Bank 7 ::  Reads : 7796 | Writes: 0

		 Bank 8 ::  Reads : 11854 | Writes: 0

	 Total Reads: 93407	 Total Writes: 0

Total Reads and Writes: 11238208 Bytes
Total Bandwidth: 0.28459651377387746 GB/s




Directory Access due to ReadMiss	=	1538834
Directory Access due to WriteMiss	=	42505
Directory Access due to WriteHit	=	509992
Directory Access due to EvictionFromCoherentCache	=	1581346
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	2091338
Directory Misses	=	1581339
Directory Hit-Rate	=	         0.5694
Directory Miss-Rate	=	         0.4306

[Simulator Time]
Time Taken		=	32 : 18 minutes
Instructions per Second	=	        36.3256 KIPS		in terms of micro-ops
Instructions per Second	=	        23.9086 KIPS		in terms of CISC instructions



[ LeakageEnergy   DynamicEnergy   TotalEnergy   NumDynamicAcc  ComponentName] : 


  12851098.0416	  15741705.7798	  28592803.8214	       46347848	core[0].iCache
    642878.5332	   3148332.7328	   3791211.2660	       46347724	core[0].iTLB
  12851098.0416	   6516043.1647	  19367141.2063	       19184997	core[0].dCache
    642878.5332	   1308464.8746	   1951343.4078	       19262376	core[0].dTLB
   2094776.0544	    508735.9992	   2603512.0536	        5288316	core[0].pipeline.bPred
   7037506.0704	   2458116.1107	   9495622.1811	       70839081	core[0].pipeline.decode
    529578.2160	   1189754.1000	   1719332.3160	       79316940	core[0].pipeline.rename.Int.RAT
    188294.4768	    351681.2355	    539975.7123	       41374263	core[0].pipeline.rename.Int.FreeList
    717872.6928	   1541435.3355	   2259308.0283	              0	core[0].pipeline.rename.Int
    200062.8816	   1217843.5750	   1417906.4566	       93680275	core[0].pipeline.rename.Float.RAT
    353052.1440	    380452.4730	    733504.6170	       84544994	core[0].pipeline.rename.Float.FreeList
    553115.0256	   1598296.0480	   2151411.0736	              0	core[0].pipeline.rename.Float
   1270987.7184	   3139731.3835	   4410719.1019	              0	core[0].pipeline.rename
   3742352.7264	   3297573.4800	   7039926.2064	       19116368	core[0].pipeline.LSQ
   1270987.7184	   5720232.7468	   6991220.4652	      100004069	core[0].pipeline.intRegFile
    882630.3600	   2814221.6559	   3696852.0159	      135952737	core[0].pipeline.floatRegFile
    541346.6208	   2849457.2142	   3390803.8350	      200666001	core[0].pipeline.InstrWindow
    682567.4784	   6381839.9584	   7064407.4368	      209928946	core[0].pipeline.ROB
   6378475.4016	   8747113.5207	  15125588.9223	       26856351	core[0].pipeline.FuncUnit.intALU
   7696536.7392	  26915163.7860	  34611700.5252	       50158710	core[0].pipeline.FuncUnit.floatALU
   3189237.7008	  53619470.5314	  56808708.2322	       82314201	core[0].pipeline.FuncUnit.complexALU
   2812648.7472	  37448411.1212	  40261059.8684	       62959669	core[0].pipeline.resultsBroadcastBus
  37600053.3360	 153900067.5080	 191500120.8440	              0	core[0].pipeline.total
  64588006.4856	 180614614.0600	 245202620.5456	              0	core[0].total


  64588006.4856	 180614614.0600	 245202620.5456	              0	coreEnergy.total


  22265821.8816	   1087507.9877	  23353329.8693	        1783845	L3[0]


  22265821.8816	   1087507.9877	  23353329.8693	              0	sharedCacheEnergy.total


    859093.5504	         0.0000	    859093.5504	              0	MainMemoryDRAMController[0]
    859093.5504	         0.0000	    859093.5504	              0	MainMemoryDRAMController[1]

   1718187.1008	         0.0000	   1718187.1008	              0	mainMemoryControllerEnergy.total
  12851098.0416	   1247241.1092	  14098339.1508	        3672677	Coherence[0]


  12851098.0416	   1247241.1092	  14098339.1508	              0	coherenceEnergy.total


 101423113.5096	 182949363.1569	 284372476.6665	              0	TotalEnergy
