Clock50MHzGenerator_clk_wiz.v,verilog,xil_defaultlib,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator/Clock50MHzGenerator_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
Clock50MHzGenerator.v,verilog,xil_defaultlib,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator/Clock50MHzGenerator.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
