
-- VHDL Instantiation Created from source file contador_binario_4bits.vhd -- 01:06:53 01/18/2018
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit



	Inst_contador_binario_4bits: contador_binario_4bits PORT MAP(
		clock => ,
		rst => ,
		en => ,
		max_count => ,
		cout => 
	);


