INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Design Flow Part 2/Test5- 8 bit MUX- Nexys DDR4/Test5- 8 bit MUX- Nexys DDR4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m81
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Design Flow Part 2/Test5- 8 bit MUX- Nexys DDR4/Test5- 8 bit MUX- Nexys DDR4.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Admin/Vivado_Udemy/Design Flow Part 2/Test5- 8 bit MUX- Nexys DDR4/Test5- 8 bit MUX- Nexys DDR4.srcs/sim_1/new/tb.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Design Flow Part 2/Test5- 8 bit MUX- Nexys DDR4/Test5- 8 bit MUX- Nexys DDR4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
