/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_1z;
  wire [18:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [12:0] celloutsig_0_5z;
  reg [9:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_2z & celloutsig_1_5z);
  assign celloutsig_1_11z = ~(celloutsig_1_4z & celloutsig_1_7z[8]);
  assign celloutsig_1_12z = ~(celloutsig_1_0z[4] & celloutsig_1_11z);
  assign celloutsig_1_13z = ~(celloutsig_1_1z[3] & celloutsig_1_11z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[0] | celloutsig_1_1z[4]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_3z[6] | celloutsig_0_2z[17]);
  assign celloutsig_0_4z = { celloutsig_0_0z[10:7], celloutsig_0_3z } + in_data[89:76];
  assign celloutsig_1_7z = { in_data[126:118], celloutsig_1_2z, celloutsig_1_4z } + { celloutsig_1_1z[0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[46:30] & in_data[66:50];
  assign celloutsig_0_3z = { celloutsig_0_1z[0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } & celloutsig_0_0z[12:3];
  assign celloutsig_0_5z = in_data[33:21] & in_data[27:15];
  assign celloutsig_1_8z = in_data[175:169] & { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_1z[0], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_12z } & { celloutsig_1_1z[4:3], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_1_18z = { celloutsig_1_8z[4:3], celloutsig_1_9z, celloutsig_1_1z } & celloutsig_1_14z;
  assign celloutsig_1_19z = { in_data[117:107], celloutsig_1_9z, celloutsig_1_11z } & { celloutsig_1_0z[5:2], celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_1z = celloutsig_0_0z[12:10] & in_data[53:51];
  assign celloutsig_0_2z = in_data[47:29] & { celloutsig_0_0z[15:0], celloutsig_0_1z };
  assign celloutsig_0_47z = celloutsig_0_7z & ~(celloutsig_0_5z[2]);
  assign celloutsig_0_51z = celloutsig_0_47z & ~(celloutsig_0_14z);
  assign celloutsig_1_3z = celloutsig_1_1z[2] & ~(celloutsig_1_1z[2]);
  assign celloutsig_0_7z = { celloutsig_0_4z[6:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z } !== { celloutsig_0_2z[8:1], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_62z = | { celloutsig_0_3z[5:3], celloutsig_0_51z };
  assign celloutsig_1_5z = | { celloutsig_1_0z[5], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_9z = | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_10z = | { celloutsig_1_1z[3], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[117:112] - in_data[139:134];
  assign celloutsig_1_1z = in_data[120:116] - celloutsig_1_0z[4:0];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_61z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_61z = celloutsig_0_2z[11:2];
  assign { out_data[135:128], out_data[108:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
