FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _DT_BINDINGS_SAMSUNG_I2S_H
/* bench 16268.3.0 1d5ba310b0b5 */
/* bench 16268.3.1 390cacc31f5d */
/* bench 16268.3.2 3439d5149f5e */
/* bench 16268.3.3 736fc1f46ae9 */
/* bench 16268.3.4 10260b9f9a7d */
/* bench 16268.3.5 0d3f3cae2921 */
/* bench 16268.3.6 6247e7f3e94c */
/* bench 16268.3.7 fbcb4d91baab */
/* bench 16268.3.8 e452a11f7d67 */
/* bench 16268.3.9 02f420dccef6 */
/* bench 16268.3.10 e06a962e84ed */
#define _DT_BINDINGS_SAMSUNG_I2S_H

#define CLK_I2S_CDCLK		0 /* the CDCLK (CODECLKO) gate clock */

#define CLK_I2S_RCLK_SRC	1 /* the RCLKSRC mux clock (corresponding to
				   * RCLKSRC bit in IISMOD register)
				   */

#define CLK_I2S_RCLK_PSR	2 /* the RCLK prescaler divider clock
				   * (corresponding to the IISPSR register)
				   */

#endif /* _DT_BINDINGS_SAMSUNG_I2S_H */
