// Seed: 206215309
module module_0 (
    output uwire id_0
    , id_3,
    output wor   id_1
);
  timeunit 1ps;
  assign id_3 = -1 - id_3;
  assign id_3 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd59,
    parameter id_4 = 32'd6
) (
    input wor id_0,
    input wand _id_1,
    input wand id_2,
    output supply0 id_3,
    input tri1 _id_4,
    output wor id_5
);
  wire [id_4 : id_1  -  -1] id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd45,
    parameter id_5 = 32'd0,
    parameter id_8 = 32'd25
) (
    output tri id_0,
    input wor id_1,
    output supply1 _id_2
);
  logic [1  &&  1  -  -1  ==  -1 'b0 : id_2] id_4;
  ;
  supply0 _id_5 = -1;
  wand id_6 = 1;
  wire id_7;
  ;
  uwire _id_8 = -1;
  wire id_9 = id_4;
  real [id_8  -  1  ==  id_5 : -1] id_10;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
