# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_combine_struc/lab10_combine_struc_impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_combine_struc/lab10_combine_struc_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation lab10_combine_struc_impl_1 in project C:/HDS/CAD/CAD_lib/ps/lab10_combine_struc/lab10_combine_struc.psp.
new_impl -name lab10_combine_struc_impl_1
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/MemorySystem_Behavior.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_arbiter_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/decode_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab6_decode_pipeline_struc.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/exe_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/func_reg_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/exe_struc.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_struc.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_register_decoder_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_regReadWrite.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_regFile_struc.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_reg_tracker_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab10_combine_struc.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab10_combine_struc/lab10_combine_struc_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab10_combine(struc): Pre-processing...
# Info: [44506]: Module CAD_lib.lab10_whole_syst(struct): Pre-processing...
# Info: [44506]: Module CAD_lib.lab8_arbiter(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab3_fetch(behave){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab6_decode_pipeline(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab5_rv32i_decoder(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.decode_proc(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab7_exe(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 5)}: Pre-processing...
# Info: [44506]: Module CAD_lib.func_reg(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.exe_proc(behav): Pre-processing...
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Info: [44506]: Module CAD_lib.lab8_mem_stage_struc(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab8_mem_stage_proc(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab8_writeback(mixed): Pre-processing...
# Info: [44506]: Module CAD_lib.lab9_reg_tracker(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab9_regFile(struc){generic map (RegWidth => 32 RegSel => 5)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab9_register_decoder(behav){generic map (InBits => 5)}: Pre-processing...
# Warning: [45540]: "C:/HDS/CAD/CAD_lib/hdl/lab9_register_decoder_behav.vhd", line 36: Index value might be out of prefix index constraints
# Info: [44506]: Module CAD_lib.lab9_regReadWrite(mixed){generic map (size => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.MemorySystem(Behavior): Pre-processing...
# Warning: [45714]: "C:/HDS/CAD/CAD_lib/hdl/MemorySystem_Behavior.vhd", line 50: File 'MemoryDivide.txt' does not exist. Please validate file exists/path is correct.
# Error: [47002]: RTLCompiler error... aborting compilation.
# Info: [44859]: Compilation failed...
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Error: [679]: Unable to elaborate design CAD_lib.lab10_combine(struc) in vhdl.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab10_combine_struc/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab10_combine_struc_impl_1.
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_combine_struc/lab10_combine_struc_impl_1/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_combine_struc/lab10_combine_struc_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation lab10_combine_struc_impl_1 in project C:/HDS/CAD/CAD_lib/ps/lab10_combine_struc/lab10_combine_struc.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab10_combine_struc/lab10_combine_struc_impl_2.
# Info: [9557]: Created implementation lab10_combine_struc_impl_2 in project C:/HDS/CAD/CAD_lib/ps/lab10_combine_struc/lab10_combine_struc.psp.
