{C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/half_adder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/half_adder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity h_adder
-- Compiling architecture dataflow of H_adder

} {} {}} {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity r_c_adder
-- Compiling architecture FA_dtF1 of r_c_adder

} {} {}} {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/half_adder_TB.vhd} {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/half_adder_TB.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ha_adder_TB
-- Compiling architecture behavioral of ha_adder_TB
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/half_adder_TB.vhd(19): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/half_adder_TB.vhd(20): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder_TB.vhd} {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder_TB.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity r_c_adder_TB
-- Compiling architecture behavioral of r_c_adder_TB
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder_TB.vhd(23): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder_TB.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder_TB.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder_TB.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder_TB.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder_TB.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder_TB.vhd(29): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/r_c_adder_TB.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/e8_bit_ad_sub.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/e8_bit_ad_sub.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity eight_b_ad_sub
-- Compiling architecture behaviour of eight_b_ad_sub

} {} {}} {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/BCD_to_7 seg.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/BCD_to_7 seg.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity bcd_7seg
-- Compiling architecture Behavioral of bcd_7seg

} {} {}} {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/1_bit_full_adder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/1_bit_full_adder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity fulladder
-- Compiling architecture FA_dtF1 of fulladder

} {} {}} {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/8_bit_multiplier_TB.vhd} {2 {vcom -work work -2002 -explicit -stats=none {C:\Users\nniro\OneDrive\Desktop\prototyping_car\Advanced-Embedded-System--Team-Exemplary\Hardware Engineering Lab\Project files using std_logic\8_bit_multiplier_TB.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity e8_bit_multiplier_TB
-- Compiling architecture behavioral of e8_bit_multiplier_TB
** Warning: C:\Users\nniro\OneDrive\Desktop\prototyping_car\Advanced-Embedded-System--Team-Exemplary\Hardware Engineering Lab\Project files using std_logic\8_bit_multiplier_TB.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:\Users\nniro\OneDrive\Desktop\prototyping_car\Advanced-Embedded-System--Team-Exemplary\Hardware Engineering Lab\Project files using std_logic\8_bit_multiplier_TB.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/8_bit multiplier.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/8_bit multiplier.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity e8_bt_multiplier
-- Compiling architecture arc_8_b_multiplier of e8_bt_multiplier

} {} {}} {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/4b_adder_subtractor.vhd} {0 {vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/4b_adder_subtractor.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity four_b_ad_sub
-- Compiling architecture FA_dtF1 of four_b_add_sub
** Error: (vcom-11) Could not find work.four_b_add_sub.
** Note: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/4b_adder_subtractor.vhd(11): VHDL Compiler exiting

} {8.0 9.0} {}} {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/1_bit_full_adder_TB.vhd} {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/1_bit_full_adder_TB.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Compiling entity full_adder_TB
-- Compiling architecture behavioral of full_adder_TB
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/1_bit_full_adder_TB.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/1_bit_full_adder_TB.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/nniro/OneDrive/Desktop/prototyping_car/Advanced-Embedded-System--Team-Exemplary/Hardware Engineering Lab/Project files using std_logic/1_bit_full_adder_TB.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}}
