[ERROR]: The specified clock port 'clk' is not a valid input or inout port in the top level module.
