ARM GAS  /tmp/ccGkeUC0.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"spi.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.rodata.MX_SPI1_Init.str1.4,"aMS",%progbits,1
  16              		.align	2
  17              	.LC0:
  18 0000 5372632F 		.ascii	"Src/spi.c\000"
  18      7370692E 
  18      6300
  19              		.section	.text.MX_SPI1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_SPI1_Init
  22              		.arch armv7-m
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  26              		.fpu softvfp
  28              	MX_SPI1_Init:
  29              	.LFB66:
  30              		.file 1 "Src/spi.c"
   1:Src/spi.c     **** /**
   2:Src/spi.c     ****   ******************************************************************************
   3:Src/spi.c     ****   * File Name          : SPI.c
   4:Src/spi.c     ****   * Description        : This file provides code for the configuration
   5:Src/spi.c     ****   *                      of the SPI instances.
   6:Src/spi.c     ****   ******************************************************************************
   7:Src/spi.c     ****   ** This notice applies to any and all portions of this file
   8:Src/spi.c     ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/spi.c     ****   * USER CODE END. Other portions of this file, whether
  10:Src/spi.c     ****   * inserted by the user or by software development tools
  11:Src/spi.c     ****   * are owned by their respective copyright owners.
  12:Src/spi.c     ****   *
  13:Src/spi.c     ****   * COPYRIGHT(c) 2022 STMicroelectronics
  14:Src/spi.c     ****   *
  15:Src/spi.c     ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/spi.c     ****   * are permitted provided that the following conditions are met:
  17:Src/spi.c     ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/spi.c     ****   *      this list of conditions and the following disclaimer.
  19:Src/spi.c     ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/spi.c     ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/spi.c     ****   *      and/or other materials provided with the distribution.
  22:Src/spi.c     ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/spi.c     ****   *      may be used to endorse or promote products derived from this software
  24:Src/spi.c     ****   *      without specific prior written permission.
  25:Src/spi.c     ****   *
  26:Src/spi.c     ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
ARM GAS  /tmp/ccGkeUC0.s 			page 2


  27:Src/spi.c     ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/spi.c     ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/spi.c     ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/spi.c     ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/spi.c     ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/spi.c     ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/spi.c     ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/spi.c     ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/spi.c     ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/spi.c     ****   *
  37:Src/spi.c     ****   ******************************************************************************
  38:Src/spi.c     ****   */
  39:Src/spi.c     **** 
  40:Src/spi.c     **** /* Includes ------------------------------------------------------------------*/
  41:Src/spi.c     **** #include "spi.h"
  42:Src/spi.c     **** 
  43:Src/spi.c     **** #include "gpio.h"
  44:Src/spi.c     **** 
  45:Src/spi.c     **** /* USER CODE BEGIN 0 */
  46:Src/spi.c     **** 
  47:Src/spi.c     **** /* USER CODE END 0 */
  48:Src/spi.c     **** 
  49:Src/spi.c     **** SPI_HandleTypeDef hspi1;
  50:Src/spi.c     **** SPI_HandleTypeDef hspi2;
  51:Src/spi.c     **** 
  52:Src/spi.c     **** /* SPI1 init function */
  53:Src/spi.c     **** void MX_SPI1_Init(void)
  54:Src/spi.c     **** {
  31              		.loc 1 54 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  55:Src/spi.c     **** 
  56:Src/spi.c     ****   hspi1.Instance = SPI1;
  40              		.loc 1 56 3 view .LVU1
  41              		.loc 1 56 18 is_stmt 0 view .LVU2
  42 0002 0F48     		ldr	r0, .L5
  43 0004 0F4B     		ldr	r3, .L5+4
  44 0006 0360     		str	r3, [r0]
  57:Src/spi.c     ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  45              		.loc 1 57 3 is_stmt 1 view .LVU3
  46              		.loc 1 57 19 is_stmt 0 view .LVU4
  47 0008 4FF48273 		mov	r3, #260
  48 000c 4360     		str	r3, [r0, #4]
  58:Src/spi.c     ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  49              		.loc 1 58 3 is_stmt 1 view .LVU5
  50              		.loc 1 58 24 is_stmt 0 view .LVU6
  51 000e 0023     		movs	r3, #0
  52 0010 8360     		str	r3, [r0, #8]
  59:Src/spi.c     ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  53              		.loc 1 59 3 is_stmt 1 view .LVU7
  54              		.loc 1 59 23 is_stmt 0 view .LVU8
ARM GAS  /tmp/ccGkeUC0.s 			page 3


  55 0012 C360     		str	r3, [r0, #12]
  60:Src/spi.c     ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  56              		.loc 1 60 3 is_stmt 1 view .LVU9
  57              		.loc 1 60 26 is_stmt 0 view .LVU10
  58 0014 0361     		str	r3, [r0, #16]
  61:Src/spi.c     ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  59              		.loc 1 61 3 is_stmt 1 view .LVU11
  60              		.loc 1 61 23 is_stmt 0 view .LVU12
  61 0016 4361     		str	r3, [r0, #20]
  62:Src/spi.c     ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  62              		.loc 1 62 3 is_stmt 1 view .LVU13
  63              		.loc 1 62 18 is_stmt 0 view .LVU14
  64 0018 4FF40072 		mov	r2, #512
  65 001c 8261     		str	r2, [r0, #24]
  63:Src/spi.c     ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
  66              		.loc 1 63 3 is_stmt 1 view .LVU15
  67              		.loc 1 63 32 is_stmt 0 view .LVU16
  68 001e 2022     		movs	r2, #32
  69 0020 C261     		str	r2, [r0, #28]
  64:Src/spi.c     ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  70              		.loc 1 64 3 is_stmt 1 view .LVU17
  71              		.loc 1 64 23 is_stmt 0 view .LVU18
  72 0022 0362     		str	r3, [r0, #32]
  65:Src/spi.c     ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  73              		.loc 1 65 3 is_stmt 1 view .LVU19
  74              		.loc 1 65 21 is_stmt 0 view .LVU20
  75 0024 4362     		str	r3, [r0, #36]
  66:Src/spi.c     ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  76              		.loc 1 66 3 is_stmt 1 view .LVU21
  77              		.loc 1 66 29 is_stmt 0 view .LVU22
  78 0026 8362     		str	r3, [r0, #40]
  67:Src/spi.c     ****   hspi1.Init.CRCPolynomial = 10;
  79              		.loc 1 67 3 is_stmt 1 view .LVU23
  80              		.loc 1 67 28 is_stmt 0 view .LVU24
  81 0028 0A23     		movs	r3, #10
  82 002a C362     		str	r3, [r0, #44]
  68:Src/spi.c     ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  83              		.loc 1 68 3 is_stmt 1 view .LVU25
  84              		.loc 1 68 7 is_stmt 0 view .LVU26
  85 002c FFF7FEFF 		bl	HAL_SPI_Init
  86              	.LVL0:
  87              		.loc 1 68 6 view .LVU27
  88 0030 00B9     		cbnz	r0, .L4
  89              	.L1:
  69:Src/spi.c     ****   {
  70:Src/spi.c     ****     _Error_Handler(__FILE__, __LINE__);
  71:Src/spi.c     ****   }
  72:Src/spi.c     **** 
  73:Src/spi.c     **** }
  90              		.loc 1 73 1 view .LVU28
  91 0032 08BD     		pop	{r3, pc}
  92              	.L4:
  70:Src/spi.c     ****   }
  93              		.loc 1 70 5 is_stmt 1 view .LVU29
  94 0034 4621     		movs	r1, #70
  95 0036 0448     		ldr	r0, .L5+8
  96 0038 FFF7FEFF 		bl	_Error_Handler
ARM GAS  /tmp/ccGkeUC0.s 			page 4


  97              	.LVL1:
  98              		.loc 1 73 1 is_stmt 0 view .LVU30
  99 003c F9E7     		b	.L1
 100              	.L6:
 101 003e 00BF     		.align	2
 102              	.L5:
 103 0040 00000000 		.word	hspi1
 104 0044 00300140 		.word	1073819648
 105 0048 00000000 		.word	.LC0
 106              		.cfi_endproc
 107              	.LFE66:
 109              		.section	.text.MX_SPI2_Init,"ax",%progbits
 110              		.align	1
 111              		.global	MX_SPI2_Init
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 115              		.fpu softvfp
 117              	MX_SPI2_Init:
 118              	.LFB67:
  74:Src/spi.c     **** /* SPI2 init function */
  75:Src/spi.c     **** void MX_SPI2_Init(void)
  76:Src/spi.c     **** {
 119              		.loc 1 76 1 is_stmt 1 view -0
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 0
 122              		@ frame_needed = 0, uses_anonymous_args = 0
 123 0000 08B5     		push	{r3, lr}
 124              	.LCFI1:
 125              		.cfi_def_cfa_offset 8
 126              		.cfi_offset 3, -8
 127              		.cfi_offset 14, -4
  77:Src/spi.c     **** 
  78:Src/spi.c     ****   hspi2.Instance = SPI2;
 128              		.loc 1 78 3 view .LVU32
 129              		.loc 1 78 18 is_stmt 0 view .LVU33
 130 0002 0F48     		ldr	r0, .L11
 131 0004 0F4B     		ldr	r3, .L11+4
 132 0006 0360     		str	r3, [r0]
  79:Src/spi.c     ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 133              		.loc 1 79 3 is_stmt 1 view .LVU34
 134              		.loc 1 79 19 is_stmt 0 view .LVU35
 135 0008 4FF48273 		mov	r3, #260
 136 000c 4360     		str	r3, [r0, #4]
  80:Src/spi.c     ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 137              		.loc 1 80 3 is_stmt 1 view .LVU36
 138              		.loc 1 80 24 is_stmt 0 view .LVU37
 139 000e 0023     		movs	r3, #0
 140 0010 8360     		str	r3, [r0, #8]
  81:Src/spi.c     ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 141              		.loc 1 81 3 is_stmt 1 view .LVU38
 142              		.loc 1 81 23 is_stmt 0 view .LVU39
 143 0012 C360     		str	r3, [r0, #12]
  82:Src/spi.c     ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 144              		.loc 1 82 3 is_stmt 1 view .LVU40
 145              		.loc 1 82 26 is_stmt 0 view .LVU41
 146 0014 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccGkeUC0.s 			page 5


  83:Src/spi.c     ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 147              		.loc 1 83 3 is_stmt 1 view .LVU42
 148              		.loc 1 83 23 is_stmt 0 view .LVU43
 149 0016 4361     		str	r3, [r0, #20]
  84:Src/spi.c     ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 150              		.loc 1 84 3 is_stmt 1 view .LVU44
 151              		.loc 1 84 18 is_stmt 0 view .LVU45
 152 0018 4FF40072 		mov	r2, #512
 153 001c 8261     		str	r2, [r0, #24]
  85:Src/spi.c     ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 154              		.loc 1 85 3 is_stmt 1 view .LVU46
 155              		.loc 1 85 32 is_stmt 0 view .LVU47
 156 001e 1822     		movs	r2, #24
 157 0020 C261     		str	r2, [r0, #28]
  86:Src/spi.c     ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 158              		.loc 1 86 3 is_stmt 1 view .LVU48
 159              		.loc 1 86 23 is_stmt 0 view .LVU49
 160 0022 0362     		str	r3, [r0, #32]
  87:Src/spi.c     ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 161              		.loc 1 87 3 is_stmt 1 view .LVU50
 162              		.loc 1 87 21 is_stmt 0 view .LVU51
 163 0024 4362     		str	r3, [r0, #36]
  88:Src/spi.c     ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 164              		.loc 1 88 3 is_stmt 1 view .LVU52
 165              		.loc 1 88 29 is_stmt 0 view .LVU53
 166 0026 8362     		str	r3, [r0, #40]
  89:Src/spi.c     ****   hspi2.Init.CRCPolynomial = 10;
 167              		.loc 1 89 3 is_stmt 1 view .LVU54
 168              		.loc 1 89 28 is_stmt 0 view .LVU55
 169 0028 0A23     		movs	r3, #10
 170 002a C362     		str	r3, [r0, #44]
  90:Src/spi.c     ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 171              		.loc 1 90 3 is_stmt 1 view .LVU56
 172              		.loc 1 90 7 is_stmt 0 view .LVU57
 173 002c FFF7FEFF 		bl	HAL_SPI_Init
 174              	.LVL2:
 175              		.loc 1 90 6 view .LVU58
 176 0030 00B9     		cbnz	r0, .L10
 177              	.L7:
  91:Src/spi.c     ****   {
  92:Src/spi.c     ****     _Error_Handler(__FILE__, __LINE__);
  93:Src/spi.c     ****   }
  94:Src/spi.c     **** 
  95:Src/spi.c     **** }
 178              		.loc 1 95 1 view .LVU59
 179 0032 08BD     		pop	{r3, pc}
 180              	.L10:
  92:Src/spi.c     ****   }
 181              		.loc 1 92 5 is_stmt 1 view .LVU60
 182 0034 5C21     		movs	r1, #92
 183 0036 0448     		ldr	r0, .L11+8
 184 0038 FFF7FEFF 		bl	_Error_Handler
 185              	.LVL3:
 186              		.loc 1 95 1 is_stmt 0 view .LVU61
 187 003c F9E7     		b	.L7
 188              	.L12:
 189 003e 00BF     		.align	2
ARM GAS  /tmp/ccGkeUC0.s 			page 6


 190              	.L11:
 191 0040 00000000 		.word	hspi2
 192 0044 00380040 		.word	1073756160
 193 0048 00000000 		.word	.LC0
 194              		.cfi_endproc
 195              	.LFE67:
 197              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 198              		.align	1
 199              		.global	HAL_SPI_MspInit
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu softvfp
 205              	HAL_SPI_MspInit:
 206              	.LVL4:
 207              	.LFB68:
  96:Src/spi.c     **** 
  97:Src/spi.c     **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  98:Src/spi.c     **** {
 208              		.loc 1 98 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 24
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 98 1 is_stmt 0 view .LVU63
 213 0000 00B5     		push	{lr}
 214              	.LCFI2:
 215              		.cfi_def_cfa_offset 4
 216              		.cfi_offset 14, -4
 217 0002 87B0     		sub	sp, sp, #28
 218              	.LCFI3:
 219              		.cfi_def_cfa_offset 32
  99:Src/spi.c     **** 
 100:Src/spi.c     ****   GPIO_InitTypeDef GPIO_InitStruct;
 220              		.loc 1 100 3 is_stmt 1 view .LVU64
 101:Src/spi.c     ****   if(spiHandle->Instance==SPI1)
 221              		.loc 1 101 3 view .LVU65
 222              		.loc 1 101 15 is_stmt 0 view .LVU66
 223 0004 0368     		ldr	r3, [r0]
 224              		.loc 1 101 5 view .LVU67
 225 0006 1A4A     		ldr	r2, .L19
 226 0008 9342     		cmp	r3, r2
 227 000a 05D0     		beq	.L17
 102:Src/spi.c     ****   {
 103:Src/spi.c     ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 104:Src/spi.c     **** 
 105:Src/spi.c     ****   /* USER CODE END SPI1_MspInit 0 */
 106:Src/spi.c     ****     /* SPI1 clock enable */
 107:Src/spi.c     ****     __HAL_RCC_SPI1_CLK_ENABLE();
 108:Src/spi.c     **** 
 109:Src/spi.c     ****     /**SPI1 GPIO Configuration
 110:Src/spi.c     ****     PA5     ------> SPI1_SCK
 111:Src/spi.c     ****     PA7     ------> SPI1_MOSI
 112:Src/spi.c     ****     */
 113:Src/spi.c     ****     GPIO_InitStruct.Pin = Zeilen_CLK_Pin|Zeilen_D_Pin;
 114:Src/spi.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Src/spi.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 116:Src/spi.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccGkeUC0.s 			page 7


 117:Src/spi.c     **** 
 118:Src/spi.c     ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 119:Src/spi.c     **** 
 120:Src/spi.c     ****   /* USER CODE END SPI1_MspInit 1 */
 121:Src/spi.c     ****   }
 122:Src/spi.c     ****   else if(spiHandle->Instance==SPI2)
 228              		.loc 1 122 8 is_stmt 1 view .LVU68
 229              		.loc 1 122 10 is_stmt 0 view .LVU69
 230 000c 194A     		ldr	r2, .L19+4
 231 000e 9342     		cmp	r3, r2
 232 0010 17D0     		beq	.L18
 233              	.LVL5:
 234              	.L13:
 123:Src/spi.c     ****   {
 124:Src/spi.c     ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 125:Src/spi.c     **** 
 126:Src/spi.c     ****   /* USER CODE END SPI2_MspInit 0 */
 127:Src/spi.c     ****     /* SPI2 clock enable */
 128:Src/spi.c     ****     __HAL_RCC_SPI2_CLK_ENABLE();
 129:Src/spi.c     **** 
 130:Src/spi.c     ****     /**SPI2 GPIO Configuration
 131:Src/spi.c     ****     PB13     ------> SPI2_SCK
 132:Src/spi.c     ****     PB15     ------> SPI2_MOSI
 133:Src/spi.c     ****     */
 134:Src/spi.c     ****     GPIO_InitStruct.Pin = Spalten_CLK_Pin|Spalten_D_Pin;
 135:Src/spi.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136:Src/spi.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 137:Src/spi.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 138:Src/spi.c     **** 
 139:Src/spi.c     ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 140:Src/spi.c     **** 
 141:Src/spi.c     ****   /* USER CODE END SPI2_MspInit 1 */
 142:Src/spi.c     ****   }
 143:Src/spi.c     **** }
 235              		.loc 1 143 1 view .LVU70
 236 0012 07B0     		add	sp, sp, #28
 237              	.LCFI4:
 238              		.cfi_remember_state
 239              		.cfi_def_cfa_offset 4
 240              		@ sp needed
 241 0014 5DF804FB 		ldr	pc, [sp], #4
 242              	.LVL6:
 243              	.L17:
 244              	.LCFI5:
 245              		.cfi_restore_state
 107:Src/spi.c     **** 
 246              		.loc 1 107 5 is_stmt 1 view .LVU71
 247              	.LBB2:
 107:Src/spi.c     **** 
 248              		.loc 1 107 5 view .LVU72
 107:Src/spi.c     **** 
 249              		.loc 1 107 5 view .LVU73
 250 0018 174B     		ldr	r3, .L19+8
 251 001a 9A69     		ldr	r2, [r3, #24]
 252 001c 42F48052 		orr	r2, r2, #4096
 253 0020 9A61     		str	r2, [r3, #24]
 107:Src/spi.c     **** 
ARM GAS  /tmp/ccGkeUC0.s 			page 8


 254              		.loc 1 107 5 view .LVU74
 255 0022 9B69     		ldr	r3, [r3, #24]
 256 0024 03F48053 		and	r3, r3, #4096
 257 0028 0093     		str	r3, [sp]
 107:Src/spi.c     **** 
 258              		.loc 1 107 5 view .LVU75
 259 002a 009B     		ldr	r3, [sp]
 260              	.LBE2:
 107:Src/spi.c     **** 
 261              		.loc 1 107 5 view .LVU76
 113:Src/spi.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 262              		.loc 1 113 5 view .LVU77
 113:Src/spi.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 263              		.loc 1 113 25 is_stmt 0 view .LVU78
 264 002c A023     		movs	r3, #160
 265 002e 0293     		str	r3, [sp, #8]
 114:Src/spi.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 266              		.loc 1 114 5 is_stmt 1 view .LVU79
 114:Src/spi.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 267              		.loc 1 114 26 is_stmt 0 view .LVU80
 268 0030 0223     		movs	r3, #2
 269 0032 0393     		str	r3, [sp, #12]
 115:Src/spi.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 270              		.loc 1 115 5 is_stmt 1 view .LVU81
 115:Src/spi.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 271              		.loc 1 115 27 is_stmt 0 view .LVU82
 272 0034 0323     		movs	r3, #3
 273 0036 0593     		str	r3, [sp, #20]
 116:Src/spi.c     **** 
 274              		.loc 1 116 5 is_stmt 1 view .LVU83
 275 0038 02A9     		add	r1, sp, #8
 276 003a 1048     		ldr	r0, .L19+12
 277              	.LVL7:
 116:Src/spi.c     **** 
 278              		.loc 1 116 5 is_stmt 0 view .LVU84
 279 003c FFF7FEFF 		bl	HAL_GPIO_Init
 280              	.LVL8:
 281 0040 E7E7     		b	.L13
 282              	.LVL9:
 283              	.L18:
 128:Src/spi.c     **** 
 284              		.loc 1 128 5 is_stmt 1 view .LVU85
 285              	.LBB3:
 128:Src/spi.c     **** 
 286              		.loc 1 128 5 view .LVU86
 128:Src/spi.c     **** 
 287              		.loc 1 128 5 view .LVU87
 288 0042 0D4B     		ldr	r3, .L19+8
 289 0044 DA69     		ldr	r2, [r3, #28]
 290 0046 42F48042 		orr	r2, r2, #16384
 291 004a DA61     		str	r2, [r3, #28]
 128:Src/spi.c     **** 
 292              		.loc 1 128 5 view .LVU88
 293 004c DB69     		ldr	r3, [r3, #28]
 294 004e 03F48043 		and	r3, r3, #16384
 295 0052 0193     		str	r3, [sp, #4]
 128:Src/spi.c     **** 
ARM GAS  /tmp/ccGkeUC0.s 			page 9


 296              		.loc 1 128 5 view .LVU89
 297 0054 019B     		ldr	r3, [sp, #4]
 298              	.LBE3:
 128:Src/spi.c     **** 
 299              		.loc 1 128 5 view .LVU90
 134:Src/spi.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 300              		.loc 1 134 5 view .LVU91
 134:Src/spi.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 301              		.loc 1 134 25 is_stmt 0 view .LVU92
 302 0056 4FF42043 		mov	r3, #40960
 303 005a 0293     		str	r3, [sp, #8]
 135:Src/spi.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 304              		.loc 1 135 5 is_stmt 1 view .LVU93
 135:Src/spi.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 305              		.loc 1 135 26 is_stmt 0 view .LVU94
 306 005c 0223     		movs	r3, #2
 307 005e 0393     		str	r3, [sp, #12]
 136:Src/spi.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 308              		.loc 1 136 5 is_stmt 1 view .LVU95
 136:Src/spi.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 309              		.loc 1 136 27 is_stmt 0 view .LVU96
 310 0060 0323     		movs	r3, #3
 311 0062 0593     		str	r3, [sp, #20]
 137:Src/spi.c     **** 
 312              		.loc 1 137 5 is_stmt 1 view .LVU97
 313 0064 02A9     		add	r1, sp, #8
 314 0066 0648     		ldr	r0, .L19+16
 315              	.LVL10:
 137:Src/spi.c     **** 
 316              		.loc 1 137 5 is_stmt 0 view .LVU98
 317 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 318              	.LVL11:
 319              		.loc 1 143 1 view .LVU99
 320 006c D1E7     		b	.L13
 321              	.L20:
 322 006e 00BF     		.align	2
 323              	.L19:
 324 0070 00300140 		.word	1073819648
 325 0074 00380040 		.word	1073756160
 326 0078 00100240 		.word	1073876992
 327 007c 00080140 		.word	1073809408
 328 0080 000C0140 		.word	1073810432
 329              		.cfi_endproc
 330              	.LFE68:
 332              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 333              		.align	1
 334              		.global	HAL_SPI_MspDeInit
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 338              		.fpu softvfp
 340              	HAL_SPI_MspDeInit:
 341              	.LVL12:
 342              	.LFB69:
 144:Src/spi.c     **** 
 145:Src/spi.c     **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 146:Src/spi.c     **** {
ARM GAS  /tmp/ccGkeUC0.s 			page 10


 343              		.loc 1 146 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347              		.loc 1 146 1 is_stmt 0 view .LVU101
 348 0000 08B5     		push	{r3, lr}
 349              	.LCFI6:
 350              		.cfi_def_cfa_offset 8
 351              		.cfi_offset 3, -8
 352              		.cfi_offset 14, -4
 147:Src/spi.c     **** 
 148:Src/spi.c     ****   if(spiHandle->Instance==SPI1)
 353              		.loc 1 148 3 is_stmt 1 view .LVU102
 354              		.loc 1 148 15 is_stmt 0 view .LVU103
 355 0002 0368     		ldr	r3, [r0]
 356              		.loc 1 148 5 view .LVU104
 357 0004 0E4A     		ldr	r2, .L27
 358 0006 9342     		cmp	r3, r2
 359 0008 03D0     		beq	.L25
 149:Src/spi.c     ****   {
 150:Src/spi.c     ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 151:Src/spi.c     **** 
 152:Src/spi.c     ****   /* USER CODE END SPI1_MspDeInit 0 */
 153:Src/spi.c     ****     /* Peripheral clock disable */
 154:Src/spi.c     ****     __HAL_RCC_SPI1_CLK_DISABLE();
 155:Src/spi.c     **** 
 156:Src/spi.c     ****     /**SPI1 GPIO Configuration
 157:Src/spi.c     ****     PA5     ------> SPI1_SCK
 158:Src/spi.c     ****     PA7     ------> SPI1_MOSI
 159:Src/spi.c     ****     */
 160:Src/spi.c     ****     HAL_GPIO_DeInit(GPIOA, Zeilen_CLK_Pin|Zeilen_D_Pin);
 161:Src/spi.c     **** 
 162:Src/spi.c     ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 163:Src/spi.c     **** 
 164:Src/spi.c     ****   /* USER CODE END SPI1_MspDeInit 1 */
 165:Src/spi.c     ****   }
 166:Src/spi.c     ****   else if(spiHandle->Instance==SPI2)
 360              		.loc 1 166 8 is_stmt 1 view .LVU105
 361              		.loc 1 166 10 is_stmt 0 view .LVU106
 362 000a 0E4A     		ldr	r2, .L27+4
 363 000c 9342     		cmp	r3, r2
 364 000e 0BD0     		beq	.L26
 365              	.LVL13:
 366              	.L21:
 167:Src/spi.c     ****   {
 168:Src/spi.c     ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 169:Src/spi.c     **** 
 170:Src/spi.c     ****   /* USER CODE END SPI2_MspDeInit 0 */
 171:Src/spi.c     ****     /* Peripheral clock disable */
 172:Src/spi.c     ****     __HAL_RCC_SPI2_CLK_DISABLE();
 173:Src/spi.c     **** 
 174:Src/spi.c     ****     /**SPI2 GPIO Configuration
 175:Src/spi.c     ****     PB13     ------> SPI2_SCK
 176:Src/spi.c     ****     PB15     ------> SPI2_MOSI
 177:Src/spi.c     ****     */
 178:Src/spi.c     ****     HAL_GPIO_DeInit(GPIOB, Spalten_CLK_Pin|Spalten_D_Pin);
 179:Src/spi.c     **** 
ARM GAS  /tmp/ccGkeUC0.s 			page 11


 180:Src/spi.c     ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 181:Src/spi.c     **** 
 182:Src/spi.c     ****   /* USER CODE END SPI2_MspDeInit 1 */
 183:Src/spi.c     ****   }
 184:Src/spi.c     **** }
 367              		.loc 1 184 1 view .LVU107
 368 0010 08BD     		pop	{r3, pc}
 369              	.LVL14:
 370              	.L25:
 154:Src/spi.c     **** 
 371              		.loc 1 154 5 is_stmt 1 view .LVU108
 372 0012 02F56042 		add	r2, r2, #57344
 373 0016 9369     		ldr	r3, [r2, #24]
 374 0018 23F48053 		bic	r3, r3, #4096
 375 001c 9361     		str	r3, [r2, #24]
 160:Src/spi.c     **** 
 376              		.loc 1 160 5 view .LVU109
 377 001e A021     		movs	r1, #160
 378 0020 0948     		ldr	r0, .L27+8
 379              	.LVL15:
 160:Src/spi.c     **** 
 380              		.loc 1 160 5 is_stmt 0 view .LVU110
 381 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 382              	.LVL16:
 383 0026 F3E7     		b	.L21
 384              	.LVL17:
 385              	.L26:
 172:Src/spi.c     **** 
 386              		.loc 1 172 5 is_stmt 1 view .LVU111
 387 0028 02F5EC32 		add	r2, r2, #120832
 388 002c D369     		ldr	r3, [r2, #28]
 389 002e 23F48043 		bic	r3, r3, #16384
 390 0032 D361     		str	r3, [r2, #28]
 178:Src/spi.c     **** 
 391              		.loc 1 178 5 view .LVU112
 392 0034 4FF42041 		mov	r1, #40960
 393 0038 0448     		ldr	r0, .L27+12
 394              	.LVL18:
 178:Src/spi.c     **** 
 395              		.loc 1 178 5 is_stmt 0 view .LVU113
 396 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 397              	.LVL19:
 398              		.loc 1 184 1 view .LVU114
 399 003e E7E7     		b	.L21
 400              	.L28:
 401              		.align	2
 402              	.L27:
 403 0040 00300140 		.word	1073819648
 404 0044 00380040 		.word	1073756160
 405 0048 00080140 		.word	1073809408
 406 004c 000C0140 		.word	1073810432
 407              		.cfi_endproc
 408              	.LFE69:
 410              		.comm	hspi2,88,4
 411              		.comm	hspi1,88,4
 412              		.text
 413              	.Letext0:
ARM GAS  /tmp/ccGkeUC0.s 			page 12


 414              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 415              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 416              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 417              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 418              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 419              		.file 7 "/usr/include/newlib/sys/_types.h"
 420              		.file 8 "/usr/include/newlib/sys/reent.h"
 421              		.file 9 "/usr/include/newlib/sys/lock.h"
 422              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 423              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 424              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 425              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 426              		.file 14 "Inc/spi.h"
ARM GAS  /tmp/ccGkeUC0.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccGkeUC0.s:16     .rodata.MX_SPI1_Init.str1.4:0000000000000000 $d
     /tmp/ccGkeUC0.s:20     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccGkeUC0.s:28     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccGkeUC0.s:103    .text.MX_SPI1_Init:0000000000000040 $d
                            *COM*:0000000000000058 hspi1
     /tmp/ccGkeUC0.s:110    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccGkeUC0.s:117    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccGkeUC0.s:191    .text.MX_SPI2_Init:0000000000000040 $d
                            *COM*:0000000000000058 hspi2
     /tmp/ccGkeUC0.s:198    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccGkeUC0.s:205    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccGkeUC0.s:324    .text.HAL_SPI_MspInit:0000000000000070 $d
     /tmp/ccGkeUC0.s:333    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccGkeUC0.s:340    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccGkeUC0.s:403    .text.HAL_SPI_MspDeInit:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
_Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
