Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/cisechw/Xilinx_setup/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot theta_isogeny_compute_tb_behav xil_defaultlib.theta_isogeny_compute_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.fp_sub
Compiling module xil_defaultlib.intmul
Compiling module xil_defaultlib.modred
Compiling module xil_defaultlib.fp_mul
Compiling module xil_defaultlib.fp2_sqr
Compiling module xil_defaultlib.fp2_ptwise_sq
Compiling module xil_defaultlib.fp2_add
Compiling module xil_defaultlib.fp2_sub
Compiling module xil_defaultlib.fp2_hadamard
Compiling module xil_defaultlib.fp2_to_squared_theta
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=255)
Compiling module xil_defaultlib.fp2_mul
Compiling module xil_defaultlib.shiftreg(SHIFT=30,DATA=255)
Compiling module xil_defaultlib.shiftreg(SHIFT=17,DATA=255)
Compiling module xil_defaultlib.theta_isogeny_compute
Compiling module xil_defaultlib.theta_isogeny_compute_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot theta_isogeny_compute_tb_behav
