##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Klok
		4.3::Critical Path Report for UART_RCX_IntClock
		4.4::Critical Path Report for UART_TRX_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_RCX_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TRX_IntClock:R)
		5.3::Critical Path Report for (Klok:R vs. Klok:R)
		5.4::Critical Path Report for (UART_RCX_IntClock:R vs. UART_RCX_IntClock:R)
		5.5::Critical Path Report for (UART_TRX_IntClock:R vs. UART_TRX_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK          | Frequency: 50.85 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: Klok               | Frequency: 93.91 MHz  | Target: 1.00 MHz   | 
Clock: UART_RCX_IntClock  | Frequency: 56.16 MHz  | Target: 0.92 MHz   | 
Clock: UART_TRX_IntClock  | Frequency: 50.85 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          UART_RCX_IntClock  41666.7          23861       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_TRX_IntClock  41666.7          22000       N/A              N/A         N/A              N/A         N/A              N/A         
Klok               Klok               1e+006           989351      N/A              N/A         N/A              N/A         N/A              N/A         
UART_RCX_IntClock  UART_RCX_IntClock  1.08333e+006     1066138     N/A              N/A         N/A              N/A         N/A              N/A         
UART_TRX_IntClock  UART_TRX_IntClock  1.08333e+006     1066591     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase     
------------------  ------------  -------------------  
MotorLinks(0)_PAD   24374         Klok:R               
MotorRechts(0)_PAD  26761         Klok:R               
Tx_RCX(0)_PAD       28406         UART_RCX_IntClock:R  
Tx_TRX(0)_PAD       28752         UART_TRX_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
LichtRechts(0)_PAD  GeenIsr0(0)_PAD          39302  
LichtLinks(0)_PAD   GeenIsr0(0)_PAD          39025  
LichtRechts(0)_PAD  GeenIsr1(0)_PAD          39596  
LichtLinks(0)_PAD   GeenIsr1(0)_PAD          39320  
LichtRechts(0)_PAD  GeenIsr2(0)_PAD          38998  
LichtLinks(0)_PAD   GeenIsr2(0)_PAD          38722  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.85 MHz | Target: 24.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Rx_TRX(0)/fb
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22000p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16157
-------------------------------------   ----- 
End-of-path arrival time (ps)           16157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb                                 iocell5       2133   2133  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_0          macrocell6    8060  10193  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/q               macrocell6    3350  13543  22000  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_3  macrocell41   2614  16157  22000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Klok
**********************************
Clock: Klok
Frequency: 93.91 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989351p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  989351  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2299   4589  989351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_RCX_IntClock
***********************************************
Clock: UART_RCX_IntClock
Frequency: 56.16 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 23861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14295
-------------------------------------   ----- 
End-of-path arrival time (ps)           14295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell10      2105   2105  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   4690   6795  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  10145  23861  RISE       1
\UART_RCX:BUART:rx_status_3\/main_3  macrocell60   4150  14295  23861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_TRX_IntClock
***********************************************
Clock: UART_TRX_IntClock
Frequency: 50.85 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TRX(0)/fb
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22000p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16157
-------------------------------------   ----- 
End-of-path arrival time (ps)           16157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb                                 iocell5       2133   2133  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_0          macrocell6    8060  10193  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/q               macrocell6    3350  13543  22000  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_3  macrocell41   2614  16157  22000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_RCX_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 23861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14295
-------------------------------------   ----- 
End-of-path arrival time (ps)           14295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell10      2105   2105  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   4690   6795  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  10145  23861  RISE       1
\UART_RCX:BUART:rx_status_3\/main_3  macrocell60   4150  14295  23861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TRX_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TRX(0)/fb
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22000p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16157
-------------------------------------   ----- 
End-of-path arrival time (ps)           16157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb                                 iocell5       2133   2133  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_0          macrocell6    8060  10193  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/q               macrocell6    3350  13543  22000  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_3  macrocell41   2614  16157  22000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1


5.3::Critical Path Report for (Klok:R vs. Klok:R)
*************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989351p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  989351  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2299   4589  989351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (UART_RCX_IntClock:R vs. UART_RCX_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066138p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_2\/q                      macrocell47     1250   1250  1066138  RISE       1
\UART_RCX:BUART:counter_load_not\/main_3           macrocell13     4096   5346  1066138  RISE       1
\UART_RCX:BUART:counter_load_not\/q                macrocell13     3350   8696  1066138  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2309  11005  1066138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (UART_TRX_IntClock:R vs. UART_TRX_IntClock:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TRX:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066591p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11383
-------------------------------------   ----- 
End-of-path arrival time (ps)           11383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_3\/q            macrocell33   1250   1250  1066591  RISE       1
\UART_TRX:BUART:rx_counter_load\/main_2  macrocell5    4471   5721  1066591  RISE       1
\UART_TRX:BUART:rx_counter_load\/q       macrocell5    3350   9071  1066591  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/load   count7cell    2312  11383  1066591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TRX(0)/fb
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22000p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16157
-------------------------------------   ----- 
End-of-path arrival time (ps)           16157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb                                 iocell5       2133   2133  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_0          macrocell6    8060  10193  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/q               macrocell6    3350  13543  22000  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_3  macrocell41   2614  16157  22000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TRX(0)/fb
Path End       : \UART_TRX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 22007p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16150
-------------------------------------   ----- 
End-of-path arrival time (ps)           16150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb                         iocell5       2133   2133  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_0  macrocell6    8060  10193  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/q       macrocell6    3350  13543  22000  RISE       1
\UART_TRX:BUART:rx_state_0\/main_3   macrocell31   2606  16150  22007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TRX(0)/fb
Path End       : \UART_TRX:BUART:rx_status_3\/main_3
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 22007p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16150
-------------------------------------   ----- 
End-of-path arrival time (ps)           16150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb                         iocell5       2133   2133  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_0  macrocell6    8060  10193  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/q       macrocell6    3350  13543  22000  RISE       1
\UART_TRX:BUART:rx_status_3\/main_3  macrocell40   2606  16150  22007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TRX(0)/fb
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 22007p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16150
-------------------------------------   ----- 
End-of-path arrival time (ps)           16150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb                           iocell5       2133   2133  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_0    macrocell6    8060  10193  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/q         macrocell6    3350  13543  22000  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_3  macrocell43   2606  16150  22007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TRX(0)/fb
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22347p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15849
-------------------------------------   ----- 
End-of-path arrival time (ps)           15849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb                                iocell5         2133   2133  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/main_0         macrocell6      8060  10193  22000  RISE       1
\UART_TRX:BUART:rx_postpoll\/q              macrocell6      3350  13543  22000  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2306  15849  22347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 23861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14295
-------------------------------------   ----- 
End-of-path arrival time (ps)           14295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell10      2105   2105  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   4690   6795  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  10145  23861  RISE       1
\UART_RCX:BUART:rx_status_3\/main_3  macrocell60   4150  14295  23861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 23861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14295
-------------------------------------   ----- 
End-of-path arrival time (ps)           14295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                                 iocell10      2105   2105  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0          macrocell17   4690   6795  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/q               macrocell17   3350  10145  23861  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_3  macrocell61   4150  14295  23861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell61         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 23861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14295
-------------------------------------   ----- 
End-of-path arrival time (ps)           14295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                           iocell10      2105   2105  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0    macrocell17   4690   6795  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/q         macrocell17   3350  10145  23861  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_3  macrocell63   4150  14295  23861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 24779p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13378
-------------------------------------   ----- 
End-of-path arrival time (ps)           13378
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell10      2105   2105  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0  macrocell17   4690   6795  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/q       macrocell17   3350  10145  23861  RISE       1
\UART_RCX:BUART:rx_state_0\/main_3   macrocell51   3233  13378  24779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24823p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                                iocell10        2105   2105  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/main_0         macrocell17     4690   6795  23861  RISE       1
\UART_RCX:BUART:rx_postpoll\/q              macrocell17     3350  10145  23861  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   3228  13374  24823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TRX(0)/fb
Path End       : \UART_TRX:BUART:rx_state_2\/main_5
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 28871p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9286
-------------------------------------   ---- 
End-of-path arrival time (ps)           9286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb                        iocell5       2133   2133  22000  RISE       1
\UART_TRX:BUART:rx_state_2\/main_5  macrocell34   7153   9286  28871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TRX(0)/fb
Path End       : \UART_TRX:BUART:rx_last\/main_0
Capture Clock  : \UART_TRX:BUART:rx_last\/clock_0
Path slack     : 28871p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9286
-------------------------------------   ---- 
End-of-path arrival time (ps)           9286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb                     iocell5       2133   2133  22000  RISE       1
\UART_TRX:BUART:rx_last\/main_0  macrocell42   7153   9286  28871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_last\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TRX(0)/fb
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 30372p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb     iocell5       2133   2133  22000  RISE       1
MODIN3_1/main_2  macrocell37   5652   7785  30372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TRX(0)/fb
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 30372p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TRX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TRX(0)/in_clock                                          iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_TRX(0)/fb     iocell5       2133   2133  22000  RISE       1
MODIN3_0/main_2  macrocell38   5652   7785  30372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 30471p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                        iocell10      2105   2105  23861  RISE       1
\UART_RCX:BUART:rx_state_2\/main_0  macrocell54   5581   7686  30471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:rx_last\/main_0
Capture Clock  : \UART_RCX:BUART:rx_last\/clock_0
Path slack     : 30471p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                     iocell10      2105   2105  23861  RISE       1
\UART_RCX:BUART:rx_last\/main_0  macrocell62   5581   7686  30471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_last\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:pollcount_1\/main_0
Capture Clock  : \UART_RCX:BUART:pollcount_1\/clock_0
Path slack     : 31361p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell10      2105   2105  23861  RISE       1
\UART_RCX:BUART:pollcount_1\/main_0  macrocell57   4690   6795  31361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_1\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RCX(0)/fb
Path End       : \UART_RCX:BUART:pollcount_0\/main_0
Capture Clock  : \UART_RCX:BUART:pollcount_0\/clock_0
Path slack     : 31361p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RCX_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RCX(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RCX(0)/fb                         iocell10      2105   2105  23861  RISE       1
\UART_RCX:BUART:pollcount_0\/main_0  macrocell58   4690   6795  31361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_0\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989351p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  989351  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2299   4589  989351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989354p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  989354  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2296   4586  989354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:runmode_enable\/q
Path End       : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 990103p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:runmode_enable\/q        macrocell22     1250   1250  990103  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2587   3837  990103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:runmode_enable\/q
Path End       : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 990392p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -6060
--------------------------------------   ------- 
End-of-path required time (ps)            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:runmode_enable\/q        macrocell20     1250   1250  990392  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2298   3548  990392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1248/main_1
Capture Clock  : Net_1248/clock_0
Path slack     : 991097p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  991097  RISE       1
Net_1248/main_1                               macrocell21     2883   5393  991097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1248/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1262/main_1
Capture Clock  : Net_1262/clock_0
Path slack     : 991675p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  991675  RISE       1
Net_1262/main_1                                macrocell23     2305   4815  991675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1262/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:runmode_enable\/q
Path End       : Net_1248/main_0
Capture Clock  : Net_1248/clock_0
Path slack     : 992049p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:runmode_enable\/q  macrocell20   1250   1250  990392  RISE       1
Net_1248/main_0                          macrocell21   3191   4441  992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1248/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenLinks:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VermogenLinks:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VermogenLinks:PWMUDB:runmode_enable\/clock_0
Path slack     : 992387p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:genblk1:ctrlreg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\VermogenLinks:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992387  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/main_0      macrocell20    2893   4103  992387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenLinks:PWMUDB:runmode_enable\/clock_0              macrocell20         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:runmode_enable\/q
Path End       : Net_1262/main_0
Capture Clock  : Net_1262/clock_0
Path slack     : 992661p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:runmode_enable\/q  macrocell22   1250   1250  990103  RISE       1
Net_1262/main_0                           macrocell23   2579   3829  992661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1262/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VermogenRechts:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VermogenRechts:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VermogenRechts:PWMUDB:runmode_enable\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Klok:R#1 vs. Klok:R#2)   1000000
- Setup time                               -3510
--------------------------------------   ------- 
End-of-path required time (ps)            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:genblk1:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\VermogenRechts:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992954  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/main_0      macrocell22    2326   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VermogenRechts:PWMUDB:runmode_enable\/clock_0             macrocell22         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066138p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_2\/q                      macrocell47     1250   1250  1066138  RISE       1
\UART_RCX:BUART:counter_load_not\/main_3           macrocell13     4096   5346  1066138  RISE       1
\UART_RCX:BUART:counter_load_not\/q                macrocell13     3350   8696  1066138  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2309  11005  1066138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RCX:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066172p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11801
-------------------------------------   ----- 
End-of-path arrival time (ps)           11801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_0\/q            macrocell51   1250   1250  1066172  RISE       1
\UART_RCX:BUART:rx_counter_load\/main_1  macrocell16   4891   6141  1066172  RISE       1
\UART_RCX:BUART:rx_counter_load\/q       macrocell16   3350   9491  1066172  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/load   count7cell    2310  11801  1066172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TRX:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066591p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11383
-------------------------------------   ----- 
End-of-path arrival time (ps)           11383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_3\/q            macrocell33   1250   1250  1066591  RISE       1
\UART_TRX:BUART:rx_counter_load\/main_2  macrocell5    4471   5721  1066591  RISE       1
\UART_TRX:BUART:rx_counter_load\/q       macrocell5    3350   9071  1066591  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/load   count7cell    2312  11383  1066591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066759p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_0\/q                      macrocell26     1250   1250  1066759  RISE       1
\UART_TRX:BUART:counter_load_not\/main_1           macrocell2      3473   4723  1066759  RISE       1
\UART_TRX:BUART:counter_load_not\/q                macrocell2      3350   8073  1066759  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2311  10384  1066759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069749p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_0\/q                macrocell51     1250   1250  1066172  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   6324   7574  1069749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RCX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RCX:BUART:sTX:TxSts\/clock
Path slack     : 1069942p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12892
-------------------------------------   ----- 
End-of-path arrival time (ps)           12892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1069942  RISE       1
\UART_RCX:BUART:tx_status_0\/main_3                 macrocell14     3648   7228  1069942  RISE       1
\UART_RCX:BUART:tx_status_0\/q                      macrocell14     3350  10578  1069942  RISE       1
\UART_RCX:BUART:sTX:TxSts\/status_0                 statusicell3    2313  12892  1069942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TRX:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_TRX:BUART:sRX:RxSts\/clock
Path slack     : 1069956p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12878
-------------------------------------   ----- 
End-of-path arrival time (ps)           12878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1069956  RISE       1
\UART_TRX:BUART:rx_status_4\/main_1                 macrocell7      3629   7209  1069956  RISE       1
\UART_TRX:BUART:rx_status_4\/q                      macrocell7      3350  10559  1069956  RISE       1
\UART_TRX:BUART:sRX:RxSts\/status_4                 statusicell2    2318  12878  1069956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TRX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TRX:BUART:sTX:TxSts\/clock
Path slack     : 1070326p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12507
-------------------------------------   ----- 
End-of-path arrival time (ps)           12507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070326  RISE       1
\UART_TRX:BUART:tx_status_0\/main_3                 macrocell3      3254   6834  1070326  RISE       1
\UART_TRX:BUART:tx_status_0\/q                      macrocell3      3350  10184  1070326  RISE       1
\UART_TRX:BUART:sTX:TxSts\/status_0                 statusicell1    2323  12507  1070326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RCX:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RCX:BUART:sRX:RxSts\/clock
Path slack     : 1070667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12167
-------------------------------------   ----- 
End-of-path arrival time (ps)           12167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1070667  RISE       1
\UART_RCX:BUART:rx_status_4\/main_1                 macrocell18     2926   6506  1070667  RISE       1
\UART_RCX:BUART:rx_status_4\/q                      macrocell18     3350   9856  1070667  RISE       1
\UART_RCX:BUART:sRX:RxSts\/status_4                 statusicell4    2311  12167  1070667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071044p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_0\/q                macrocell31     1250   1250  1067286  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   5029   6279  1071044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071209p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q         macrocell29     1250   1250  1066752  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   4864   6114  1071209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071585p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q          macrocell35     1250   1250  1071585  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   4488   5738  1071585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TRX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071590p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5733
-------------------------------------   ---- 
End-of-path arrival time (ps)           5733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_0\/q                macrocell26     1250   1250  1066759  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   4483   5733  1071590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 1071688p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8136
-------------------------------------   ---- 
End-of-path arrival time (ps)           8136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_0\/q       macrocell51   1250   1250  1066172  RISE       1
\UART_RCX:BUART:rx_state_0\/main_1  macrocell51   6886   8136  1071688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 1071688p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8136
-------------------------------------   ---- 
End-of-path arrival time (ps)           8136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_0\/q       macrocell51   1250   1250  1066172  RISE       1
\UART_RCX:BUART:rx_state_3\/main_1  macrocell53   6886   8136  1071688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071688p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8136
-------------------------------------   ---- 
End-of-path arrival time (ps)           8136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_0\/q               macrocell51   1250   1250  1066172  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_1  macrocell56   6886   8136  1071688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell56         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072078p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q          macrocell55     1250   1250  1072078  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   3996   5246  1072078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TRX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 1072086p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7737
-------------------------------------   ---- 
End-of-path arrival time (ps)           7737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070326  RISE       1
\UART_TRX:BUART:tx_state_0\/main_3                  macrocell26     4157   7737  1072086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RCX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072475p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_0\/q                macrocell46     1250   1250  1066643  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   3598   4848  1072475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TRX:BUART:txn\/main_3
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 1072548p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  1072548  RISE       1
\UART_TRX:BUART:txn\/main_3                macrocell24     2906   7276  1072548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RCX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 1072595p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1069942  RISE       1
\UART_RCX:BUART:tx_state_0\/main_3                  macrocell46     3648   7228  1072595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 1072649p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_0\/q       macrocell31   1250   1250  1067286  RISE       1
\UART_TRX:BUART:rx_state_2\/main_1  macrocell34   5924   7174  1072649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072649p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_0\/q               macrocell31   1250   1250  1067286  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_1  macrocell36   5924   7174  1072649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TRX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072669p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067791  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   4464   4654  1072669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072683p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q         macrocell49     1250   1250  1067829  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   3390   4640  1072683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TRX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072766p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_1\/q                macrocell25     1250   1250  1066950  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   3307   4557  1072766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:TxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 1072770p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7053
-------------------------------------   ---- 
End-of-path arrival time (ps)           7053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_2\/q       macrocell54   1250   1250  1066686  RISE       1
\UART_RCX:BUART:rx_state_0\/main_5  macrocell51   5803   7053  1072770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 1072770p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7053
-------------------------------------   ---- 
End-of-path arrival time (ps)           7053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_2\/q       macrocell54   1250   1250  1066686  RISE       1
\UART_RCX:BUART:rx_state_3\/main_4  macrocell53   5803   7053  1072770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072770p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7053
-------------------------------------   ---- 
End-of-path arrival time (ps)           7053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_2\/q               macrocell54   1250   1250  1066686  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_3  macrocell56   5803   7053  1072770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell56         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 1072780p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7043
-------------------------------------   ---- 
End-of-path arrival time (ps)           7043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_3\/q       macrocell33   1250   1250  1066591  RISE       1
\UART_TRX:BUART:rx_state_2\/main_3  macrocell34   5793   7043  1072780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072780p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7043
-------------------------------------   ---- 
End-of-path arrival time (ps)           7043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_3\/q               macrocell33   1250   1250  1066591  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_2  macrocell36   5793   7043  1072780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RCX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072844p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_1\/q                macrocell45     1250   1250  1067009  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   3230   4480  1072844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_2
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 1073107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  1072078  RISE       1
\UART_RCX:BUART:rx_status_2\/main_2  macrocell59   5467   6717  1073107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 1073107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  1072078  RISE       1
\UART_RCX:BUART:rx_status_3\/main_2  macrocell60   5467   6717  1073107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1073107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q          macrocell55   1250   1250  1072078  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_2  macrocell61   5467   6717  1073107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell61         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 1073107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q    macrocell55   1250   1250  1072078  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_2  macrocell63   5467   6717  1073107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RCX:BUART:txn\/main_3
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   4370   4370  1073152  RISE       1
\UART_RCX:BUART:txn\/main_3                macrocell44     2302   6672  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1073155p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6669
-------------------------------------   ---- 
End-of-path arrival time (ps)           6669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073155  RISE       1
MODIN3_1/main_1                            macrocell37   4729   6669  1073155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1073155p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6669
-------------------------------------   ---- 
End-of-path arrival time (ps)           6669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073155  RISE       1
MODIN3_0/main_1                            macrocell38   4729   6669  1073155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1073158p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073158  RISE       1
MODIN3_1/main_0                            macrocell37   4726   6666  1073158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1073158p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073158  RISE       1
MODIN3_0/main_0                            macrocell38   4726   6666  1073158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_4
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 1073237p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_2\/q        macrocell54   1250   1250  1066686  RISE       1
\UART_RCX:BUART:rx_status_2\/main_4  macrocell59   5336   6586  1073237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 1073237p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_2\/q        macrocell54   1250   1250  1066686  RISE       1
\UART_RCX:BUART:rx_status_3\/main_5  macrocell60   5336   6586  1073237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1073237p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_2\/q                macrocell54   1250   1250  1066686  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_5  macrocell61   5336   6586  1073237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell61         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 1073237p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_2\/q          macrocell54   1250   1250  1066686  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_5  macrocell63   5336   6586  1073237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 1073520p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071585  RISE       1
\UART_TRX:BUART:rx_state_0\/main_2   macrocell31   5054   6304  1073520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 1073520p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071585  RISE       1
\UART_TRX:BUART:rx_state_3\/main_2   macrocell33   5054   6304  1073520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_2
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 1073520p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071585  RISE       1
\UART_TRX:BUART:rx_status_3\/main_2  macrocell40   5054   6304  1073520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 1073520p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q    macrocell35   1250   1250  1071585  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_2  macrocell43   5054   6304  1073520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 1073526p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6298
-------------------------------------   ---- 
End-of-path arrival time (ps)           6298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_0\/q       macrocell31   1250   1250  1067286  RISE       1
\UART_TRX:BUART:rx_state_0\/main_1  macrocell31   5048   6298  1073526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_1
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 1073526p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6298
-------------------------------------   ---- 
End-of-path arrival time (ps)           6298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_0\/q       macrocell31   1250   1250  1067286  RISE       1
\UART_TRX:BUART:rx_state_3\/main_1  macrocell33   5048   6298  1073526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_1
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 1073526p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6298
-------------------------------------   ---- 
End-of-path arrival time (ps)           6298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_0\/q        macrocell31   1250   1250  1067286  RISE       1
\UART_TRX:BUART:rx_status_3\/main_1  macrocell40   5048   6298  1073526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 1073526p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6298
-------------------------------------   ---- 
End-of-path arrival time (ps)           6298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_0\/q          macrocell31   1250   1250  1067286  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_1  macrocell43   5048   6298  1073526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_4
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 1073530p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_3\/q       macrocell33   1250   1250  1066591  RISE       1
\UART_TRX:BUART:rx_state_0\/main_4  macrocell31   5043   6293  1073530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 1073530p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_3\/q       macrocell33   1250   1250  1066591  RISE       1
\UART_TRX:BUART:rx_state_3\/main_3  macrocell33   5043   6293  1073530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_4
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 1073530p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_3\/q        macrocell33   1250   1250  1066591  RISE       1
\UART_TRX:BUART:rx_status_3\/main_4  macrocell40   5043   6293  1073530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 1073530p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_3\/q          macrocell33   1250   1250  1066591  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_4  macrocell43   5043   6293  1073530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_3
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 1073585p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_3\/q        macrocell53   1250   1250  1067418  RISE       1
\UART_RCX:BUART:rx_status_2\/main_3  macrocell59   4988   6238  1073585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 1073585p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_3\/q        macrocell53   1250   1250  1067418  RISE       1
\UART_RCX:BUART:rx_status_3\/main_4  macrocell60   4988   6238  1073585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1073585p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_3\/q                macrocell53   1250   1250  1067418  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_4  macrocell61   4988   6238  1073585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell61         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 1073585p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_3\/q          macrocell53   1250   1250  1067418  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_4  macrocell63   4988   6238  1073585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_1
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 1073604p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_0\/q        macrocell51   1250   1250  1066172  RISE       1
\UART_RCX:BUART:rx_status_2\/main_1  macrocell59   4970   6220  1073604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 1073604p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_0\/q        macrocell51   1250   1250  1066172  RISE       1
\UART_RCX:BUART:rx_status_3\/main_1  macrocell60   4970   6220  1073604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1073604p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_0\/q                macrocell51   1250   1250  1066172  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_1  macrocell61   4970   6220  1073604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell61         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 1073604p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_0\/q          macrocell51   1250   1250  1066172  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_1  macrocell63   4970   6220  1073604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_5
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 1073680p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_2\/q       macrocell34   1250   1250  1066724  RISE       1
\UART_TRX:BUART:rx_state_0\/main_5  macrocell31   4894   6144  1073680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_4
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 1073680p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_2\/q       macrocell34   1250   1250  1066724  RISE       1
\UART_TRX:BUART:rx_state_3\/main_4  macrocell33   4894   6144  1073680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_5
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 1073680p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_2\/q        macrocell34   1250   1250  1066724  RISE       1
\UART_TRX:BUART:rx_status_3\/main_5  macrocell40   4894   6144  1073680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 1073680p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_2\/q          macrocell34   1250   1250  1066724  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_5  macrocell43   4894   6144  1073680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 1073682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_0\/q         macrocell51   1250   1250  1066172  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_1  macrocell52   4891   6141  1073682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_0\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 1073682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_0\/q       macrocell51   1250   1250  1066172  RISE       1
\UART_RCX:BUART:rx_state_2\/main_2  macrocell54   4891   6141  1073682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:txn\/main_4
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 1073925p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_2\/q  macrocell47   1250   1250  1066138  RISE       1
\UART_RCX:BUART:txn\/main_4    macrocell44   4648   5898  1073925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 1074025p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q   macrocell55   1250   1250  1072078  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_2  macrocell52   4548   5798  1074025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 1074025p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  1072078  RISE       1
\UART_RCX:BUART:rx_state_2\/main_3   macrocell54   4548   5798  1074025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RCX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3277
-------------------------------------   ---- 
End-of-path arrival time (ps)           3277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  1068343  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell6   3087   3277  1074047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 1074102p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_3\/q         macrocell33   1250   1250  1066591  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_3  macrocell32   4471   5721  1074102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_3
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 1074102p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_3\/q        macrocell33   1250   1250  1066591  RISE       1
\UART_TRX:BUART:rx_status_2\/main_3  macrocell39   4471   5721  1074102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_3\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1074102p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_3\/q                macrocell33   1250   1250  1066591  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_4  macrocell41   4471   5721  1074102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:txn\/main_2
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 1074159p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_0\/q  macrocell26   1250   1250  1066759  RISE       1
\UART_TRX:BUART:txn\/main_2    macrocell24   4414   5664  1074159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 1074196p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_2\/q         macrocell54   1250   1250  1066686  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_4  macrocell52   4378   5628  1074196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_2\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 1074196p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_2\/q       macrocell54   1250   1250  1066686  RISE       1
\UART_RCX:BUART:rx_state_2\/main_5  macrocell54   4378   5628  1074196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 1074236p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_2\/q         macrocell34   1250   1250  1066724  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_4  macrocell32   4338   5588  1074236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_4
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 1074236p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_2\/q        macrocell34   1250   1250  1066724  RISE       1
\UART_TRX:BUART:rx_status_2\/main_4  macrocell39   4338   5588  1074236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1074236p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_2\/q                macrocell34   1250   1250  1066724  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_5  macrocell41   4338   5588  1074236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 1074264p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1066752  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_0  macrocell32   4309   5559  1074264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_0
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 1074264p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1066752  RISE       1
\UART_TRX:BUART:rx_status_2\/main_0   macrocell39   4309   5559  1074264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1074264p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q         macrocell29   1250   1250  1066752  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_0  macrocell41   4309   5559  1074264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:txn\/main_1
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 1074381p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_1\/q  macrocell25   1250   1250  1066950  RISE       1
\UART_TRX:BUART:txn\/main_1    macrocell24   4192   5442  1074381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_0
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 1074415p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  1067829  RISE       1
\UART_RCX:BUART:rx_status_2\/main_0   macrocell59   4158   5408  1074415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RCX:BUART:rx_status_3\/clock_0
Path slack     : 1074415p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  1067829  RISE       1
\UART_RCX:BUART:rx_status_3\/main_0   macrocell60   4158   5408  1074415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1074415p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q         macrocell49   1250   1250  1067829  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_0  macrocell61   4158   5408  1074415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell61         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 1074415p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q   macrocell49   1250   1250  1067829  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_0  macrocell63   4158   5408  1074415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 1074477p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_2\/q       macrocell47   1250   1250  1066138  RISE       1
\UART_RCX:BUART:tx_state_1\/main_3  macrocell45   4096   5346  1074477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 1074477p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_2\/q       macrocell47   1250   1250  1066138  RISE       1
\UART_RCX:BUART:tx_state_0\/main_4  macrocell46   4096   5346  1074477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 1074488p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  1071585  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_2  macrocell32   4086   5336  1074488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_2
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 1074488p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071585  RISE       1
\UART_TRX:BUART:rx_status_2\/main_2  macrocell39   4086   5336  1074488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1074488p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q          macrocell35   1250   1250  1071585  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_2  macrocell41   4086   5336  1074488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_0\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 1074659p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1066752  RISE       1
\UART_TRX:BUART:rx_state_0\/main_0    macrocell31   3914   5164  1074659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_3\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 1074659p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1066752  RISE       1
\UART_TRX:BUART:rx_state_3\/main_0    macrocell33   3914   5164  1074659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_status_3\/main_0
Capture Clock  : \UART_TRX:BUART:rx_status_3\/clock_0
Path slack     : 1074659p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1066752  RISE       1
\UART_TRX:BUART:rx_status_3\/main_0   macrocell40   3914   5164  1074659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 1074659p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q   macrocell29   1250   1250  1066752  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_0  macrocell43   3914   5164  1074659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 1074667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_0\/q      macrocell26   1250   1250  1066759  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_1  macrocell28   3907   5157  1074667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 1074667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_0\/q          macrocell26   1250   1250  1066759  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_2  macrocell30   3907   5157  1074667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TRX:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_TRX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074668p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073155  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/main_1   macrocell35   3215   5155  1074668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TRX:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_TRX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074670p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073158  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/main_0   macrocell35   3213   5153  1074670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_TRX:BUART:rx_load_fifo\/clock_0
Path slack     : 1074798p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_0\/q         macrocell31   1250   1250  1067286  RISE       1
\UART_TRX:BUART:rx_load_fifo\/main_1  macrocell32   3776   5026  1074798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_1
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 1074798p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_0\/q        macrocell31   1250   1250  1067286  RISE       1
\UART_TRX:BUART:rx_status_2\/main_1  macrocell39   3776   5026  1074798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_0\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1074798p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_0\/q                macrocell31   1250   1250  1067286  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_1  macrocell41   3776   5026  1074798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 1074928p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_3\/q         macrocell53   1250   1250  1067418  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_3  macrocell52   3646   4896  1074928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 1074928p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_3\/q       macrocell53   1250   1250  1067418  RISE       1
\UART_RCX:BUART:rx_state_2\/main_4  macrocell54   3646   4896  1074928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 1074971p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  1072078  RISE       1
\UART_RCX:BUART:rx_state_0\/main_2   macrocell51   3602   4852  1074971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_bitclk_enable\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 1074971p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  1072078  RISE       1
\UART_RCX:BUART:rx_state_3\/main_2   macrocell53   3602   4852  1074971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RCX:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RCX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074973p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074973  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/main_2   macrocell55   2910   4850  1074973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 1074982p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_0\/q       macrocell46   1250   1250  1066643  RISE       1
\UART_RCX:BUART:tx_state_1\/main_1  macrocell45   3591   4841  1074982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 1074982p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_0\/q       macrocell46   1250   1250  1066643  RISE       1
\UART_RCX:BUART:tx_state_0\/main_1  macrocell46   3591   4841  1074982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_TRX:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_TRX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074989p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074989  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/main_2   macrocell35   2895   4835  1074989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RCX:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RCX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074990  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/main_1   macrocell55   2894   4834  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RCX:BUART:pollcount_1\/main_2
Capture Clock  : \UART_RCX:BUART:pollcount_1\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074990  RISE       1
\UART_RCX:BUART:pollcount_1\/main_2        macrocell57   2894   4834  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_1\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RCX:BUART:pollcount_0\/main_2
Capture Clock  : \UART_RCX:BUART:pollcount_0\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074990  RISE       1
\UART_RCX:BUART:pollcount_0\/main_2        macrocell58   2894   4834  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_0\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RCX:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RCX:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074991  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/main_0   macrocell55   2892   4832  1074991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_bitclk_enable\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RCX:BUART:pollcount_1\/main_1
Capture Clock  : \UART_RCX:BUART:pollcount_1\/clock_0
Path slack     : 1074991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074991  RISE       1
\UART_RCX:BUART:pollcount_1\/main_1        macrocell57   2892   4832  1074991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_1\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RCX:BUART:pollcount_0\/main_1
Capture Clock  : \UART_RCX:BUART:pollcount_0\/clock_0
Path slack     : 1074991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074991  RISE       1
\UART_RCX:BUART:pollcount_0\/main_1        macrocell58   2892   4832  1074991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_0\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:txn\/main_6
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 1075010p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q  macrocell28   1250   1250  1075010  RISE       1
\UART_TRX:BUART:txn\/main_6   macrocell24   3563   4813  1075010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:txn\/main_4
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_2\/q  macrocell27   1250   1250  1067629  RISE       1
\UART_TRX:BUART:txn\/main_4    macrocell24   3525   4775  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 1075100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_0\/q       macrocell26   1250   1250  1066759  RISE       1
\UART_TRX:BUART:tx_state_1\/main_1  macrocell25   3473   4723  1075100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 1075100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_0\/q       macrocell26   1250   1250  1066759  RISE       1
\UART_TRX:BUART:tx_state_0\/main_1  macrocell26   3473   4723  1075100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_0\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 1075100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_0\/q       macrocell26   1250   1250  1066759  RISE       1
\UART_TRX:BUART:tx_state_2\/main_1  macrocell27   3473   4723  1075100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 1075123p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_0\/q       macrocell46   1250   1250  1066643  RISE       1
\UART_RCX:BUART:tx_state_2\/main_1  macrocell47   3450   4700  1075123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 1075123p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_0\/q      macrocell46   1250   1250  1066643  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_1  macrocell48   3450   4700  1075123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 1075123p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_0\/q          macrocell46   1250   1250  1066643  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_2  macrocell50   3450   4700  1075123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  1067829  RISE       1
\UART_RCX:BUART:rx_state_0\/main_0    macrocell51   3411   4661  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  1067829  RISE       1
\UART_RCX:BUART:rx_state_3\/main_0    macrocell53   3411   4661  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q        macrocell49   1250   1250  1067829  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_0  macrocell56   3411   4661  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell56         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_0\/q
Path End       : \UART_RCX:BUART:txn\/main_2
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_0\/q  macrocell46   1250   1250  1066643  RISE       1
\UART_RCX:BUART:txn\/main_2    macrocell44   3411   4661  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 1075290p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_2\/q       macrocell47   1250   1250  1066138  RISE       1
\UART_RCX:BUART:tx_state_2\/main_3  macrocell47   3283   4533  1075290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 1075290p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_2\/q      macrocell47   1250   1250  1066138  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_3  macrocell48   3283   4533  1075290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_2\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 1075290p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_2\/q          macrocell47   1250   1250  1066138  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_3  macrocell50   3283   4533  1075290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 1075291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_1\/q       macrocell25   1250   1250  1066950  RISE       1
\UART_TRX:BUART:tx_state_1\/main_0  macrocell25   3282   4532  1075291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 1075291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_1\/q       macrocell25   1250   1250  1066950  RISE       1
\UART_TRX:BUART:tx_state_0\/main_0  macrocell26   3282   4532  1075291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 1075291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_1\/q       macrocell25   1250   1250  1066950  RISE       1
\UART_TRX:BUART:tx_state_2\/main_0  macrocell27   3282   4532  1075291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 1075295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_1\/q      macrocell25   1250   1250  1066950  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_0  macrocell28   3279   4529  1075295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_1\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 1075295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_1\/q          macrocell25   1250   1250  1066950  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_1  macrocell30   3279   4529  1075295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RCX:BUART:rx_load_fifo\/clock_0
Path slack     : 1075339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  1067829  RISE       1
\UART_RCX:BUART:rx_load_fifo\/main_0  macrocell52   3235   4485  1075339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 1075339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  1067829  RISE       1
\UART_RCX:BUART:rx_state_2\/main_1    macrocell54   3235   4485  1075339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 1075346p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_1\/q       macrocell45   1250   1250  1067009  RISE       1
\UART_RCX:BUART:tx_state_2\/main_0  macrocell47   3228   4478  1075346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 1075346p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_1\/q      macrocell45   1250   1250  1067009  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_0  macrocell48   3228   4478  1075346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 1075346p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_1\/q          macrocell45   1250   1250  1067009  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_1  macrocell50   3228   4478  1075346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 1075348p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_1\/q       macrocell45   1250   1250  1067009  RISE       1
\UART_RCX:BUART:tx_state_1\/main_0  macrocell45   3225   4475  1075348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 1075348p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_1\/q       macrocell45   1250   1250  1067009  RISE       1
\UART_RCX:BUART:tx_state_0\/main_0  macrocell46   3225   4475  1075348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:txn\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 1075350p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:txn\/q                 macrocell24   1250   1250  1075350  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_0  macrocell30   3223   4473  1075350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_state_1\/q
Path End       : \UART_RCX:BUART:txn\/main_1
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 1075352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_state_1\/q  macrocell45   1250   1250  1067009  RISE       1
\UART_RCX:BUART:txn\/main_1    macrocell44   3221   4471  1075352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_parity_bit\/q
Path End       : \UART_TRX:BUART:txn\/main_7
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 1075359p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_parity_bit\/q  macrocell30   1250   1250  1075359  RISE       1
\UART_TRX:BUART:txn\/main_7       macrocell24   3214   4464  1075359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 1075466p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_3\/q       macrocell53   1250   1250  1067418  RISE       1
\UART_RCX:BUART:rx_state_0\/main_4  macrocell51   3108   4358  1075466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 1075466p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_3\/q       macrocell53   1250   1250  1067418  RISE       1
\UART_RCX:BUART:rx_state_3\/main_3  macrocell53   3108   4358  1075466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_state_3\/q
Path End       : \UART_RCX:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RCX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075466p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_state_3\/q               macrocell53   1250   1250  1067418  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/main_2  macrocell56   3108   4358  1075466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_stop1_reg\/clock_0                macrocell56         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RCX:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 1075545p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075545  RISE       1
\UART_RCX:BUART:rx_state_0\/main_8         macrocell51   2339   4279  1075545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RCX:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 1075545p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075545  RISE       1
\UART_RCX:BUART:rx_state_3\/main_7         macrocell53   2339   4279  1075545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RCX:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 1075554p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075554  RISE       1
\UART_RCX:BUART:rx_state_0\/main_7         macrocell51   2330   4270  1075554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RCX:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 1075554p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075554  RISE       1
\UART_RCX:BUART:rx_state_3\/main_6         macrocell53   2330   4270  1075554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TRX:BUART:rx_state_0\/main_8
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 1075565p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075565  RISE       1
\UART_TRX:BUART:rx_state_0\/main_8         macrocell31   2318   4258  1075565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TRX:BUART:rx_state_3\/main_7
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 1075565p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075565  RISE       1
\UART_TRX:BUART:rx_state_3\/main_7         macrocell33   2318   4258  1075565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TRX:BUART:rx_state_0\/main_7
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075567  RISE       1
\UART_TRX:BUART:rx_state_0\/main_7         macrocell31   2316   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TRX:BUART:rx_state_3\/main_6
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075567  RISE       1
\UART_TRX:BUART:rx_state_3\/main_6         macrocell33   2316   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TRX:BUART:rx_state_0\/main_6
Capture Clock  : \UART_TRX:BUART:rx_state_0\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075569  RISE       1
\UART_TRX:BUART:rx_state_0\/main_6         macrocell31   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RCX:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RCX:BUART:rx_state_0\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075569  RISE       1
\UART_RCX:BUART:rx_state_0\/main_6         macrocell51   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TRX:BUART:rx_state_3\/main_5
Capture Clock  : \UART_TRX:BUART:rx_state_3\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075569  RISE       1
\UART_TRX:BUART:rx_state_3\/main_5         macrocell33   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RCX:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RCX:BUART:rx_state_3\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075569  RISE       1
\UART_RCX:BUART:rx_state_3\/main_5         macrocell53   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_3\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 1075644p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q           macrocell28   1250   1250  1075010  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_4  macrocell30   2930   4180  1075644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 1075646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q        macrocell28   1250   1250  1075010  RISE       1
\UART_TRX:BUART:tx_state_1\/main_4  macrocell25   2928   4178  1075646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_6
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 1075646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q        macrocell28   1250   1250  1075010  RISE       1
\UART_TRX:BUART:tx_state_0\/main_6  macrocell26   2928   4178  1075646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_bitclk\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 1075646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_bitclk\/q        macrocell28   1250   1250  1075010  RISE       1
\UART_TRX:BUART:tx_state_2\/main_4  macrocell27   2928   4178  1075646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:txn\/main_6
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 1075652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q  macrocell48   1250   1250  1075652  RISE       1
\UART_RCX:BUART:txn\/main_6   macrocell44   2921   4171  1075652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 1075655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q        macrocell48   1250   1250  1075652  RISE       1
\UART_RCX:BUART:tx_state_2\/main_4  macrocell47   2919   4169  1075655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 1075655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q           macrocell48   1250   1250  1075652  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_4  macrocell50   2919   4169  1075655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 1075656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q        macrocell48   1250   1250  1075652  RISE       1
\UART_RCX:BUART:tx_state_1\/main_4  macrocell45   2917   4167  1075656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_bitclk\/q
Path End       : \UART_RCX:BUART:tx_state_0\/main_6
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 1075656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_bitclk\/q        macrocell48   1250   1250  1075652  RISE       1
\UART_RCX:BUART:tx_state_0\/main_6  macrocell46   2917   4167  1075656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 1075715p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067791  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_2                macrocell28     3919   4109  1075715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_load_fifo\/q
Path End       : \UART_TRX:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_TRX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075728p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_load_fifo\/q            macrocell32     1250   1250  1070330  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   3226   4476  1075728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_parity_bit\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 1075772p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_parity_bit\/q       macrocell50   1250   1250  1075772  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_5  macrocell50   2801   4051  1075772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_bit\/q
Path End       : \UART_TRX:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART_TRX:BUART:rx_parity_bit\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_parity_bit\/q       macrocell43   1250   1250  1075778  RISE       1
\UART_TRX:BUART:rx_parity_bit\/main_6  macrocell43   2795   4045  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_bit\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_bit\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_parity_bit\/q             macrocell43   1250   1250  1075778  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_7  macrocell41   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:txn\/q
Path End       : \UART_RCX:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART_RCX:BUART:tx_parity_bit\/clock_0
Path slack     : 1075793p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:txn\/q                 macrocell44   1250   1250  1075793  RISE       1
\UART_RCX:BUART:tx_parity_bit\/main_0  macrocell50   2780   4030  1075793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:txn\/q
Path End       : \UART_RCX:BUART:txn\/main_0
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:txn\/q       macrocell44   1250   1250  1075793  RISE       1
\UART_RCX:BUART:txn\/main_0  macrocell44   2778   4028  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:tx_parity_bit\/q
Path End       : \UART_RCX:BUART:txn\/main_7
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_parity_bit\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:tx_parity_bit\/q  macrocell50   1250   1250  1075772  RISE       1
\UART_RCX:BUART:txn\/main_7       macrocell44   2776   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1075935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q       macrocell37   1250   1250  1067713  RISE       1
MODIN3_1/main_3  macrocell37   2638   3888  1075935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_4
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 1075940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_2\/q       macrocell34   1250   1250  1066724  RISE       1
\UART_TRX:BUART:rx_state_2\/main_4  macrocell34   2634   3884  1075940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_state_2\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_state_2\/q               macrocell34   1250   1250  1066724  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_3  macrocell36   2634   3884  1075940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_bitclk_enable\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_2
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 1075945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071585  RISE       1
\UART_TRX:BUART:rx_state_2\/main_2   macrocell34   2629   3879  1075945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_TRX:BUART:tx_bitclk\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_2\/q      macrocell27   1250   1250  1067629  RISE       1
\UART_TRX:BUART:tx_bitclk\/main_3  macrocell28   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_2\/q          macrocell27   1250   1250  1067629  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_3  macrocell30   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_2\/q       macrocell27   1250   1250  1067629  RISE       1
\UART_TRX:BUART:tx_state_1\/main_3  macrocell25   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_2\/q       macrocell27   1250   1250  1067629  RISE       1
\UART_TRX:BUART:tx_state_0\/main_4  macrocell26   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_state_2\/q
Path End       : \UART_TRX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_state_2\/q       macrocell27   1250   1250  1067629  RISE       1
\UART_TRX:BUART:tx_state_2\/main_3  macrocell27   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TRX:BUART:tx_state_1\/clock_0
Path slack     : 1076132p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3692
-------------------------------------   ---- 
End-of-path arrival time (ps)           3692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067791  RISE       1
\UART_TRX:BUART:tx_state_1\/main_2               macrocell25     3502   3692  1076132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 1076132p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3692
-------------------------------------   ---- 
End-of-path arrival time (ps)           3692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067791  RISE       1
\UART_TRX:BUART:tx_state_0\/main_2               macrocell26     3502   3692  1076132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TRX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TRX:BUART:tx_state_2\/clock_0
Path slack     : 1076132p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3692
-------------------------------------   ---- 
End-of-path arrival time (ps)           3692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067791  RISE       1
\UART_TRX:BUART:tx_state_2\/main_2               macrocell27     3502   3692  1076132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TRX:BUART:txn\/main_5
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 1076256p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1076256  RISE       1
\UART_TRX:BUART:txn\/main_5                      macrocell24     3377   3567  1076256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_error_pre\/q
Path End       : \UART_RCX:BUART:rx_status_2\/main_5
Capture Clock  : \UART_RCX:BUART:rx_status_2\/clock_0
Path slack     : 1076260p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_parity_error_pre\/q  macrocell61   1250   1250  1076260  RISE       1
\UART_RCX:BUART:rx_status_2\/main_5     macrocell59   2313   3563  1076260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_error_pre\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1076260p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_parity_error_pre\/q       macrocell61   1250   1250  1076260  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_6  macrocell61   2313   3563  1076260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell61         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_bit\/q
Path End       : \UART_RCX:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART_RCX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_parity_bit\/q             macrocell63   1250   1250  1076262  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/main_7  macrocell61   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_error_pre\/clock_0               macrocell61         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_parity_bit\/q
Path End       : \UART_RCX:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART_RCX:BUART:rx_parity_bit\/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_parity_bit\/q       macrocell63   1250   1250  1076262  RISE       1
\UART_RCX:BUART:rx_parity_bit\/main_6  macrocell63   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_parity_bit\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:txn\/q
Path End       : \UART_TRX:BUART:txn\/main_0
Capture Clock  : \UART_TRX:BUART:txn\/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:txn\/q       macrocell24   1250   1250  1075350  RISE       1
\UART_TRX:BUART:txn\/main_0  macrocell24   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell38   1250   1250  1067909  RISE       1
MODIN3_1/main_4  macrocell37   2302   3552  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell38   1250   1250  1067909  RISE       1
MODIN3_0/main_3  macrocell38   2302   3552  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_last\/q
Path End       : \UART_RCX:BUART:rx_state_2\/main_6
Capture Clock  : \UART_RCX:BUART:rx_state_2\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_last\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_last\/q          macrocell62   1250   1250  1076272  RISE       1
\UART_RCX:BUART:rx_state_2\/main_6  macrocell54   2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_state_2\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:pollcount_0\/q
Path End       : \UART_RCX:BUART:pollcount_1\/main_4
Capture Clock  : \UART_RCX:BUART:pollcount_1\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_0\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:pollcount_0\/q       macrocell58   1250   1250  1068774  RISE       1
\UART_RCX:BUART:pollcount_1\/main_4  macrocell57   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_1\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:pollcount_0\/q
Path End       : \UART_RCX:BUART:pollcount_0\/main_3
Capture Clock  : \UART_RCX:BUART:pollcount_0\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_0\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:pollcount_0\/q       macrocell58   1250   1250  1068774  RISE       1
\UART_RCX:BUART:pollcount_0\/main_3  macrocell58   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_0\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1066752  RISE       1
\UART_TRX:BUART:rx_state_2\/main_0    macrocell34   2298   3548  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TRX:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_TRX:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_ctrl_mark_last\/q        macrocell29   1250   1250  1066752  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/main_0  macrocell36   2298   3548  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:tx_parity_bit\/q
Path End       : \UART_TRX:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART_TRX:BUART:tx_parity_bit\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:tx_parity_bit\/q       macrocell30   1250   1250  1075359  RISE       1
\UART_TRX:BUART:tx_parity_bit\/main_5  macrocell30   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_parity_bit\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:pollcount_1\/q
Path End       : \UART_RCX:BUART:pollcount_1\/main_3
Capture Clock  : \UART_RCX:BUART:pollcount_1\/clock_0
Path slack     : 1076278p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_1\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RCX:BUART:pollcount_1\/q       macrocell57   1250   1250  1068778  RISE       1
\UART_RCX:BUART:pollcount_1\/main_3  macrocell57   2295   3545  1076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:pollcount_1\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_last\/q
Path End       : \UART_TRX:BUART:rx_state_2\/main_6
Capture Clock  : \UART_TRX:BUART:rx_state_2\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_last\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_last\/q          macrocell42   1250   1250  1076280  RISE       1
\UART_TRX:BUART:rx_state_2\/main_6  macrocell34   2293   3543  1076280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_error_pre\/q
Path End       : \UART_TRX:BUART:rx_status_2\/main_5
Capture Clock  : \UART_TRX:BUART:rx_status_2\/clock_0
Path slack     : 1076290p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_parity_error_pre\/q  macrocell41   1250   1250  1076290  RISE       1
\UART_TRX:BUART:rx_status_2\/main_5     macrocell39   2284   3534  1076290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_parity_error_pre\/q
Path End       : \UART_TRX:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART_TRX:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1076290p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_parity_error_pre\/q       macrocell41   1250   1250  1076290  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/main_6  macrocell41   2284   3534  1076290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_parity_error_pre\/clock_0               macrocell41         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_load_fifo\/q
Path End       : \UART_RCX:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RCX:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_load_fifo\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_load_fifo\/q            macrocell52     1250   1250  1072518  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   2632   3882  1076322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RCX:BUART:tx_state_2\/clock_0
Path slack     : 1076546p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3277
-------------------------------------   ---- 
End-of-path arrival time (ps)           3277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  1068343  RISE       1
\UART_RCX:BUART:tx_state_2\/main_2               macrocell47     3087   3277  1076546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RCX:BUART:tx_bitclk\/clock_0
Path slack     : 1076546p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3277
-------------------------------------   ---- 
End-of-path arrival time (ps)           3277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  1068343  RISE       1
\UART_RCX:BUART:tx_bitclk\/main_2                macrocell48     3087   3277  1076546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_bitclk\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RCX:BUART:tx_state_1\/clock_0
Path slack     : 1076682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3141
-------------------------------------   ---- 
End-of-path arrival time (ps)           3141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  1068343  RISE       1
\UART_RCX:BUART:tx_state_1\/main_2               macrocell45     2951   3141  1076682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RCX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 1076682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3141
-------------------------------------   ---- 
End-of-path arrival time (ps)           3141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  1068343  RISE       1
\UART_RCX:BUART:tx_state_0\/main_2               macrocell46     2951   3141  1076682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RCX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RCX:BUART:tx_state_0\/clock_0
Path slack     : 1076812p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3011
-------------------------------------   ---- 
End-of-path arrival time (ps)           3011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  1076812  RISE       1
\UART_RCX:BUART:tx_state_0\/main_5               macrocell46     2821   3011  1076812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:tx_state_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RCX:BUART:txn\/main_5
Capture Clock  : \UART_RCX:BUART:txn\/clock_0
Path slack     : 1076814p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3009
-------------------------------------   ---- 
End-of-path arrival time (ps)           3009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  1076812  RISE       1
\UART_RCX:BUART:txn\/main_5                      macrocell44     2819   3009  1076814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:txn\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TRX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_TRX:BUART:tx_state_0\/clock_0
Path slack     : 1076998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2825
-------------------------------------   ---- 
End-of-path arrival time (ps)           2825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1076256  RISE       1
\UART_TRX:BUART:tx_state_0\/main_5               macrocell26     2635   2825  1076998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_status_3\/q
Path End       : \UART_TRX:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_TRX:BUART:sRX:RxSts\/clock
Path slack     : 1077904p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_status_3\/q       macrocell40    1250   1250  1077904  RISE       1
\UART_TRX:BUART:sRX:RxSts\/status_3  statusicell2   3679   4929  1077904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TRX:BUART:rx_status_2\/q
Path End       : \UART_TRX:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART_TRX:BUART:sRX:RxSts\/clock
Path slack     : 1077912p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_TRX_IntClock:R#1 vs. UART_TRX_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:rx_status_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_TRX:BUART:rx_status_2\/q       macrocell39    1250   1250  1077912  RISE       1
\UART_TRX:BUART:sRX:RxSts\/status_2  statusicell2   3672   4922  1077912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TRX:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_status_3\/q
Path End       : \UART_RCX:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RCX:BUART:sRX:RxSts\/clock
Path slack     : 1079277p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_status_3\/q       macrocell60    1250   1250  1079277  RISE       1
\UART_RCX:BUART:sRX:RxSts\/status_3  statusicell4   2306   3556  1079277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RCX:BUART:rx_status_2\/q
Path End       : \UART_RCX:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART_RCX:BUART:sRX:RxSts\/clock
Path slack     : 1079281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RCX_IntClock:R#1 vs. UART_RCX_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:rx_status_2\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_RCX:BUART:rx_status_2\/q       macrocell59    1250   1250  1079281  RISE       1
\UART_RCX:BUART:sRX:RxSts\/status_2  statusicell4   2303   3553  1079281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RCX:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

