INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/sources_1/new/spi_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level_state_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/sources_1/new/spi_sm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_state_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/toplevel/new/toplevel_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_sim
