[10:41:16.744] <TB1>     INFO: *** Welcome to pxar ***
[10:41:16.744] <TB1>     INFO: *** Today: 2016/06/17
[10:41:16.751] <TB1>     INFO: *** Version: b2a7-dirty
[10:41:16.751] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C15.dat
[10:41:16.752] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:41:16.752] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//defaultMaskFile.dat
[10:41:16.752] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters_C15.dat
[10:41:16.829] <TB1>     INFO:         clk: 4
[10:41:16.829] <TB1>     INFO:         ctr: 4
[10:41:16.829] <TB1>     INFO:         sda: 19
[10:41:16.829] <TB1>     INFO:         tin: 9
[10:41:16.829] <TB1>     INFO:         level: 15
[10:41:16.829] <TB1>     INFO:         triggerdelay: 0
[10:41:16.829] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[10:41:16.829] <TB1>     INFO: Log level: DEBUG
[10:41:16.840] <TB1>     INFO: Found DTB DTB_WRECOM
[10:41:16.856] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[10:41:16.859] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[10:41:16.862] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[10:41:18.421] <TB1>     INFO: DUT info: 
[10:41:18.421] <TB1>     INFO: The DUT currently contains the following objects:
[10:41:18.421] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[10:41:18.421] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[10:41:18.421] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[10:41:18.421] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[10:41:18.421] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:18.421] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[10:41:18.421] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:41:18.421] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:41:18.421] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:41:18.421] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:41:18.421] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[10:41:18.422] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[10:41:18.423] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:41:18.424] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:41:18.437] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31690752
[10:41:18.437] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1f3cf90
[10:41:18.437] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1eb3770
[10:41:18.437] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6409d94010
[10:41:18.437] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f640ffff510
[10:41:18.437] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31756288 fPxarMemory = 0x7f6409d94010
[10:41:18.438] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[10:41:18.440] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[10:41:18.440] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[10:41:18.440] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[10:41:18.840] <TB1>     INFO: enter 'restricted' command line mode
[10:41:18.840] <TB1>     INFO: enter test to run
[10:41:18.840] <TB1>     INFO:   test: FPIXTest no parameter change
[10:41:18.840] <TB1>     INFO:   running: fpixtest
[10:41:18.840] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[10:41:18.844] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[10:41:18.844] <TB1>     INFO: ######################################################################
[10:41:18.844] <TB1>     INFO: PixTestFPIXTest::doTest()
[10:41:18.844] <TB1>     INFO: ######################################################################
[10:41:18.847] <TB1>     INFO: ######################################################################
[10:41:18.847] <TB1>     INFO: PixTestPretest::doTest()
[10:41:18.847] <TB1>     INFO: ######################################################################
[10:41:18.850] <TB1>     INFO:    ----------------------------------------------------------------------
[10:41:18.850] <TB1>     INFO:    PixTestPretest::programROC() 
[10:41:18.850] <TB1>     INFO:    ----------------------------------------------------------------------
[10:41:36.867] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[10:41:36.867] <TB1>     INFO: IA differences per ROC:  20.1 17.7 19.3 19.3 20.1 20.1 20.9 18.5 18.5 17.7 19.3 16.9 16.9 17.7 19.3 17.7
[10:41:36.937] <TB1>     INFO:    ----------------------------------------------------------------------
[10:41:36.937] <TB1>     INFO:    PixTestPretest::checkIdig() 
[10:41:36.937] <TB1>     INFO:    ----------------------------------------------------------------------
[10:41:38.190] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[10:41:38.691] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[10:41:39.193] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[10:41:39.695] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[10:41:40.196] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[10:41:40.698] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[10:41:41.201] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[10:41:41.703] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[10:41:42.205] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[10:41:42.706] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[10:41:43.208] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[10:41:43.710] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[10:41:44.212] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[10:41:44.713] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[10:41:45.215] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[10:41:45.717] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[10:41:45.970] <TB1>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[10:41:45.970] <TB1>     INFO: Test took 9036 ms.
[10:41:45.970] <TB1>     INFO: PixTestPretest::checkIdig() done.
[10:41:45.001] <TB1>     INFO:    ----------------------------------------------------------------------
[10:41:45.001] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[10:41:45.001] <TB1>     INFO:    ----------------------------------------------------------------------
[10:41:46.103] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[10:41:46.204] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.6187 mA
[10:41:46.305] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  75 Ia 23.8187 mA
[10:41:46.406] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  76 Ia 23.8187 mA
[10:41:46.507] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  77 Ia 24.6187 mA
[10:41:46.608] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  74 Ia 23.8187 mA
[10:41:46.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  75 Ia 23.8187 mA
[10:41:46.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  76 Ia 23.8187 mA
[10:41:46.910] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  77 Ia 24.6187 mA
[10:41:47.011] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  74 Ia 23.8187 mA
[10:41:47.112] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  75 Ia 23.8187 mA
[10:41:47.212] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  76 Ia 23.8187 mA
[10:41:47.313] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  77 Ia 24.6187 mA
[10:41:47.414] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[10:41:47.515] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  89 Ia 25.4188 mA
[10:41:47.616] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  82 Ia 23.8187 mA
[10:41:47.717] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  83 Ia 23.8187 mA
[10:41:47.818] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  84 Ia 23.8187 mA
[10:41:47.919] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 23.8187 mA
[10:41:48.019] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  86 Ia 24.6187 mA
[10:41:48.120] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  83 Ia 23.8187 mA
[10:41:48.220] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  84 Ia 23.8187 mA
[10:41:48.321] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 23.8187 mA
[10:41:48.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  86 Ia 24.6187 mA
[10:41:48.523] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  83 Ia 23.8187 mA
[10:41:48.624] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[10:41:48.725] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[10:41:48.825] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 24.6187 mA
[10:41:48.926] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[10:41:49.027] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  78 Ia 24.6187 mA
[10:41:49.127] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  75 Ia 23.0188 mA
[10:41:49.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  81 Ia 25.4188 mA
[10:41:49.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  74 Ia 23.0188 mA
[10:41:49.429] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  80 Ia 24.6187 mA
[10:41:49.530] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  77 Ia 23.8187 mA
[10:41:49.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  78 Ia 23.8187 mA
[10:41:49.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  79 Ia 24.6187 mA
[10:41:49.833] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[10:41:49.933] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[10:41:50.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8187 mA
[10:41:50.134] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  82 Ia 24.6187 mA
[10:41:50.235] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  79 Ia 23.8187 mA
[10:41:50.335] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  80 Ia 23.8187 mA
[10:41:50.436] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  81 Ia 24.6187 mA
[10:41:50.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  78 Ia 23.0188 mA
[10:41:50.638] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  84 Ia 25.4188 mA
[10:41:50.738] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  77 Ia 23.0188 mA
[10:41:50.839] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  83 Ia 24.6187 mA
[10:41:50.940] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  80 Ia 23.8187 mA
[10:41:51.041] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.6187 mA
[10:41:51.142] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  75 Ia 23.8187 mA
[10:41:51.245] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  76 Ia 23.8187 mA
[10:41:51.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  77 Ia 24.6187 mA
[10:41:51.446] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  74 Ia 23.8187 mA
[10:41:51.547] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  75 Ia 23.8187 mA
[10:41:51.648] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  76 Ia 23.8187 mA
[10:41:51.749] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  77 Ia 24.6187 mA
[10:41:51.850] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  74 Ia 23.8187 mA
[10:41:51.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  75 Ia 23.8187 mA
[10:41:52.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  76 Ia 23.8187 mA
[10:41:52.152] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  77 Ia 24.6187 mA
[10:41:52.254] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.6187 mA
[10:41:52.355] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  75 Ia 23.8187 mA
[10:41:52.456] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  76 Ia 24.6187 mA
[10:41:52.556] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  73 Ia 23.8187 mA
[10:41:52.657] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  74 Ia 23.8187 mA
[10:41:52.758] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  75 Ia 23.8187 mA
[10:41:52.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  76 Ia 23.8187 mA
[10:41:52.960] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  77 Ia 24.6187 mA
[10:41:53.060] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  74 Ia 23.8187 mA
[10:41:53.161] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  75 Ia 23.8187 mA
[10:41:53.262] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  76 Ia 23.8187 mA
[10:41:53.362] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  77 Ia 24.6187 mA
[10:41:53.463] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 25.4188 mA
[10:41:53.564] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  71 Ia 23.8187 mA
[10:41:53.665] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  72 Ia 23.8187 mA
[10:41:53.766] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  73 Ia 23.8187 mA
[10:41:53.867] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  74 Ia 24.6187 mA
[10:41:53.968] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  71 Ia 24.6187 mA
[10:41:54.069] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  68 Ia 23.8187 mA
[10:41:54.170] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  69 Ia 23.8187 mA
[10:41:54.271] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  70 Ia 23.8187 mA
[10:41:54.372] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  71 Ia 24.6187 mA
[10:41:54.473] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  68 Ia 23.0188 mA
[10:41:54.574] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  74 Ia 24.6187 mA
[10:41:54.676] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[10:41:54.776] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 24.6187 mA
[10:41:54.877] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  81 Ia 23.8187 mA
[10:41:54.978] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[10:41:55.079] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 24.6187 mA
[10:41:55.180] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  80 Ia 23.8187 mA
[10:41:55.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  81 Ia 24.6187 mA
[10:41:55.381] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  78 Ia 23.0188 mA
[10:41:55.482] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  84 Ia 24.6187 mA
[10:41:55.583] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  81 Ia 23.8187 mA
[10:41:55.684] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  82 Ia 24.6187 mA
[10:41:55.785] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  79 Ia 23.8187 mA
[10:41:55.886] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[10:41:55.987] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6187 mA
[10:41:56.088] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 24.6187 mA
[10:41:56.188] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  78 Ia 23.8187 mA
[10:41:56.289] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  79 Ia 23.8187 mA
[10:41:56.389] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  80 Ia 23.8187 mA
[10:41:56.490] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  81 Ia 24.6187 mA
[10:41:56.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  78 Ia 23.0188 mA
[10:41:56.691] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  84 Ia 25.4188 mA
[10:41:56.792] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  77 Ia 23.0188 mA
[10:41:56.893] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  83 Ia 24.6187 mA
[10:41:56.993] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  80 Ia 23.8187 mA
[10:41:57.095] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.2188 mA
[10:41:57.196] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  89 Ia 25.4188 mA
[10:41:57.297] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  82 Ia 23.8187 mA
[10:41:57.398] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  83 Ia 23.8187 mA
[10:41:57.498] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  84 Ia 24.6187 mA
[10:41:57.599] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  81 Ia 23.8187 mA
[10:41:57.699] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 23.8187 mA
[10:41:57.800] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  83 Ia 23.8187 mA
[10:41:57.901] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  84 Ia 24.6187 mA
[10:41:57.001] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  81 Ia 23.8187 mA
[10:41:58.102] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  82 Ia 23.8187 mA
[10:41:58.202] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  83 Ia 24.6187 mA
[10:41:58.306] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[10:41:58.408] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[10:41:58.508] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  80 Ia 24.6187 mA
[10:41:58.608] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[10:41:58.709] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[10:41:58.810] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[10:41:58.911] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  80 Ia 24.6187 mA
[10:41:59.011] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  77 Ia 23.8187 mA
[10:41:59.112] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  78 Ia 23.8187 mA
[10:41:59.213] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  79 Ia 24.6187 mA
[10:41:59.314] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  76 Ia 23.8187 mA
[10:41:59.415] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  77 Ia 23.8187 mA
[10:41:59.516] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.2188 mA
[10:41:59.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  89 Ia 23.8187 mA
[10:41:59.718] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  90 Ia 24.6187 mA
[10:41:59.818] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  87 Ia 23.8187 mA
[10:41:59.919] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  88 Ia 23.8187 mA
[10:42:00.020] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  89 Ia 24.6187 mA
[10:42:00.121] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  86 Ia 24.6187 mA
[10:42:00.221] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  83 Ia 23.8187 mA
[10:42:00.322] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  84 Ia 23.8187 mA
[10:42:00.423] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  85 Ia 23.8187 mA
[10:42:00.523] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  86 Ia 23.8187 mA
[10:42:00.624] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  87 Ia 24.6187 mA
[10:42:00.725] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 21.4188 mA
[10:42:00.826] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  94 Ia 24.6187 mA
[10:42:00.927] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  91 Ia 24.6187 mA
[10:42:01.028] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  88 Ia 23.8187 mA
[10:42:01.128] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  89 Ia 23.8187 mA
[10:42:01.229] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  90 Ia 24.6187 mA
[10:42:01.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  87 Ia 23.8187 mA
[10:42:01.430] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  88 Ia 23.8187 mA
[10:42:01.531] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  89 Ia 23.8187 mA
[10:42:01.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  90 Ia 23.8187 mA
[10:42:01.734] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  91 Ia 24.6187 mA
[10:42:01.835] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  88 Ia 23.8187 mA
[10:42:01.936] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.2188 mA
[10:42:02.037] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  89 Ia 24.6187 mA
[10:42:02.138] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  86 Ia 24.6187 mA
[10:42:02.239] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  83 Ia 23.8187 mA
[10:42:02.341] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  84 Ia 23.8187 mA
[10:42:02.441] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 24.6187 mA
[10:42:02.543] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  82 Ia 23.8187 mA
[10:42:02.644] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  83 Ia 23.8187 mA
[10:42:02.745] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  84 Ia 23.8187 mA
[10:42:02.846] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  85 Ia 23.8187 mA
[10:42:02.947] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  86 Ia 24.6187 mA
[10:42:03.047] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  83 Ia 23.8187 mA
[10:42:03.149] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[10:42:03.250] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  79 Ia 23.8187 mA
[10:42:03.351] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  80 Ia 24.6187 mA
[10:42:03.452] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[10:42:03.553] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  78 Ia 23.8187 mA
[10:42:03.653] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  79 Ia 23.8187 mA
[10:42:03.754] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  80 Ia 24.6187 mA
[10:42:03.855] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  77 Ia 23.8187 mA
[10:42:03.956] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  78 Ia 23.8187 mA
[10:42:04.057] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  79 Ia 23.8187 mA
[10:42:04.158] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  80 Ia 24.6187 mA
[10:42:04.259] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  77 Ia 23.0188 mA
[10:42:04.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.2188 mA
[10:42:04.460] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.6187 mA
[10:42:04.561] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  86 Ia 23.8187 mA
[10:42:04.662] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  87 Ia 24.6187 mA
[10:42:04.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  84 Ia 23.8187 mA
[10:42:04.863] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 23.8187 mA
[10:42:04.965] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  86 Ia 23.8187 mA
[10:42:05.065] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  87 Ia 24.6187 mA
[10:42:05.166] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  84 Ia 23.8187 mA
[10:42:05.267] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 23.8187 mA
[10:42:05.367] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  86 Ia 24.6187 mA
[10:42:05.468] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  83 Ia 23.8187 mA
[10:42:05.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  77
[10:42:05.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  83
[10:42:05.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  79
[10:42:05.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  80
[10:42:05.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  77
[10:42:05.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  77
[10:42:05.497] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  74
[10:42:05.497] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  79
[10:42:05.497] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[10:42:05.497] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  83
[10:42:05.497] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  77
[10:42:05.497] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  87
[10:42:05.497] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  88
[10:42:05.497] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[10:42:05.498] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  77
[10:42:05.498] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  83
[10:42:07.324] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[10:42:07.324] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  20.1  19.3  20.1  20.1  18.5  19.3  19.3  18.5  19.3  18.5  18.5  18.5  18.5
[10:42:07.363] <TB1>     INFO:    ----------------------------------------------------------------------
[10:42:07.363] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[10:42:07.363] <TB1>     INFO:    ----------------------------------------------------------------------
[10:42:07.499] <TB1>     INFO: Expecting 231680 events.
[10:42:13.511] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[10:42:15.621] <TB1>     INFO: 231680 events read in total (7405ms).
[10:42:15.776] <TB1>     INFO: Test took 8411ms.
[10:42:15.978] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 61
[10:42:15.982] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 78 and Delta(CalDel) = 63
[10:42:15.986] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 62
[10:42:15.990] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 89 and Delta(CalDel) = 60
[10:42:15.993] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 61
[10:42:15.997] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 61
[10:42:15.001] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 61
[10:42:16.006] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 83 and Delta(CalDel) = 64
[10:42:16.009] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 62
[10:42:16.014] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 83 and Delta(CalDel) = 62
[10:42:16.018] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 75 and Delta(CalDel) = 62
[10:42:16.023] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 61
[10:42:16.027] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 61
[10:42:16.031] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 60
[10:42:16.035] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 96 and Delta(CalDel) = 60
[10:42:16.038] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 60
[10:42:16.082] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[10:42:16.120] <TB1>     INFO:    ----------------------------------------------------------------------
[10:42:16.120] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[10:42:16.120] <TB1>     INFO:    ----------------------------------------------------------------------
[10:42:16.257] <TB1>     INFO: Expecting 231680 events.
[10:42:24.340] <TB1>     INFO: 231680 events read in total (7369ms).
[10:42:24.345] <TB1>     INFO: Test took 8221ms.
[10:42:24.365] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[10:42:24.689] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31.5
[10:42:24.695] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[10:42:24.699] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[10:42:24.703] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29.5
[10:42:24.707] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[10:42:24.712] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 31.5
[10:42:24.717] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31.5
[10:42:24.720] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[10:42:24.724] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 30
[10:42:24.728] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31.5
[10:42:24.734] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[10:42:24.737] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31
[10:42:24.741] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 30.5
[10:42:24.745] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30
[10:42:24.748] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29.5
[10:42:24.783] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[10:42:24.783] <TB1>     INFO: CalDel:      127   133   140   126   130   143   136   145   139   152   149   145   130   144   133   127
[10:42:24.783] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[10:42:24.787] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C0.dat
[10:42:24.787] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C1.dat
[10:42:24.787] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C2.dat
[10:42:24.787] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C3.dat
[10:42:24.788] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C4.dat
[10:42:24.788] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C5.dat
[10:42:24.788] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C6.dat
[10:42:24.788] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C7.dat
[10:42:24.788] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C8.dat
[10:42:24.788] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C9.dat
[10:42:24.789] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C10.dat
[10:42:24.789] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C11.dat
[10:42:24.789] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C12.dat
[10:42:24.789] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C13.dat
[10:42:24.789] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C14.dat
[10:42:24.789] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C15.dat
[10:42:24.789] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:42:24.790] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:42:24.790] <TB1>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[10:42:24.790] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[10:42:24.878] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[10:42:24.878] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[10:42:24.878] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[10:42:24.878] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[10:42:24.882] <TB1>     INFO: ######################################################################
[10:42:24.882] <TB1>     INFO: PixTestTiming::doTest()
[10:42:24.882] <TB1>     INFO: ######################################################################
[10:42:24.882] <TB1>     INFO:    ----------------------------------------------------------------------
[10:42:24.882] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[10:42:24.882] <TB1>     INFO:    ----------------------------------------------------------------------
[10:42:24.882] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:42:26.778] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:42:29.051] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:42:31.324] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:42:33.598] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:42:35.878] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:42:38.151] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:42:40.425] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:42:42.699] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:42:44.972] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:42:47.246] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:42:49.519] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:42:51.792] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:42:54.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:42:56.339] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:42:58.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:43:00.885] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:43:02.405] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:43:03.924] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:43:05.444] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:43:06.964] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:43:08.488] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:43:10.006] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:43:11.527] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:43:13.047] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:43:16.447] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:43:19.847] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:43:23.246] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:43:26.647] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:43:30.046] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:43:33.446] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:43:36.845] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:43:40.246] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:43:41.766] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:43:43.286] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:43:44.806] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:43:46.327] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:43:47.847] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:43:49.368] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:43:50.889] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:43:52.410] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:43:54.683] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:43:56.959] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:43:59.232] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:44:01.506] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:44:03.780] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:44:06.052] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:44:08.326] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:44:10.601] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:44:12.877] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:44:15.150] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:44:17.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:44:19.699] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:44:21.972] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:44:24.245] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:44:26.523] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:44:28.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:44:31.073] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:44:33.346] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:44:35.619] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:44:37.893] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:44:40.165] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:44:42.438] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:44:44.711] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:44:46.986] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:44:49.260] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:44:51.534] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:44:53.807] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:44:56.080] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:44:58.354] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:45:00.628] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:45:02.901] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:45:05.175] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:45:07.448] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:45:09.725] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:45:11.998] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:45:14.271] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:45:16.544] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:45:18.818] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:45:21.090] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:45:23.364] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:45:27.139] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:45:28.659] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:45:30.179] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:45:31.698] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:45:33.218] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:45:34.737] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:45:36.257] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:45:37.776] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:45:39.296] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:45:42.507] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:45:46.095] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:45:49.494] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:45:52.518] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:45:55.170] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:45:58.571] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:46:01.970] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:46:03.490] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:46:05.010] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:46:06.530] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:46:08.051] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:46:09.574] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:46:11.094] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:46:12.614] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:46:14.146] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:46:16.420] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:46:18.693] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:46:20.966] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:46:23.240] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:46:25.518] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:46:27.797] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:46:30.069] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:46:32.343] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:46:34.616] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:46:36.892] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:46:39.166] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:46:41.439] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:46:43.713] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:46:45.985] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:46:48.259] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:46:50.532] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:46:52.806] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:46:55.079] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:46:57.352] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:46:59.625] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:47:01.901] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:47:04.174] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:47:06.447] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:47:09.105] <TB1>     INFO: TBM Phase Settings: 236
[10:47:09.105] <TB1>     INFO: 400MHz Phase: 3
[10:47:09.105] <TB1>     INFO: 160MHz Phase: 7
[10:47:09.105] <TB1>     INFO: Functional Phase Area: 5
[10:47:09.108] <TB1>     INFO: Test took 284226 ms.
[10:47:09.108] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[10:47:09.108] <TB1>     INFO:    ----------------------------------------------------------------------
[10:47:09.108] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[10:47:09.108] <TB1>     INFO:    ----------------------------------------------------------------------
[10:47:09.108] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[10:47:12.130] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[10:47:14.215] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[10:47:16.110] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[10:47:18.005] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[10:47:19.901] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[10:47:21.797] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[10:47:23.692] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[10:47:30.852] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[10:47:32.372] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[10:47:35.396] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[10:47:36.915] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[10:47:38.435] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[10:47:39.955] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[10:47:41.475] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[10:47:42.995] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[10:47:47.711] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[10:47:49.231] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[10:47:52.256] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[10:47:54.530] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[10:47:56.803] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[10:47:59.076] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[10:48:01.349] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[10:48:03.623] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[10:48:08.527] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[10:48:10.235] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[10:48:13.826] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[10:48:16.099] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[10:48:18.372] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[10:48:20.647] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[10:48:22.920] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[10:48:25.193] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[10:48:30.097] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[10:48:31.805] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[10:48:33.701] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[10:48:35.974] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[10:48:38.248] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[10:48:40.521] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[10:48:42.794] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[10:48:45.069] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[10:48:49.973] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[10:48:51.492] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[10:48:54.516] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[10:48:56.790] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[10:48:59.063] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[10:49:01.336] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[10:49:03.611] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[10:49:05.884] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[10:49:10.788] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[10:49:12.497] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[10:49:15.521] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[10:49:17.796] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[10:49:20.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[10:49:22.343] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[10:49:24.617] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[10:49:26.890] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[10:49:31.607] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[10:49:33.127] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[10:49:36.714] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[10:49:38.988] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[10:49:41.261] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[10:49:43.536] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[10:49:45.810] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[10:49:48.084] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[10:49:53.370] <TB1>     INFO: ROC Delay Settings: 228
[10:49:53.370] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[10:49:53.370] <TB1>     INFO: ROC Port 0 Delay: 4
[10:49:53.370] <TB1>     INFO: ROC Port 1 Delay: 4
[10:49:53.370] <TB1>     INFO: Functional ROC Area: 5
[10:49:53.373] <TB1>     INFO: Test took 164265 ms.
[10:49:53.373] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[10:49:53.373] <TB1>     INFO:    ----------------------------------------------------------------------
[10:49:53.373] <TB1>     INFO:    PixTestTiming::TimingTest()
[10:49:53.373] <TB1>     INFO:    ----------------------------------------------------------------------
[10:49:54.512] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 41cb 41cb 41cb 41cb 41cb 41cb 41cb 41cb e062 c000 a101 8040 41cb 41cb 41cb 41cb 41cb 41cb 41cb 41cb e062 c000 
[10:49:54.512] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 a102 80b1 41c9 41c9 41c9 41c9 41c9 41c9 41c9 41c9 e022 c000 
[10:49:54.512] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 41c8 41c8 41c8 41c8 41c9 41c9 41c9 41c9 e022 c000 a103 80c0 41c8 41c8 41c8 41c8 41c9 41c9 41c9 41c9 e022 c000 
[10:49:54.518] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[10:50:08.643] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:50:08.644] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[10:50:22.741] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:50:22.742] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[10:50:36.835] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:50:36.835] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[10:50:50.922] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:50:50.922] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[10:51:05.031] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:05.031] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[10:51:19.162] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:19.163] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[10:51:33.322] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:33.322] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[10:51:47.434] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:47.434] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[10:52:01.554] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:01.554] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[10:52:15.782] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:16.162] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:16.175] <TB1>     INFO: Decoding statistics:
[10:52:16.175] <TB1>     INFO:   General information:
[10:52:16.175] <TB1>     INFO: 	 16bit words read:         240000000
[10:52:16.175] <TB1>     INFO: 	 valid events total:       20000000
[10:52:16.175] <TB1>     INFO: 	 empty events:             20000000
[10:52:16.175] <TB1>     INFO: 	 valid events with pixels: 0
[10:52:16.175] <TB1>     INFO: 	 valid pixel hits:         0
[10:52:16.175] <TB1>     INFO:   Event errors: 	           0
[10:52:16.175] <TB1>     INFO: 	 start marker:             0
[10:52:16.175] <TB1>     INFO: 	 stop marker:              0
[10:52:16.175] <TB1>     INFO: 	 overflow:                 0
[10:52:16.175] <TB1>     INFO: 	 invalid 5bit words:       0
[10:52:16.175] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[10:52:16.175] <TB1>     INFO:   TBM errors: 		           0
[10:52:16.175] <TB1>     INFO: 	 flawed TBM headers:       0
[10:52:16.175] <TB1>     INFO: 	 flawed TBM trailers:      0
[10:52:16.175] <TB1>     INFO: 	 event ID mismatches:      0
[10:52:16.175] <TB1>     INFO:   ROC errors: 		           0
[10:52:16.175] <TB1>     INFO: 	 missing ROC header(s):    0
[10:52:16.175] <TB1>     INFO: 	 misplaced readback start: 0
[10:52:16.175] <TB1>     INFO:   Pixel decoding errors:	   0
[10:52:16.175] <TB1>     INFO: 	 pixel data incomplete:    0
[10:52:16.175] <TB1>     INFO: 	 pixel address:            0
[10:52:16.175] <TB1>     INFO: 	 pulse height fill bit:    0
[10:52:16.175] <TB1>     INFO: 	 buffer corruption:        0
[10:52:16.175] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:16.175] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[10:52:16.175] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:16.175] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:16.175] <TB1>     INFO:    Read back bit status: 1
[10:52:16.175] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:16.175] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:16.175] <TB1>     INFO:    Timings are good!
[10:52:16.175] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:16.175] <TB1>     INFO: Test took 142802 ms.
[10:52:16.175] <TB1>     INFO: PixTestTiming::TimingTest() done.
[10:52:16.176] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:52:16.176] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:52:16.176] <TB1>     INFO: PixTestTiming::doTest took 591298 ms.
[10:52:16.176] <TB1>     INFO: PixTestTiming::doTest() done
[10:52:16.176] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[10:52:16.176] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[10:52:16.176] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[10:52:16.176] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[10:52:16.176] <TB1>     INFO: Write out ROCDelayScan3_V0
[10:52:16.177] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[10:52:16.177] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[10:52:16.528] <TB1>     INFO: ######################################################################
[10:52:16.528] <TB1>     INFO: PixTestAlive::doTest()
[10:52:16.528] <TB1>     INFO: ######################################################################
[10:52:16.532] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:16.532] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:52:16.532] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:16.533] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:52:16.877] <TB1>     INFO: Expecting 41600 events.
[10:52:20.979] <TB1>     INFO: 41600 events read in total (3387ms).
[10:52:20.980] <TB1>     INFO: Test took 4447ms.
[10:52:20.988] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:20.988] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:52:20.988] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:52:21.365] <TB1>     INFO: PixTestAlive::aliveTest() done
[10:52:21.365] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:52:21.365] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:52:21.369] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:21.369] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:52:21.369] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:21.371] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:52:21.714] <TB1>     INFO: Expecting 41600 events.
[10:52:24.695] <TB1>     INFO: 41600 events read in total (2266ms).
[10:52:24.696] <TB1>     INFO: Test took 3325ms.
[10:52:24.696] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:24.696] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[10:52:24.696] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[10:52:24.696] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[10:52:25.102] <TB1>     INFO: PixTestAlive::maskTest() done
[10:52:25.102] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:52:25.107] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:25.107] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:52:25.107] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:25.109] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:52:25.457] <TB1>     INFO: Expecting 41600 events.
[10:52:29.561] <TB1>     INFO: 41600 events read in total (3389ms).
[10:52:29.562] <TB1>     INFO: Test took 4453ms.
[10:52:29.570] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:29.570] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:52:29.570] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[10:52:29.944] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[10:52:29.944] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:52:29.944] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[10:52:29.944] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[10:52:29.952] <TB1>     INFO: ######################################################################
[10:52:29.953] <TB1>     INFO: PixTestTrim::doTest()
[10:52:29.953] <TB1>     INFO: ######################################################################
[10:52:29.955] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:29.955] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[10:52:29.955] <TB1>     INFO:    ----------------------------------------------------------------------
[10:52:30.033] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[10:52:30.033] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:52:30.108] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:52:30.108] <TB1>     INFO:     run 1 of 1
[10:52:30.108] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:52:30.452] <TB1>     INFO: Expecting 5025280 events.
[10:53:14.610] <TB1>     INFO: 1356280 events read in total (43443ms).
[10:53:57.795] <TB1>     INFO: 2694056 events read in total (86628ms).
[10:54:41.005] <TB1>     INFO: 4037872 events read in total (129839ms).
[10:55:12.757] <TB1>     INFO: 5025280 events read in total (161590ms).
[10:55:12.812] <TB1>     INFO: Test took 162704ms.
[10:55:12.887] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:55:13.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:55:14.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:55:16.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:55:17.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:55:19.179] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:55:20.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:55:22.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:55:23.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:55:24.869] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:55:26.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:55:27.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:55:29.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:55:30.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:55:31.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:55:33.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:55:34.624] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:55:36.004] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236625920
[10:55:36.008] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4364 minThrLimit = 93.4299 minThrNLimit = 124.756 -> result = 93.4364 -> 93
[10:55:36.008] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.812 minThrLimit = 86.7957 minThrNLimit = 111.646 -> result = 86.812 -> 86
[10:55:36.009] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7801 minThrLimit = 87.7659 minThrNLimit = 116.375 -> result = 87.7801 -> 87
[10:55:36.009] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0334 minThrLimit = 90.016 minThrNLimit = 120.731 -> result = 90.0334 -> 90
[10:55:36.010] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.4644 minThrLimit = 86.4467 minThrNLimit = 115.544 -> result = 86.4644 -> 86
[10:55:36.010] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.121 minThrLimit = 88.0762 minThrNLimit = 117.687 -> result = 88.121 -> 88
[10:55:36.011] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7477 minThrLimit = 98.7404 minThrNLimit = 130.44 -> result = 98.7477 -> 98
[10:55:36.011] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.7353 minThrLimit = 75.7333 minThrNLimit = 102.453 -> result = 75.7353 -> 75
[10:55:36.011] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5837 minThrLimit = 86.5808 minThrNLimit = 116.529 -> result = 86.5837 -> 86
[10:55:36.012] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.4824 minThrLimit = 78.4792 minThrNLimit = 107.28 -> result = 78.4824 -> 78
[10:55:36.012] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.2477 minThrLimit = 79.2417 minThrNLimit = 105.505 -> result = 79.2477 -> 79
[10:55:36.013] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.8721 minThrLimit = 80.8547 minThrNLimit = 107.78 -> result = 80.8721 -> 80
[10:55:36.013] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.0439 minThrLimit = 79.0252 minThrNLimit = 106.079 -> result = 79.0439 -> 79
[10:55:36.014] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.7397 minThrLimit = 76.6756 minThrNLimit = 104.856 -> result = 76.7397 -> 76
[10:55:36.014] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.377 minThrLimit = 94.3728 minThrNLimit = 123.194 -> result = 94.377 -> 94
[10:55:36.014] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.0363 minThrLimit = 84.0208 minThrNLimit = 108.538 -> result = 84.0363 -> 84
[10:55:36.015] <TB1>     INFO: ROC 0 VthrComp = 93
[10:55:36.015] <TB1>     INFO: ROC 1 VthrComp = 86
[10:55:36.015] <TB1>     INFO: ROC 2 VthrComp = 87
[10:55:36.015] <TB1>     INFO: ROC 3 VthrComp = 90
[10:55:36.015] <TB1>     INFO: ROC 4 VthrComp = 86
[10:55:36.015] <TB1>     INFO: ROC 5 VthrComp = 88
[10:55:36.015] <TB1>     INFO: ROC 6 VthrComp = 98
[10:55:36.016] <TB1>     INFO: ROC 7 VthrComp = 75
[10:55:36.016] <TB1>     INFO: ROC 8 VthrComp = 86
[10:55:36.016] <TB1>     INFO: ROC 9 VthrComp = 78
[10:55:36.016] <TB1>     INFO: ROC 10 VthrComp = 79
[10:55:36.017] <TB1>     INFO: ROC 11 VthrComp = 80
[10:55:36.017] <TB1>     INFO: ROC 12 VthrComp = 79
[10:55:36.017] <TB1>     INFO: ROC 13 VthrComp = 76
[10:55:36.017] <TB1>     INFO: ROC 14 VthrComp = 94
[10:55:36.017] <TB1>     INFO: ROC 15 VthrComp = 84
[10:55:36.017] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[10:55:36.017] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:55:36.037] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:55:36.037] <TB1>     INFO:     run 1 of 1
[10:55:36.037] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:55:36.380] <TB1>     INFO: Expecting 5025280 events.
[10:56:12.223] <TB1>     INFO: 881184 events read in total (35123ms).
[10:56:47.682] <TB1>     INFO: 1760856 events read in total (70582ms).
[10:57:22.950] <TB1>     INFO: 2639040 events read in total (105850ms).
[10:57:58.089] <TB1>     INFO: 3509920 events read in total (140989ms).
[10:58:32.946] <TB1>     INFO: 4377368 events read in total (175847ms).
[10:58:59.900] <TB1>     INFO: 5025280 events read in total (202800ms).
[10:58:59.982] <TB1>     INFO: Test took 203945ms.
[10:59:00.178] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:59:00.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:59:02.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:59:04.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:59:05.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:59:07.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:59:09.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:59:10.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:59:12.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:59:13.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:59:15.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:59:17.116] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:59:18.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:59:20.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:59:22.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:59:23.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:59:25.254] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:59:26.905] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253149184
[10:59:26.910] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.4466 for pixel 20/71 mean/min/max = 44.0666/33.6758/54.4575
[10:59:26.910] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.2095 for pixel 24/79 mean/min/max = 44.0876/32.9459/55.2292
[10:59:26.910] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 53.9556 for pixel 22/6 mean/min/max = 43.6066/32.6864/54.5268
[10:59:26.911] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.4358 for pixel 23/79 mean/min/max = 43.8008/32.9547/54.6469
[10:59:26.911] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 53.9392 for pixel 51/79 mean/min/max = 43.4293/32.3465/54.5122
[10:59:26.912] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 52.9845 for pixel 0/3 mean/min/max = 43.3845/33.6585/53.1106
[10:59:26.912] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.0842 for pixel 0/5 mean/min/max = 43.6946/32.2176/55.1717
[10:59:26.912] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.0266 for pixel 6/51 mean/min/max = 45.6004/36.135/55.0658
[10:59:26.913] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 53.5833 for pixel 0/73 mean/min/max = 43.3248/32.8175/53.8322
[10:59:26.913] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.8813 for pixel 0/49 mean/min/max = 45.5184/35.0902/55.9466
[10:59:26.913] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.1429 for pixel 3/78 mean/min/max = 45.5036/35.8208/55.1864
[10:59:26.914] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.7867 for pixel 0/2 mean/min/max = 44.3411/33.7201/54.9621
[10:59:26.914] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.1668 for pixel 29/3 mean/min/max = 44.7535/35.3347/54.1722
[10:59:26.915] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.5982 for pixel 14/78 mean/min/max = 45.8476/36.0318/55.6634
[10:59:26.915] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.8648 for pixel 25/4 mean/min/max = 43.5708/32.8426/54.2991
[10:59:26.915] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.4118 for pixel 3/2 mean/min/max = 43.825/32.1769/55.4731
[10:59:26.916] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:59:27.049] <TB1>     INFO: Expecting 411648 events.
[10:59:34.760] <TB1>     INFO: 411648 events read in total (6996ms).
[10:59:34.767] <TB1>     INFO: Expecting 411648 events.
[10:59:42.453] <TB1>     INFO: 411648 events read in total (7029ms).
[10:59:42.462] <TB1>     INFO: Expecting 411648 events.
[10:59:50.156] <TB1>     INFO: 411648 events read in total (7034ms).
[10:59:50.169] <TB1>     INFO: Expecting 411648 events.
[10:59:57.790] <TB1>     INFO: 411648 events read in total (6968ms).
[10:59:57.804] <TB1>     INFO: Expecting 411648 events.
[11:00:05.458] <TB1>     INFO: 411648 events read in total (6997ms).
[11:00:05.475] <TB1>     INFO: Expecting 411648 events.
[11:00:13.188] <TB1>     INFO: 411648 events read in total (7063ms).
[11:00:13.209] <TB1>     INFO: Expecting 411648 events.
[11:00:20.909] <TB1>     INFO: 411648 events read in total (7055ms).
[11:00:20.931] <TB1>     INFO: Expecting 411648 events.
[11:00:28.576] <TB1>     INFO: 411648 events read in total (6996ms).
[11:00:28.602] <TB1>     INFO: Expecting 411648 events.
[11:00:36.206] <TB1>     INFO: 411648 events read in total (6964ms).
[11:00:36.236] <TB1>     INFO: Expecting 411648 events.
[11:00:43.849] <TB1>     INFO: 411648 events read in total (6970ms).
[11:00:43.879] <TB1>     INFO: Expecting 411648 events.
[11:00:51.553] <TB1>     INFO: 411648 events read in total (7036ms).
[11:00:51.585] <TB1>     INFO: Expecting 411648 events.
[11:00:59.278] <TB1>     INFO: 411648 events read in total (7055ms).
[11:00:59.313] <TB1>     INFO: Expecting 411648 events.
[11:01:06.991] <TB1>     INFO: 411648 events read in total (7043ms).
[11:01:07.030] <TB1>     INFO: Expecting 411648 events.
[11:01:14.638] <TB1>     INFO: 411648 events read in total (6984ms).
[11:01:14.683] <TB1>     INFO: Expecting 411648 events.
[11:01:22.384] <TB1>     INFO: 411648 events read in total (7076ms).
[11:01:22.428] <TB1>     INFO: Expecting 411648 events.
[11:01:30.031] <TB1>     INFO: 411648 events read in total (6981ms).
[11:01:30.083] <TB1>     INFO: Test took 123167ms.
[11:01:30.599] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1193 < 35 for itrim = 111; old thr = 34.849 ... break
[11:01:30.639] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.56 < 35 for itrim+1 = 96; old thr = 34.4597 ... break
[11:01:30.693] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0118 < 35 for itrim = 109; old thr = 34.592 ... break
[11:01:30.731] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1871 < 35 for itrim = 94; old thr = 34.5941 ... break
[11:01:30.772] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4822 < 35 for itrim = 98; old thr = 34.262 ... break
[11:01:30.820] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2248 < 35 for itrim = 107; old thr = 34.2657 ... break
[11:01:30.862] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.091 < 35 for itrim = 104; old thr = 33.9911 ... break
[11:01:30.905] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2365 < 35 for itrim+1 = 102; old thr = 34.7672 ... break
[11:01:30.941] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.757 < 35 for itrim+1 = 86; old thr = 34.8287 ... break
[11:01:30.981] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3387 < 35 for itrim = 106; old thr = 33.2557 ... break
[11:01:31.020] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2429 < 35 for itrim+1 = 93; old thr = 34.8163 ... break
[11:01:31.062] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5813 < 35 for itrim+1 = 98; old thr = 34.8003 ... break
[11:01:31.111] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2125 < 35 for itrim = 103; old thr = 34.5989 ... break
[11:01:31.155] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1985 < 35 for itrim = 96; old thr = 34.4718 ... break
[11:01:31.208] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0263 < 35 for itrim = 98; old thr = 33.9515 ... break
[11:01:31.252] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.01 < 35 for itrim = 103; old thr = 34.3591 ... break
[11:01:31.332] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:01:31.343] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:01:31.343] <TB1>     INFO:     run 1 of 1
[11:01:31.343] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:01:31.686] <TB1>     INFO: Expecting 5025280 events.
[11:02:06.536] <TB1>     INFO: 870696 events read in total (34135ms).
[11:02:41.478] <TB1>     INFO: 1740392 events read in total (69078ms).
[11:03:16.505] <TB1>     INFO: 2609008 events read in total (104104ms).
[11:03:51.199] <TB1>     INFO: 3469904 events read in total (138798ms).
[11:04:26.133] <TB1>     INFO: 4327304 events read in total (173733ms).
[11:04:55.268] <TB1>     INFO: 5025280 events read in total (202867ms).
[11:04:55.368] <TB1>     INFO: Test took 204025ms.
[11:04:55.584] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:04:55.993] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:04:57.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:04:59.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:05:00.682] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:05:02.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:05:03.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:05:05.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:05:06.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:05:08.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:05:09.747] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:05:11.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:05:12.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:05:14.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:05:15.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:05:17.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:05:18.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:05:20.503] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257839104
[11:05:20.505] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 14.082587 .. 50.130454
[11:05:20.582] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 60 (-1/-1) hits flags = 528 (plus default)
[11:05:20.593] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:05:20.593] <TB1>     INFO:     run 1 of 1
[11:05:20.593] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:05:20.943] <TB1>     INFO: Expecting 1896960 events.
[11:06:01.531] <TB1>     INFO: 1134864 events read in total (39873ms).
[11:06:28.982] <TB1>     INFO: 1896960 events read in total (67324ms).
[11:06:29.006] <TB1>     INFO: Test took 68414ms.
[11:06:29.050] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:29.152] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:06:30.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:06:31.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:06:32.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:06:33.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:06:34.178] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:06:35.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:06:36.196] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:06:37.196] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:06:38.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:06:39.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:06:40.206] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:06:41.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:06:42.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:06:43.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:06:44.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:06:45.222] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 221437952
[11:06:45.303] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 20.104278 .. 45.420337
[11:06:45.379] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 10 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:06:45.390] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:06:45.390] <TB1>     INFO:     run 1 of 1
[11:06:45.390] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:06:45.732] <TB1>     INFO: Expecting 1530880 events.
[11:07:26.620] <TB1>     INFO: 1123936 events read in total (40173ms).
[11:07:41.443] <TB1>     INFO: 1530880 events read in total (54996ms).
[11:07:41.464] <TB1>     INFO: Test took 56074ms.
[11:07:41.505] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:07:41.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:07:42.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:07:43.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:07:44.747] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:07:45.762] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:07:46.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:07:47.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:07:48.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:07:49.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:07:50.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:07:51.852] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:07:52.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:07:53.878] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:07:54.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:07:55.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:07:56.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:07:57.942] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303878144
[11:07:58.024] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.895591 .. 41.297302
[11:07:58.100] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[11:07:58.111] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:07:58.111] <TB1>     INFO:     run 1 of 1
[11:07:58.111] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:07:58.461] <TB1>     INFO: Expecting 1297920 events.
[11:08:40.378] <TB1>     INFO: 1147832 events read in total (41202ms).
[11:08:45.930] <TB1>     INFO: 1297920 events read in total (46754ms).
[11:08:45.942] <TB1>     INFO: Test took 47831ms.
[11:08:45.971] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:08:46.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:08:47.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:08:47.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:08:48.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:08:49.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:08:50.855] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:08:51.787] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:08:52.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:08:53.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:08:54.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:08:55.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:08:56.446] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:08:57.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:08:58.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:08:59.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:09:00.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:09:01.101] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 338374656
[11:09:01.183] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.693285 .. 41.297302
[11:09:01.258] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[11:09:01.269] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:09:01.269] <TB1>     INFO:     run 1 of 1
[11:09:01.269] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:09:01.612] <TB1>     INFO: Expecting 1231360 events.
[11:09:42.284] <TB1>     INFO: 1127512 events read in total (39957ms).
[11:09:46.237] <TB1>     INFO: 1231360 events read in total (43910ms).
[11:09:46.249] <TB1>     INFO: Test took 44980ms.
[11:09:46.278] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:09:46.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:09:47.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:09:48.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:09:49.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:09:50.065] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:09:50.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:09:51.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:09:52.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:09:53.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:09:54.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:09:55.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:09:56.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:09:57.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:09:58.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:09:59.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:10:00.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:10:01.213] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345223168
[11:10:01.296] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:10:01.296] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:10:01.306] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:10:01.306] <TB1>     INFO:     run 1 of 1
[11:10:01.307] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:10:01.649] <TB1>     INFO: Expecting 1364480 events.
[11:10:41.324] <TB1>     INFO: 1075464 events read in total (38960ms).
[11:10:51.983] <TB1>     INFO: 1364480 events read in total (49620ms).
[11:10:52.007] <TB1>     INFO: Test took 50700ms.
[11:10:52.045] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:10:52.123] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:10:53.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:10:54.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:10:55.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:10:56.008] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:10:56.978] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:10:57.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:10:58.922] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:10:59.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:11:00.860] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:11:01.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:11:02.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:11:03.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:11:04.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:11:05.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:11:06.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:11:07.651] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351281152
[11:11:07.684] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C0.dat
[11:11:07.684] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C1.dat
[11:11:07.686] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C2.dat
[11:11:07.686] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C3.dat
[11:11:07.686] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C4.dat
[11:11:07.686] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C5.dat
[11:11:07.686] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C6.dat
[11:11:07.686] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C7.dat
[11:11:07.686] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C8.dat
[11:11:07.686] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C9.dat
[11:11:07.687] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C10.dat
[11:11:07.687] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C11.dat
[11:11:07.687] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C12.dat
[11:11:07.687] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C13.dat
[11:11:07.687] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C14.dat
[11:11:07.687] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C15.dat
[11:11:07.687] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C0.dat
[11:11:07.696] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C1.dat
[11:11:07.703] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C2.dat
[11:11:07.710] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C3.dat
[11:11:07.718] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C4.dat
[11:11:07.725] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C5.dat
[11:11:07.732] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C6.dat
[11:11:07.739] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C7.dat
[11:11:07.746] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C8.dat
[11:11:07.753] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C9.dat
[11:11:07.760] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C10.dat
[11:11:07.767] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C11.dat
[11:11:07.775] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C12.dat
[11:11:07.782] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C13.dat
[11:11:07.789] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C14.dat
[11:11:07.796] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C15.dat
[11:11:07.803] <TB1>     INFO: PixTestTrim::trimTest() done
[11:11:07.803] <TB1>     INFO: vtrim:     111  96 109  94  98 107 104 102  86 106  93  98 103  96  98 103 
[11:11:07.803] <TB1>     INFO: vthrcomp:   93  86  87  90  86  88  98  75  86  78  79  80  79  76  94  84 
[11:11:07.803] <TB1>     INFO: vcal mean:  35.03  35.01  35.00  34.97  34.96  35.00  34.96  35.01  35.05  35.00  35.00  35.02  35.04  35.07  34.98  35.01 
[11:11:07.803] <TB1>     INFO: vcal RMS:    0.74   0.82   0.79   0.75   0.74   0.69   0.75   0.74   0.77   0.72   0.77   0.76   0.73   0.75   0.75   0.83 
[11:11:07.803] <TB1>     INFO: bits mean:   9.98   9.78  10.29   9.58   9.30   9.83   9.81   9.09   9.98   8.91   8.89   9.51   9.52   8.95   9.76  10.24 
[11:11:07.803] <TB1>     INFO: bits RMS:    2.36   2.51   2.39   2.64   2.90   2.39   2.68   2.30   2.53   2.56   2.45   2.59   2.28   2.37   2.56   2.47 
[11:11:07.816] <TB1>     INFO:    ----------------------------------------------------------------------
[11:11:07.816] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:11:07.816] <TB1>     INFO:    ----------------------------------------------------------------------
[11:11:07.819] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:11:07.819] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:11:07.833] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:11:07.833] <TB1>     INFO:     run 1 of 1
[11:11:07.833] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:11:08.177] <TB1>     INFO: Expecting 4160000 events.
[11:11:54.537] <TB1>     INFO: 1057710 events read in total (45645ms).
[11:12:38.055] <TB1>     INFO: 2104940 events read in total (89163ms).
[11:13:21.534] <TB1>     INFO: 3140960 events read in total (132642ms).
[11:14:03.891] <TB1>     INFO: 4160000 events read in total (174999ms).
[11:14:03.974] <TB1>     INFO: Test took 176141ms.
[11:14:04.137] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:14:04.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:14:06.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:14:08.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:14:10.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:14:12.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:14:14.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:14:16.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:14:18.408] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:14:20.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:14:22.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:14:24.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:14:26.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:14:28.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:14:30.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:14:32.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:14:33.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:14:35.804] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382889984
[11:14:35.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:14:35.879] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:14:35.879] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 137 (-1/-1) hits flags = 528 (plus default)
[11:14:35.890] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:14:35.890] <TB1>     INFO:     run 1 of 1
[11:14:35.890] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:14:36.237] <TB1>     INFO: Expecting 2870400 events.
[11:15:24.517] <TB1>     INFO: 1206005 events read in total (47565ms).
[11:16:11.507] <TB1>     INFO: 2384100 events read in total (94555ms).
[11:16:31.313] <TB1>     INFO: 2870400 events read in total (114362ms).
[11:16:31.360] <TB1>     INFO: Test took 115470ms.
[11:16:31.437] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:16:31.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:16:33.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:16:34.920] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:16:36.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:16:38.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:16:39.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:16:41.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:16:43.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:16:44.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:16:46.446] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:16:48.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:16:49.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:16:51.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:16:52.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:16:54.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:16:56.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:16:57.800] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 394014720
[11:16:57.801] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:16:57.877] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:16:57.877] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 127 (-1/-1) hits flags = 528 (plus default)
[11:16:57.889] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:16:57.889] <TB1>     INFO:     run 1 of 1
[11:16:57.889] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:16:58.235] <TB1>     INFO: Expecting 2662400 events.
[11:17:47.150] <TB1>     INFO: 1262180 events read in total (48200ms).
[11:18:35.217] <TB1>     INFO: 2489385 events read in total (96267ms).
[11:18:42.345] <TB1>     INFO: 2662400 events read in total (103395ms).
[11:18:42.374] <TB1>     INFO: Test took 104485ms.
[11:18:42.435] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:18:42.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:18:43.993] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:18:45.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:18:46.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:18:48.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:18:49.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:18:51.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:18:52.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:18:54.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:18:55.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:18:57.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:18:58.524] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:18:59.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:19:01.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:19:02.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:19:04.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:19:05.811] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403116032
[11:19:05.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:19:05.885] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:19:05.886] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 127 (-1/-1) hits flags = 528 (plus default)
[11:19:05.897] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:19:05.897] <TB1>     INFO:     run 1 of 1
[11:19:05.897] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:19:06.239] <TB1>     INFO: Expecting 2662400 events.
[11:20:00.793] <TB1>     INFO: 1261435 events read in total (53839ms).
[11:20:48.890] <TB1>     INFO: 2488065 events read in total (101936ms).
[11:20:56.115] <TB1>     INFO: 2662400 events read in total (109161ms).
[11:20:56.145] <TB1>     INFO: Test took 110248ms.
[11:20:56.206] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:20:56.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:20:57.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:20:59.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:21:00.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:21:02.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:21:03.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:21:05.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:21:06.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:21:07.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:21:09.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:21:10.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:21:12.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:21:13.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:21:15.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:21:16.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:21:18.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:21:19.831] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403116032
[11:21:19.832] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[11:21:19.911] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[11:21:19.911] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 127 (-1/-1) hits flags = 528 (plus default)
[11:21:19.922] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:21:19.922] <TB1>     INFO:     run 1 of 1
[11:21:19.922] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:21:20.279] <TB1>     INFO: Expecting 2662400 events.
[11:22:10.802] <TB1>     INFO: 1261390 events read in total (49808ms).
[11:22:58.401] <TB1>     INFO: 2487555 events read in total (97407ms).
[11:23:05.494] <TB1>     INFO: 2662400 events read in total (104500ms).
[11:23:05.525] <TB1>     INFO: Test took 105603ms.
[11:23:05.590] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:23:05.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:23:07.229] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:23:08.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:23:10.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:23:11.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:23:13.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:23:15.229] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:23:16.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:23:18.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:23:20.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:23:21.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:23:23.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:23:24.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:23:26.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:23:28.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:23:30.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:23:32.801] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403116032
[11:23:32.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.55432, thr difference RMS: 1.25967
[11:23:32.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.33948, thr difference RMS: 1.30532
[11:23:32.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.66025, thr difference RMS: 1.26625
[11:23:32.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.13523, thr difference RMS: 1.19499
[11:23:32.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.21231, thr difference RMS: 1.07878
[11:23:32.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.42134, thr difference RMS: 1.02023
[11:23:32.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.40814, thr difference RMS: 1.40884
[11:23:32.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.08098, thr difference RMS: 1.79652
[11:23:32.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.92213, thr difference RMS: 1.25237
[11:23:32.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.45236, thr difference RMS: 1.66721
[11:23:32.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.65772, thr difference RMS: 1.31529
[11:23:32.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.17302, thr difference RMS: 1.23921
[11:23:32.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.7427, thr difference RMS: 1.42531
[11:23:32.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.88736, thr difference RMS: 1.71771
[11:23:32.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.84165, thr difference RMS: 1.26154
[11:23:32.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.35451, thr difference RMS: 1.31547
[11:23:32.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.60205, thr difference RMS: 1.24033
[11:23:32.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.32043, thr difference RMS: 1.31891
[11:23:32.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.65021, thr difference RMS: 1.22825
[11:23:32.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.19067, thr difference RMS: 1.19068
[11:23:32.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.15317, thr difference RMS: 1.09265
[11:23:32.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.30658, thr difference RMS: 1.03567
[11:23:32.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.47274, thr difference RMS: 1.40638
[11:23:32.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.04321, thr difference RMS: 1.83241
[11:23:32.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.05614, thr difference RMS: 1.264
[11:23:32.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.49376, thr difference RMS: 1.67247
[11:23:32.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.68594, thr difference RMS: 1.3083
[11:23:32.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.19577, thr difference RMS: 1.22271
[11:23:32.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.64728, thr difference RMS: 1.40831
[11:23:32.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.93589, thr difference RMS: 1.72076
[11:23:32.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.80536, thr difference RMS: 1.25058
[11:23:32.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.27697, thr difference RMS: 1.31852
[11:23:32.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.76128, thr difference RMS: 1.25219
[11:23:32.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.48483, thr difference RMS: 1.31472
[11:23:32.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.72471, thr difference RMS: 1.231
[11:23:32.811] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.40961, thr difference RMS: 1.17994
[11:23:32.811] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.15485, thr difference RMS: 1.07586
[11:23:32.811] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.27659, thr difference RMS: 1.02757
[11:23:32.811] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.62355, thr difference RMS: 1.3995
[11:23:32.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.04596, thr difference RMS: 1.82825
[11:23:32.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.1807, thr difference RMS: 1.24952
[11:23:32.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.55165, thr difference RMS: 1.67233
[11:23:32.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.83857, thr difference RMS: 1.31326
[11:23:32.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.24096, thr difference RMS: 1.22113
[11:23:32.813] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.69981, thr difference RMS: 1.40697
[11:23:32.813] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.0438, thr difference RMS: 1.74722
[11:23:32.813] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.85419, thr difference RMS: 1.26458
[11:23:32.813] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.29444, thr difference RMS: 1.29551
[11:23:32.814] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.87371, thr difference RMS: 1.23151
[11:23:32.814] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.57555, thr difference RMS: 1.3001
[11:23:32.814] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.75328, thr difference RMS: 1.21527
[11:23:32.814] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.48374, thr difference RMS: 1.19089
[11:23:32.814] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.07774, thr difference RMS: 1.06183
[11:23:32.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.24233, thr difference RMS: 1.02181
[11:23:32.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.72405, thr difference RMS: 1.40113
[11:23:32.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.02751, thr difference RMS: 1.83502
[11:23:32.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.21272, thr difference RMS: 1.2513
[11:23:32.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.63682, thr difference RMS: 1.67084
[11:23:32.816] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.93452, thr difference RMS: 1.28611
[11:23:32.816] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.25866, thr difference RMS: 1.22843
[11:23:32.816] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.71816, thr difference RMS: 1.3943
[11:23:32.816] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.0614, thr difference RMS: 1.72531
[11:23:32.817] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.85605, thr difference RMS: 1.25312
[11:23:32.817] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.22598, thr difference RMS: 1.28605
[11:23:32.931] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[11:23:32.937] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1862 seconds
[11:23:32.937] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[11:23:33.660] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[11:23:33.660] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[11:23:33.665] <TB1>     INFO: ######################################################################
[11:23:33.665] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[11:23:33.665] <TB1>     INFO: ######################################################################
[11:23:33.665] <TB1>     INFO:    ----------------------------------------------------------------------
[11:23:33.665] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[11:23:33.665] <TB1>     INFO:    ----------------------------------------------------------------------
[11:23:33.665] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[11:23:33.676] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[11:23:33.676] <TB1>     INFO:     run 1 of 1
[11:23:33.676] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:23:34.020] <TB1>     INFO: Expecting 59072000 events.
[11:24:03.231] <TB1>     INFO: 1072800 events read in total (28496ms).
[11:24:31.726] <TB1>     INFO: 2141200 events read in total (56991ms).
[11:25:00.210] <TB1>     INFO: 3209400 events read in total (85475ms).
[11:25:27.470] <TB1>     INFO: 4282200 events read in total (112735ms).
[11:25:55.873] <TB1>     INFO: 5350800 events read in total (141138ms).
[11:26:25.193] <TB1>     INFO: 6420400 events read in total (170458ms).
[11:26:53.740] <TB1>     INFO: 7491200 events read in total (199005ms).
[11:27:22.551] <TB1>     INFO: 8560200 events read in total (227816ms).
[11:27:50.952] <TB1>     INFO: 9630200 events read in total (256217ms).
[11:28:19.166] <TB1>     INFO: 10701400 events read in total (284431ms).
[11:28:47.366] <TB1>     INFO: 11769800 events read in total (312631ms).
[11:29:15.608] <TB1>     INFO: 12840200 events read in total (340873ms).
[11:29:43.734] <TB1>     INFO: 13911000 events read in total (368999ms).
[11:30:12.166] <TB1>     INFO: 14979800 events read in total (397431ms).
[11:30:40.854] <TB1>     INFO: 16051400 events read in total (426119ms).
[11:31:09.234] <TB1>     INFO: 17120600 events read in total (454499ms).
[11:31:37.571] <TB1>     INFO: 18189000 events read in total (482836ms).
[11:32:06.210] <TB1>     INFO: 19260600 events read in total (511475ms).
[11:32:34.418] <TB1>     INFO: 20330000 events read in total (539683ms).
[11:33:03.074] <TB1>     INFO: 21398600 events read in total (568339ms).
[11:33:31.825] <TB1>     INFO: 22470200 events read in total (597090ms).
[11:34:00.535] <TB1>     INFO: 23539800 events read in total (625800ms).
[11:34:29.248] <TB1>     INFO: 24608600 events read in total (654513ms).
[11:34:57.939] <TB1>     INFO: 25681000 events read in total (683204ms).
[11:35:26.563] <TB1>     INFO: 26749600 events read in total (711828ms).
[11:35:55.073] <TB1>     INFO: 27818000 events read in total (740338ms).
[11:36:23.691] <TB1>     INFO: 28890400 events read in total (768956ms).
[11:36:52.240] <TB1>     INFO: 29959200 events read in total (797505ms).
[11:37:20.809] <TB1>     INFO: 31027600 events read in total (826074ms).
[11:37:49.440] <TB1>     INFO: 32099800 events read in total (854705ms).
[11:38:17.999] <TB1>     INFO: 33168000 events read in total (883264ms).
[11:38:46.632] <TB1>     INFO: 34236800 events read in total (911897ms).
[11:39:15.463] <TB1>     INFO: 35309000 events read in total (940729ms).
[11:39:44.105] <TB1>     INFO: 36377200 events read in total (969370ms).
[11:40:12.706] <TB1>     INFO: 37445000 events read in total (997971ms).
[11:40:41.408] <TB1>     INFO: 38517400 events read in total (1026673ms).
[11:41:10.044] <TB1>     INFO: 39586200 events read in total (1055309ms).
[11:41:38.650] <TB1>     INFO: 40654600 events read in total (1083915ms).
[11:42:07.407] <TB1>     INFO: 41727000 events read in total (1112672ms).
[11:42:35.938] <TB1>     INFO: 42795200 events read in total (1141203ms).
[11:43:04.403] <TB1>     INFO: 43862800 events read in total (1169668ms).
[11:43:33.028] <TB1>     INFO: 44934800 events read in total (1198293ms).
[11:44:01.606] <TB1>     INFO: 46003800 events read in total (1226871ms).
[11:44:30.316] <TB1>     INFO: 47072200 events read in total (1255581ms).
[11:44:59.045] <TB1>     INFO: 48143200 events read in total (1284310ms).
[11:45:27.595] <TB1>     INFO: 49211800 events read in total (1312860ms).
[11:45:56.199] <TB1>     INFO: 50279600 events read in total (1341464ms).
[11:46:24.720] <TB1>     INFO: 51347800 events read in total (1369985ms).
[11:46:53.385] <TB1>     INFO: 52419800 events read in total (1398650ms).
[11:47:22.109] <TB1>     INFO: 53487600 events read in total (1427374ms).
[11:47:50.657] <TB1>     INFO: 54555400 events read in total (1455922ms).
[11:48:19.311] <TB1>     INFO: 55625600 events read in total (1484576ms).
[11:48:47.925] <TB1>     INFO: 56695200 events read in total (1513190ms).
[11:49:16.556] <TB1>     INFO: 57763400 events read in total (1541821ms).
[11:49:45.091] <TB1>     INFO: 58833000 events read in total (1570356ms).
[11:49:51.859] <TB1>     INFO: 59072000 events read in total (1577124ms).
[11:49:51.882] <TB1>     INFO: Test took 1578207ms.
[11:49:51.944] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:52.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:49:52.080] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:49:53.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:49:53.335] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:49:54.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:49:54.562] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:49:55.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:49:55.782] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:49:57.023] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:49:57.023] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:49:58.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:49:58.267] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:49:59.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:49:59.521] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:50:00.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:50:00.692] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:50:01.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:50:01.859] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:50:03.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:50:03.006] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:50:04.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:50:04.234] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:50:05.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:50:05.430] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:50:06.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:50:06.636] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:50:07.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:50:07.843] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:50:09.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:50:09.075] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:50:10.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:50:10.312] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[11:50:11.533] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496812032
[11:50:11.567] <TB1>     INFO: PixTestScurves::scurves() done 
[11:50:11.567] <TB1>     INFO: Vcal mean:  35.10  35.06  35.10  35.05  35.05  35.06  35.10  35.07  35.12  35.03  35.10  35.12  35.16  35.12  35.07  35.12 
[11:50:11.567] <TB1>     INFO: Vcal RMS:    0.62   0.67   0.66   0.61   0.60   0.56   0.63   0.60   0.63   0.59   0.63   0.62   0.60   0.62   0.60   0.70 
[11:50:11.567] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[11:50:11.656] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[11:50:11.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[11:50:11.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[11:50:11.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[11:50:11.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[11:50:11.657] <TB1>     INFO: ######################################################################
[11:50:11.657] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:50:11.657] <TB1>     INFO: ######################################################################
[11:50:11.660] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:50:11.004] <TB1>     INFO: Expecting 41600 events.
[11:50:16.136] <TB1>     INFO: 41600 events read in total (3405ms).
[11:50:16.137] <TB1>     INFO: Test took 4477ms.
[11:50:16.145] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:50:16.145] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:50:16.145] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:50:16.155] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[11:50:16.156] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[11:50:16.156] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[11:50:16.156] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[11:50:16.492] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:50:16.836] <TB1>     INFO: Expecting 41600 events.
[11:50:21.048] <TB1>     INFO: 41600 events read in total (3498ms).
[11:50:21.049] <TB1>     INFO: Test took 4557ms.
[11:50:21.059] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:50:21.059] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[11:50:21.061] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[11:50:21.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.526
[11:50:21.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 196
[11:50:21.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.397
[11:50:21.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[11:50:21.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.326
[11:50:21.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 186
[11:50:21.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.604
[11:50:21.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[11:50:21.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.663
[11:50:21.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 195
[11:50:21.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.131
[11:50:21.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 190
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.894
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.246
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.535
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.901
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 193
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.346
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 196
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.248
[11:50:21.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[11:50:21.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.779
[11:50:21.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[11:50:21.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.613
[11:50:21.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 194
[11:50:21.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.887
[11:50:21.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 173
[11:50:21.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.599
[11:50:21.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[11:50:21.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[11:50:21.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[11:50:21.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[11:50:21.149] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:50:21.498] <TB1>     INFO: Expecting 41600 events.
[11:50:25.670] <TB1>     INFO: 41600 events read in total (3457ms).
[11:50:25.671] <TB1>     INFO: Test took 4522ms.
[11:50:25.678] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:50:25.678] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[11:50:25.679] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[11:50:25.683] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[11:50:25.683] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 62minph_roc = 12
[11:50:25.683] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 102.558
[11:50:25.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 102
[11:50:25.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.2317
[11:50:25.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 80
[11:50:25.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7568
[11:50:25.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 70
[11:50:25.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.503
[11:50:25.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 85
[11:50:25.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.2387
[11:50:25.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 86
[11:50:25.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.3007
[11:50:25.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 92
[11:50:25.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.803
[11:50:25.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 75
[11:50:25.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.0496
[11:50:25.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 86
[11:50:25.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.5292
[11:50:25.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,61] phvalue 90
[11:50:25.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.376
[11:50:25.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,67] phvalue 92
[11:50:25.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.7899
[11:50:25.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 90
[11:50:25.686] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2049
[11:50:25.686] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,60] phvalue 79
[11:50:25.686] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0895
[11:50:25.686] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 66
[11:50:25.686] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.7813
[11:50:25.686] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 93
[11:50:25.686] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4481
[11:50:25.686] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 74
[11:50:25.686] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.886
[11:50:25.686] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 72
[11:50:25.690] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[11:50:26.103] <TB1>     INFO: Expecting 2560 events.
[11:50:27.067] <TB1>     INFO: 2560 events read in total (249ms).
[11:50:27.067] <TB1>     INFO: Test took 1377ms.
[11:50:27.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:27.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[11:50:27.574] <TB1>     INFO: Expecting 2560 events.
[11:50:28.532] <TB1>     INFO: 2560 events read in total (243ms).
[11:50:28.532] <TB1>     INFO: Test took 1464ms.
[11:50:28.533] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:28.533] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 2 2
[11:50:29.040] <TB1>     INFO: Expecting 2560 events.
[11:50:29.998] <TB1>     INFO: 2560 events read in total (243ms).
[11:50:29.998] <TB1>     INFO: Test took 1465ms.
[11:50:29.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:29.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[11:50:30.507] <TB1>     INFO: Expecting 2560 events.
[11:50:31.466] <TB1>     INFO: 2560 events read in total (244ms).
[11:50:31.466] <TB1>     INFO: Test took 1467ms.
[11:50:31.466] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:31.467] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[11:50:31.974] <TB1>     INFO: Expecting 2560 events.
[11:50:32.933] <TB1>     INFO: 2560 events read in total (244ms).
[11:50:32.933] <TB1>     INFO: Test took 1466ms.
[11:50:32.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:32.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 5 5
[11:50:33.441] <TB1>     INFO: Expecting 2560 events.
[11:50:34.399] <TB1>     INFO: 2560 events read in total (243ms).
[11:50:34.399] <TB1>     INFO: Test took 1466ms.
[11:50:34.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:34.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 6 6
[11:50:34.907] <TB1>     INFO: Expecting 2560 events.
[11:50:35.865] <TB1>     INFO: 2560 events read in total (243ms).
[11:50:35.866] <TB1>     INFO: Test took 1466ms.
[11:50:35.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:35.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 7 7
[11:50:36.374] <TB1>     INFO: Expecting 2560 events.
[11:50:37.330] <TB1>     INFO: 2560 events read in total (242ms).
[11:50:37.330] <TB1>     INFO: Test took 1464ms.
[11:50:37.331] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:37.331] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 61, 8 8
[11:50:37.838] <TB1>     INFO: Expecting 2560 events.
[11:50:38.796] <TB1>     INFO: 2560 events read in total (243ms).
[11:50:38.796] <TB1>     INFO: Test took 1465ms.
[11:50:38.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:38.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 67, 9 9
[11:50:39.304] <TB1>     INFO: Expecting 2560 events.
[11:50:40.261] <TB1>     INFO: 2560 events read in total (243ms).
[11:50:40.261] <TB1>     INFO: Test took 1464ms.
[11:50:40.261] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:40.261] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 10 10
[11:50:40.769] <TB1>     INFO: Expecting 2560 events.
[11:50:41.725] <TB1>     INFO: 2560 events read in total (242ms).
[11:50:41.726] <TB1>     INFO: Test took 1465ms.
[11:50:41.726] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:41.726] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 60, 11 11
[11:50:42.233] <TB1>     INFO: Expecting 2560 events.
[11:50:43.192] <TB1>     INFO: 2560 events read in total (243ms).
[11:50:43.193] <TB1>     INFO: Test took 1467ms.
[11:50:43.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:43.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 12 12
[11:50:43.700] <TB1>     INFO: Expecting 2560 events.
[11:50:44.658] <TB1>     INFO: 2560 events read in total (243ms).
[11:50:44.659] <TB1>     INFO: Test took 1466ms.
[11:50:44.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:44.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[11:50:45.166] <TB1>     INFO: Expecting 2560 events.
[11:50:46.123] <TB1>     INFO: 2560 events read in total (242ms).
[11:50:46.123] <TB1>     INFO: Test took 1464ms.
[11:50:46.123] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:46.123] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 14 14
[11:50:46.631] <TB1>     INFO: Expecting 2560 events.
[11:50:47.587] <TB1>     INFO: 2560 events read in total (242ms).
[11:50:47.588] <TB1>     INFO: Test took 1465ms.
[11:50:47.588] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:47.588] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 15 15
[11:50:48.095] <TB1>     INFO: Expecting 2560 events.
[11:50:49.054] <TB1>     INFO: 2560 events read in total (243ms).
[11:50:49.054] <TB1>     INFO: Test took 1466ms.
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[11:50:49.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[11:50:49.057] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:50:49.564] <TB1>     INFO: Expecting 655360 events.
[11:51:01.330] <TB1>     INFO: 655360 events read in total (11051ms).
[11:51:01.341] <TB1>     INFO: Expecting 655360 events.
[11:51:13.119] <TB1>     INFO: 655360 events read in total (11215ms).
[11:51:13.134] <TB1>     INFO: Expecting 655360 events.
[11:51:24.823] <TB1>     INFO: 655360 events read in total (11131ms).
[11:51:24.844] <TB1>     INFO: Expecting 655360 events.
[11:51:36.455] <TB1>     INFO: 655360 events read in total (11055ms).
[11:51:36.479] <TB1>     INFO: Expecting 655360 events.
[11:51:48.226] <TB1>     INFO: 655360 events read in total (11197ms).
[11:51:48.255] <TB1>     INFO: Expecting 655360 events.
[11:51:59.864] <TB1>     INFO: 655360 events read in total (11071ms).
[11:51:59.895] <TB1>     INFO: Expecting 655360 events.
[11:52:11.745] <TB1>     INFO: 655360 events read in total (11308ms).
[11:52:11.782] <TB1>     INFO: Expecting 655360 events.
[11:52:23.453] <TB1>     INFO: 655360 events read in total (11135ms).
[11:52:23.494] <TB1>     INFO: Expecting 655360 events.
[11:52:35.236] <TB1>     INFO: 655360 events read in total (11215ms).
[11:52:35.290] <TB1>     INFO: Expecting 655360 events.
[11:52:47.088] <TB1>     INFO: 655360 events read in total (11272ms).
[11:52:47.141] <TB1>     INFO: Expecting 655360 events.
[11:52:58.756] <TB1>     INFO: 655360 events read in total (11089ms).
[11:52:58.810] <TB1>     INFO: Expecting 655360 events.
[11:53:10.459] <TB1>     INFO: 655360 events read in total (11122ms).
[11:53:10.517] <TB1>     INFO: Expecting 655360 events.
[11:53:22.219] <TB1>     INFO: 655360 events read in total (11175ms).
[11:53:22.282] <TB1>     INFO: Expecting 655360 events.
[11:53:33.833] <TB1>     INFO: 655360 events read in total (11024ms).
[11:53:33.898] <TB1>     INFO: Expecting 655360 events.
[11:53:45.662] <TB1>     INFO: 655360 events read in total (11237ms).
[11:53:45.734] <TB1>     INFO: Expecting 655360 events.
[11:53:57.375] <TB1>     INFO: 655360 events read in total (11115ms).
[11:53:57.449] <TB1>     INFO: Test took 188392ms.
[11:53:57.543] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:53:57.849] <TB1>     INFO: Expecting 655360 events.
[11:54:09.668] <TB1>     INFO: 655360 events read in total (11104ms).
[11:54:09.679] <TB1>     INFO: Expecting 655360 events.
[11:54:21.394] <TB1>     INFO: 655360 events read in total (11153ms).
[11:54:21.409] <TB1>     INFO: Expecting 655360 events.
[11:54:33.075] <TB1>     INFO: 655360 events read in total (11108ms).
[11:54:33.094] <TB1>     INFO: Expecting 655360 events.
[11:54:44.757] <TB1>     INFO: 655360 events read in total (11108ms).
[11:54:44.782] <TB1>     INFO: Expecting 655360 events.
[11:54:56.237] <TB1>     INFO: 655360 events read in total (10907ms).
[11:54:56.266] <TB1>     INFO: Expecting 655360 events.
[11:55:07.786] <TB1>     INFO: 655360 events read in total (10976ms).
[11:55:07.818] <TB1>     INFO: Expecting 655360 events.
[11:55:19.437] <TB1>     INFO: 655360 events read in total (11079ms).
[11:55:19.474] <TB1>     INFO: Expecting 655360 events.
[11:55:31.063] <TB1>     INFO: 655360 events read in total (11054ms).
[11:55:31.105] <TB1>     INFO: Expecting 655360 events.
[11:55:42.812] <TB1>     INFO: 655360 events read in total (11176ms).
[11:55:42.856] <TB1>     INFO: Expecting 655360 events.
[11:55:54.484] <TB1>     INFO: 655360 events read in total (11100ms).
[11:55:54.532] <TB1>     INFO: Expecting 655360 events.
[11:56:06.152] <TB1>     INFO: 655360 events read in total (11093ms).
[11:56:06.207] <TB1>     INFO: Expecting 655360 events.
[11:56:17.824] <TB1>     INFO: 655360 events read in total (11090ms).
[11:56:17.881] <TB1>     INFO: Expecting 655360 events.
[11:56:29.534] <TB1>     INFO: 655360 events read in total (11126ms).
[11:56:29.596] <TB1>     INFO: Expecting 655360 events.
[11:56:41.356] <TB1>     INFO: 655360 events read in total (11233ms).
[11:56:41.425] <TB1>     INFO: Expecting 655360 events.
[11:56:53.080] <TB1>     INFO: 655360 events read in total (11128ms).
[11:56:53.155] <TB1>     INFO: Expecting 655360 events.
[11:57:04.768] <TB1>     INFO: 655360 events read in total (11087ms).
[11:57:04.844] <TB1>     INFO: Test took 187301ms.
[11:57:05.017] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.018] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[11:57:05.018] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.018] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[11:57:05.018] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.019] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[11:57:05.019] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.019] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[11:57:05.019] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.020] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[11:57:05.020] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.020] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[11:57:05.020] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.021] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[11:57:05.021] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.021] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[11:57:05.021] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.022] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[11:57:05.022] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.022] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[11:57:05.022] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.023] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[11:57:05.023] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.023] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[11:57:05.023] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.023] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[11:57:05.024] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.024] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[11:57:05.024] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.024] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[11:57:05.024] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:57:05.025] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[11:57:05.025] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.033] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.041] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.049] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.056] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.064] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.071] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.078] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.086] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.093] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.101] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.109] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.117] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.124] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.132] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.139] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:57:05.146] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[11:57:05.153] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[11:57:05.160] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[11:57:05.167] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[11:57:05.174] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[11:57:05.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[11:57:05.215] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C0.dat
[11:57:05.215] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C1.dat
[11:57:05.215] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C2.dat
[11:57:05.216] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C3.dat
[11:57:05.216] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C4.dat
[11:57:05.216] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C5.dat
[11:57:05.216] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C6.dat
[11:57:05.216] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C7.dat
[11:57:05.216] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C8.dat
[11:57:05.217] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C9.dat
[11:57:05.217] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C10.dat
[11:57:05.217] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C11.dat
[11:57:05.217] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C12.dat
[11:57:05.218] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C13.dat
[11:57:05.218] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C14.dat
[11:57:05.232] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C15.dat
[11:57:05.577] <TB1>     INFO: Expecting 41600 events.
[11:57:09.400] <TB1>     INFO: 41600 events read in total (3108ms).
[11:57:09.401] <TB1>     INFO: Test took 4167ms.
[11:57:10.052] <TB1>     INFO: Expecting 41600 events.
[11:57:13.878] <TB1>     INFO: 41600 events read in total (3111ms).
[11:57:13.879] <TB1>     INFO: Test took 4176ms.
[11:57:14.533] <TB1>     INFO: Expecting 41600 events.
[11:57:18.378] <TB1>     INFO: 41600 events read in total (3130ms).
[11:57:18.378] <TB1>     INFO: Test took 4196ms.
[11:57:18.682] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:18.814] <TB1>     INFO: Expecting 2560 events.
[11:57:19.771] <TB1>     INFO: 2560 events read in total (242ms).
[11:57:19.772] <TB1>     INFO: Test took 1090ms.
[11:57:19.773] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:20.280] <TB1>     INFO: Expecting 2560 events.
[11:57:21.238] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:21.239] <TB1>     INFO: Test took 1466ms.
[11:57:21.243] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:21.748] <TB1>     INFO: Expecting 2560 events.
[11:57:22.707] <TB1>     INFO: 2560 events read in total (244ms).
[11:57:22.707] <TB1>     INFO: Test took 1464ms.
[11:57:22.709] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:23.216] <TB1>     INFO: Expecting 2560 events.
[11:57:24.174] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:24.174] <TB1>     INFO: Test took 1465ms.
[11:57:24.176] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:24.682] <TB1>     INFO: Expecting 2560 events.
[11:57:25.640] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:25.641] <TB1>     INFO: Test took 1465ms.
[11:57:25.643] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:26.150] <TB1>     INFO: Expecting 2560 events.
[11:57:27.108] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:27.108] <TB1>     INFO: Test took 1465ms.
[11:57:27.113] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:27.616] <TB1>     INFO: Expecting 2560 events.
[11:57:28.574] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:28.575] <TB1>     INFO: Test took 1462ms.
[11:57:28.578] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:29.082] <TB1>     INFO: Expecting 2560 events.
[11:57:30.042] <TB1>     INFO: 2560 events read in total (245ms).
[11:57:30.042] <TB1>     INFO: Test took 1464ms.
[11:57:30.046] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:30.551] <TB1>     INFO: Expecting 2560 events.
[11:57:31.509] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:31.509] <TB1>     INFO: Test took 1463ms.
[11:57:31.511] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:32.017] <TB1>     INFO: Expecting 2560 events.
[11:57:32.975] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:32.976] <TB1>     INFO: Test took 1465ms.
[11:57:32.979] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:33.484] <TB1>     INFO: Expecting 2560 events.
[11:57:34.445] <TB1>     INFO: 2560 events read in total (246ms).
[11:57:34.446] <TB1>     INFO: Test took 1467ms.
[11:57:34.448] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:34.954] <TB1>     INFO: Expecting 2560 events.
[11:57:35.912] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:35.913] <TB1>     INFO: Test took 1465ms.
[11:57:35.915] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:36.421] <TB1>     INFO: Expecting 2560 events.
[11:57:37.381] <TB1>     INFO: 2560 events read in total (245ms).
[11:57:37.382] <TB1>     INFO: Test took 1467ms.
[11:57:37.384] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:37.890] <TB1>     INFO: Expecting 2560 events.
[11:57:38.847] <TB1>     INFO: 2560 events read in total (242ms).
[11:57:38.847] <TB1>     INFO: Test took 1463ms.
[11:57:38.849] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:39.355] <TB1>     INFO: Expecting 2560 events.
[11:57:40.315] <TB1>     INFO: 2560 events read in total (245ms).
[11:57:40.315] <TB1>     INFO: Test took 1466ms.
[11:57:40.317] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:40.825] <TB1>     INFO: Expecting 2560 events.
[11:57:41.784] <TB1>     INFO: 2560 events read in total (244ms).
[11:57:41.785] <TB1>     INFO: Test took 1468ms.
[11:57:41.789] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:42.292] <TB1>     INFO: Expecting 2560 events.
[11:57:43.251] <TB1>     INFO: 2560 events read in total (244ms).
[11:57:43.253] <TB1>     INFO: Test took 1464ms.
[11:57:43.257] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:43.761] <TB1>     INFO: Expecting 2560 events.
[11:57:44.718] <TB1>     INFO: 2560 events read in total (242ms).
[11:57:44.719] <TB1>     INFO: Test took 1462ms.
[11:57:44.723] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:45.227] <TB1>     INFO: Expecting 2560 events.
[11:57:46.186] <TB1>     INFO: 2560 events read in total (244ms).
[11:57:46.186] <TB1>     INFO: Test took 1463ms.
[11:57:46.189] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:46.695] <TB1>     INFO: Expecting 2560 events.
[11:57:47.653] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:47.654] <TB1>     INFO: Test took 1466ms.
[11:57:47.658] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:48.162] <TB1>     INFO: Expecting 2560 events.
[11:57:49.120] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:49.120] <TB1>     INFO: Test took 1462ms.
[11:57:49.124] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:49.629] <TB1>     INFO: Expecting 2560 events.
[11:57:50.588] <TB1>     INFO: 2560 events read in total (244ms).
[11:57:50.588] <TB1>     INFO: Test took 1464ms.
[11:57:50.590] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:51.097] <TB1>     INFO: Expecting 2560 events.
[11:57:52.061] <TB1>     INFO: 2560 events read in total (249ms).
[11:57:52.061] <TB1>     INFO: Test took 1471ms.
[11:57:52.064] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:52.570] <TB1>     INFO: Expecting 2560 events.
[11:57:53.528] <TB1>     INFO: 2560 events read in total (244ms).
[11:57:53.528] <TB1>     INFO: Test took 1464ms.
[11:57:53.530] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:54.037] <TB1>     INFO: Expecting 2560 events.
[11:57:54.994] <TB1>     INFO: 2560 events read in total (242ms).
[11:57:54.995] <TB1>     INFO: Test took 1465ms.
[11:57:54.998] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:55.504] <TB1>     INFO: Expecting 2560 events.
[11:57:56.463] <TB1>     INFO: 2560 events read in total (244ms).
[11:57:56.463] <TB1>     INFO: Test took 1465ms.
[11:57:56.466] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:56.972] <TB1>     INFO: Expecting 2560 events.
[11:57:57.930] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:57.930] <TB1>     INFO: Test took 1464ms.
[11:57:57.933] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:58.439] <TB1>     INFO: Expecting 2560 events.
[11:57:59.397] <TB1>     INFO: 2560 events read in total (243ms).
[11:57:59.398] <TB1>     INFO: Test took 1466ms.
[11:57:59.400] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:59.906] <TB1>     INFO: Expecting 2560 events.
[11:58:00.866] <TB1>     INFO: 2560 events read in total (245ms).
[11:58:00.866] <TB1>     INFO: Test took 1466ms.
[11:58:00.869] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:58:01.375] <TB1>     INFO: Expecting 2560 events.
[11:58:02.334] <TB1>     INFO: 2560 events read in total (245ms).
[11:58:02.335] <TB1>     INFO: Test took 1467ms.
[11:58:02.337] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:58:02.843] <TB1>     INFO: Expecting 2560 events.
[11:58:03.806] <TB1>     INFO: 2560 events read in total (248ms).
[11:58:03.806] <TB1>     INFO: Test took 1470ms.
[11:58:03.808] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:58:04.316] <TB1>     INFO: Expecting 2560 events.
[11:58:05.273] <TB1>     INFO: 2560 events read in total (243ms).
[11:58:05.273] <TB1>     INFO: Test took 1465ms.
[11:58:06.297] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[11:58:06.298] <TB1>     INFO: PH scale (per ROC):    81  80  92  82  95  84  85  80  92  91  91  86  87  86  81  80
[11:58:06.298] <TB1>     INFO: PH offset (per ROC):  146 167 171 160 157 154 170 162 152 152 155 165 174 154 174 176
[11:58:06.483] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[11:58:06.487] <TB1>     INFO: ######################################################################
[11:58:06.487] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[11:58:06.487] <TB1>     INFO: ######################################################################
[11:58:06.487] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[11:58:06.499] <TB1>     INFO: scanning low vcal = 10
[11:58:06.841] <TB1>     INFO: Expecting 41600 events.
[11:58:10.555] <TB1>     INFO: 41600 events read in total (2999ms).
[11:58:10.556] <TB1>     INFO: Test took 4057ms.
[11:58:10.557] <TB1>     INFO: scanning low vcal = 20
[11:58:11.063] <TB1>     INFO: Expecting 41600 events.
[11:58:14.784] <TB1>     INFO: 41600 events read in total (3006ms).
[11:58:14.784] <TB1>     INFO: Test took 4226ms.
[11:58:14.786] <TB1>     INFO: scanning low vcal = 30
[11:58:15.293] <TB1>     INFO: Expecting 41600 events.
[11:58:19.009] <TB1>     INFO: 41600 events read in total (3002ms).
[11:58:19.009] <TB1>     INFO: Test took 4223ms.
[11:58:19.011] <TB1>     INFO: scanning low vcal = 40
[11:58:19.519] <TB1>     INFO: Expecting 41600 events.
[11:58:23.754] <TB1>     INFO: 41600 events read in total (3520ms).
[11:58:23.756] <TB1>     INFO: Test took 4745ms.
[11:58:23.759] <TB1>     INFO: scanning low vcal = 50
[11:58:24.172] <TB1>     INFO: Expecting 41600 events.
[11:58:28.431] <TB1>     INFO: 41600 events read in total (3544ms).
[11:58:28.431] <TB1>     INFO: Test took 4672ms.
[11:58:28.434] <TB1>     INFO: scanning low vcal = 60
[11:58:28.851] <TB1>     INFO: Expecting 41600 events.
[11:58:33.115] <TB1>     INFO: 41600 events read in total (3549ms).
[11:58:33.116] <TB1>     INFO: Test took 4682ms.
[11:58:33.120] <TB1>     INFO: scanning low vcal = 70
[11:58:33.535] <TB1>     INFO: Expecting 41600 events.
[11:58:37.788] <TB1>     INFO: 41600 events read in total (3538ms).
[11:58:37.788] <TB1>     INFO: Test took 4668ms.
[11:58:37.791] <TB1>     INFO: scanning low vcal = 80
[11:58:38.209] <TB1>     INFO: Expecting 41600 events.
[11:58:42.466] <TB1>     INFO: 41600 events read in total (3542ms).
[11:58:42.467] <TB1>     INFO: Test took 4675ms.
[11:58:42.470] <TB1>     INFO: scanning low vcal = 90
[11:58:42.894] <TB1>     INFO: Expecting 41600 events.
[11:58:47.135] <TB1>     INFO: 41600 events read in total (3526ms).
[11:58:47.135] <TB1>     INFO: Test took 4664ms.
[11:58:47.139] <TB1>     INFO: scanning low vcal = 100
[11:58:47.555] <TB1>     INFO: Expecting 41600 events.
[11:58:51.948] <TB1>     INFO: 41600 events read in total (3678ms).
[11:58:51.949] <TB1>     INFO: Test took 4810ms.
[11:58:51.952] <TB1>     INFO: scanning low vcal = 110
[11:58:52.373] <TB1>     INFO: Expecting 41600 events.
[11:58:56.630] <TB1>     INFO: 41600 events read in total (3543ms).
[11:58:56.631] <TB1>     INFO: Test took 4678ms.
[11:58:56.634] <TB1>     INFO: scanning low vcal = 120
[11:58:57.050] <TB1>     INFO: Expecting 41600 events.
[11:59:01.310] <TB1>     INFO: 41600 events read in total (3545ms).
[11:59:01.310] <TB1>     INFO: Test took 4676ms.
[11:59:01.316] <TB1>     INFO: scanning low vcal = 130
[11:59:01.727] <TB1>     INFO: Expecting 41600 events.
[11:59:05.991] <TB1>     INFO: 41600 events read in total (3549ms).
[11:59:05.992] <TB1>     INFO: Test took 4676ms.
[11:59:05.998] <TB1>     INFO: scanning low vcal = 140
[11:59:06.413] <TB1>     INFO: Expecting 41600 events.
[11:59:10.661] <TB1>     INFO: 41600 events read in total (3533ms).
[11:59:10.662] <TB1>     INFO: Test took 4664ms.
[11:59:10.665] <TB1>     INFO: scanning low vcal = 150
[11:59:11.085] <TB1>     INFO: Expecting 41600 events.
[11:59:15.339] <TB1>     INFO: 41600 events read in total (3539ms).
[11:59:15.340] <TB1>     INFO: Test took 4675ms.
[11:59:15.345] <TB1>     INFO: scanning low vcal = 160
[11:59:15.755] <TB1>     INFO: Expecting 41600 events.
[11:59:19.995] <TB1>     INFO: 41600 events read in total (3525ms).
[11:59:19.996] <TB1>     INFO: Test took 4651ms.
[11:59:19.999] <TB1>     INFO: scanning low vcal = 170
[11:59:20.420] <TB1>     INFO: Expecting 41600 events.
[11:59:24.682] <TB1>     INFO: 41600 events read in total (3547ms).
[11:59:24.683] <TB1>     INFO: Test took 4684ms.
[11:59:24.688] <TB1>     INFO: scanning low vcal = 180
[11:59:25.103] <TB1>     INFO: Expecting 41600 events.
[11:59:29.373] <TB1>     INFO: 41600 events read in total (3555ms).
[11:59:29.374] <TB1>     INFO: Test took 4686ms.
[11:59:29.377] <TB1>     INFO: scanning low vcal = 190
[11:59:29.793] <TB1>     INFO: Expecting 41600 events.
[11:59:34.061] <TB1>     INFO: 41600 events read in total (3553ms).
[11:59:34.062] <TB1>     INFO: Test took 4685ms.
[11:59:34.065] <TB1>     INFO: scanning low vcal = 200
[11:59:34.481] <TB1>     INFO: Expecting 41600 events.
[11:59:38.741] <TB1>     INFO: 41600 events read in total (3546ms).
[11:59:38.742] <TB1>     INFO: Test took 4677ms.
[11:59:38.746] <TB1>     INFO: scanning low vcal = 210
[11:59:39.162] <TB1>     INFO: Expecting 41600 events.
[11:59:43.431] <TB1>     INFO: 41600 events read in total (3554ms).
[11:59:43.432] <TB1>     INFO: Test took 4686ms.
[11:59:43.435] <TB1>     INFO: scanning low vcal = 220
[11:59:43.852] <TB1>     INFO: Expecting 41600 events.
[11:59:48.134] <TB1>     INFO: 41600 events read in total (3567ms).
[11:59:48.135] <TB1>     INFO: Test took 4700ms.
[11:59:48.138] <TB1>     INFO: scanning low vcal = 230
[11:59:48.555] <TB1>     INFO: Expecting 41600 events.
[11:59:52.821] <TB1>     INFO: 41600 events read in total (3551ms).
[11:59:52.822] <TB1>     INFO: Test took 4684ms.
[11:59:52.825] <TB1>     INFO: scanning low vcal = 240
[11:59:53.241] <TB1>     INFO: Expecting 41600 events.
[11:59:57.512] <TB1>     INFO: 41600 events read in total (3556ms).
[11:59:57.513] <TB1>     INFO: Test took 4688ms.
[11:59:57.516] <TB1>     INFO: scanning low vcal = 250
[11:59:57.932] <TB1>     INFO: Expecting 41600 events.
[12:00:02.198] <TB1>     INFO: 41600 events read in total (3551ms).
[12:00:02.199] <TB1>     INFO: Test took 4683ms.
[12:00:02.203] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:00:02.620] <TB1>     INFO: Expecting 41600 events.
[12:00:06.902] <TB1>     INFO: 41600 events read in total (3567ms).
[12:00:06.904] <TB1>     INFO: Test took 4701ms.
[12:00:06.907] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:00:07.326] <TB1>     INFO: Expecting 41600 events.
[12:00:11.589] <TB1>     INFO: 41600 events read in total (3548ms).
[12:00:11.590] <TB1>     INFO: Test took 4683ms.
[12:00:11.593] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:00:12.011] <TB1>     INFO: Expecting 41600 events.
[12:00:16.276] <TB1>     INFO: 41600 events read in total (3551ms).
[12:00:16.277] <TB1>     INFO: Test took 4683ms.
[12:00:16.281] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:00:16.700] <TB1>     INFO: Expecting 41600 events.
[12:00:20.991] <TB1>     INFO: 41600 events read in total (3577ms).
[12:00:20.992] <TB1>     INFO: Test took 4711ms.
[12:00:20.995] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:00:21.412] <TB1>     INFO: Expecting 41600 events.
[12:00:25.668] <TB1>     INFO: 41600 events read in total (3541ms).
[12:00:25.669] <TB1>     INFO: Test took 4674ms.
[12:00:26.223] <TB1>     INFO: PixTestGainPedestal::measure() done 
[12:00:26.227] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:00:26.240] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:00:26.241] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:00:26.241] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:00:26.241] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:00:26.241] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:00:26.241] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:00:26.242] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:00:26.242] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:00:26.242] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:00:26.242] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:00:26.242] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:00:26.243] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:00:26.243] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:00:26.243] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:00:26.243] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:01:03.723] <TB1>     INFO: PixTestGainPedestal::fit() done
[12:01:03.724] <TB1>     INFO: non-linearity mean:  0.958 0.958 0.956 0.953 0.963 0.955 0.949 0.953 0.949 0.948 0.953 0.955 0.958 0.950 0.954 0.964
[12:01:03.724] <TB1>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.006 0.006 0.005 0.006 0.005 0.008 0.007 0.006 0.006 0.006 0.006 0.006 0.004
[12:01:03.724] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:01:03.748] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:01:03.771] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:01:03.794] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:01:03.818] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:01:03.842] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:01:03.866] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:01:03.891] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:01:03.914] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:01:03.937] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:01:03.960] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:01:04.023] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:01:04.057] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:01:04.080] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:01:04.104] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:01:04.127] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-12_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:01:04.151] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[12:01:04.151] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:01:04.160] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:01:04.160] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:01:04.163] <TB1>     INFO: ######################################################################
[12:01:04.163] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:01:04.163] <TB1>     INFO: ######################################################################
[12:01:04.168] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:01:04.180] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:01:04.182] <TB1>     INFO:     run 1 of 1
[12:01:04.182] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:01:04.526] <TB1>     INFO: Expecting 3120000 events.
[12:01:54.846] <TB1>     INFO: 1272625 events read in total (49605ms).
[12:02:44.753] <TB1>     INFO: 2536945 events read in total (99512ms).
[12:03:07.779] <TB1>     INFO: 3120000 events read in total (122539ms).
[12:03:07.832] <TB1>     INFO: Test took 123651ms.
[12:03:07.914] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:08.065] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:03:09.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:03:10.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:03:12.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:03:13.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:03:15.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:03:16.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:03:18.278] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:03:19.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:03:21.110] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:03:22.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:03:23.909] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:03:25.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:03:26.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:03:28.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:03:29.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:03:30.958] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411865088
[12:03:30.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:03:30.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5331, RMS = 1.4633
[12:03:30.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[12:03:30.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:03:30.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3601, RMS = 1.1674
[12:03:30.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:03:30.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:03:30.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5989, RMS = 1.50934
[12:03:30.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:03:30.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:03:30.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.7697, RMS = 2.02459
[12:03:30.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[12:03:30.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:03:30.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7274, RMS = 1.03934
[12:03:30.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:03:30.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:03:30.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.085, RMS = 1.26226
[12:03:30.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:03:30.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:03:30.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2546, RMS = 0.97062
[12:03:30.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:03:30.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:03:30.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3063, RMS = 0.936761
[12:03:30.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:03:30.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:03:30.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3056, RMS = 1.03704
[12:03:30.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:03:30.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:03:30.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1149, RMS = 1.3676
[12:03:30.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[12:03:30.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:03:30.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3033, RMS = 1.01259
[12:03:30.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:03:30.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:03:30.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0717, RMS = 1.00828
[12:03:30.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:03:30.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:03:30.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.2928, RMS = 1.31953
[12:03:30.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[12:03:30.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:03:30.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.0788, RMS = 1.80832
[12:03:30.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[12:03:31.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:03:31.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.8259, RMS = 1.18701
[12:03:31.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 71
[12:03:31.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:03:31.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 60.9459, RMS = 1.35505
[12:03:31.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 68
[12:03:31.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:03:31.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9689, RMS = 1.0131
[12:03:31.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:03:31.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:03:31.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4812, RMS = 1.6818
[12:03:31.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:03:31.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:03:31.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.3676, RMS = 1.94218
[12:03:31.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[12:03:31.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:03:31.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.8275, RMS = 1.91838
[12:03:31.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[12:03:31.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:03:31.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.1091, RMS = 1.65961
[12:03:31.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[12:03:31.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:03:31.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.9172, RMS = 1.4143
[12:03:31.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[12:03:31.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:03:31.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2621, RMS = 1.37502
[12:03:31.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:03:31.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:03:31.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.2071, RMS = 1.78724
[12:03:31.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[12:03:31.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:03:31.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.2855, RMS = 1.49761
[12:03:31.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[12:03:31.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:03:31.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4474, RMS = 1.89322
[12:03:31.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[12:03:31.012] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:03:31.012] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.6631, RMS = 1.32607
[12:03:31.012] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[12:03:31.012] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:03:31.012] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 60.7233, RMS = 1.45567
[12:03:31.012] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 69
[12:03:31.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:03:31.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2422, RMS = 1.75568
[12:03:31.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[12:03:31.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:03:31.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9538, RMS = 1.14218
[12:03:31.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:03:31.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:03:31.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7035, RMS = 1.59925
[12:03:31.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:03:31.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:03:31.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.2649, RMS = 2.1803
[12:03:31.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[12:03:31.018] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[12:03:31.018] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[12:03:31.019] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:03:31.118] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:03:31.118] <TB1>     INFO: enter test to run
[12:03:31.118] <TB1>     INFO:   test:  no parameter change
[12:03:31.118] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[12:03:31.120] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[12:03:31.120] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.7 C
[12:03:31.121] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:03:31.652] <TB1>    QUIET: Connection to board 26 closed.
[12:03:31.653] <TB1>     INFO: pXar: this is the end, my friend
[12:03:31.653] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
