<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue May 28 11:28:11 2019" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="mux4x1" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="2" NAME="W0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_W0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="andGate_3bit_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="W1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_W1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="andGate_3bit_1" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="W2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_W2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="andGate_3bit_2" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="W3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_W3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="andGate_3bit_3" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S0" SIGIS="undef" SIGNAME="External_Ports_S0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="notGate_3bit_0" PORT="a"/>
        <CONNECTION INSTANCE="andGate_3bit_1" PORT="a"/>
        <CONNECTION INSTANCE="andGate_3bit_3" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S1" SIGIS="undef" SIGNAME="External_Ports_S1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="notGate_3bit_1" PORT="a"/>
        <CONNECTION INSTANCE="andGate_3bit_2" PORT="c"/>
        <CONNECTION INSTANCE="andGate_3bit_3" PORT="c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="f" RIGHT="0" SIGIS="undef" SIGNAME="orGate_3bit_2_0_e">
      <CONNECTIONS>
        <CONNECTION INSTANCE="orGate_3bit_2_0" PORT="e"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/andGate_3bit_0" HWVERSION="1.0" INSTANCE="andGate_3bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="andGate_3bit" VLNV="xilinx.com:user:andGate_3bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mux4x1_andGate_3bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="notGate_3bit_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="notGate_3bit_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_W0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="W0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="notGate_3bit_1_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="notGate_3bit_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="andGate_3bit_0_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="orGate_3bit_2_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/andGate_3bit_1" HWVERSION="1.0" INSTANCE="andGate_3bit_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="andGate_3bit" VLNV="xilinx.com:user:andGate_3bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mux4x1_andGate_3bit_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_S0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_W1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="W1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="notGate_3bit_1_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="notGate_3bit_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="andGate_3bit_1_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="orGate_3bit_2_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/andGate_3bit_2" HWVERSION="1.0" INSTANCE="andGate_3bit_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="andGate_3bit" VLNV="xilinx.com:user:andGate_3bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mux4x1_andGate_3bit_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="notGate_3bit_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="notGate_3bit_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_W2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="W2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_S1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="andGate_3bit_2_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="orGate_3bit_2_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/andGate_3bit_3" HWVERSION="1.0" INSTANCE="andGate_3bit_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="andGate_3bit" VLNV="xilinx.com:user:andGate_3bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mux4x1_andGate_3bit_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_S0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_W3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="W3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_S1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="andGate_3bit_3_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="orGate_3bit_2_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/notGate_3bit_0" HWVERSION="1.0" INSTANCE="notGate_3bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="notGate_3bit" VLNV="xilinx.com:user:notGate_3bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mux4x1_notGate_3bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_S0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="notGate_3bit_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="andGate_3bit_0" PORT="a"/>
            <CONNECTION INSTANCE="andGate_3bit_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/notGate_3bit_1" HWVERSION="1.0" INSTANCE="notGate_3bit_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="notGate_3bit" VLNV="xilinx.com:user:notGate_3bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mux4x1_notGate_3bit_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_S1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="notGate_3bit_1_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="andGate_3bit_0" PORT="c"/>
            <CONNECTION INSTANCE="andGate_3bit_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/orGate_3bit_2_0" HWVERSION="1.0" INSTANCE="orGate_3bit_2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="orGate_3bit_2" VLNV="xilinx.com:user:orGate_3bit_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mux4x1_orGate_3bit_2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="andGate_3bit_0_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="andGate_3bit_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="andGate_3bit_1_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="andGate_3bit_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="andGate_3bit_2_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="andGate_3bit_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="andGate_3bit_3_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="andGate_3bit_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="e" RIGHT="0" SIGIS="undef" SIGNAME="orGate_3bit_2_0_e">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="f"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
