{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429189096117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429189096117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 14:58:15 2015 " "Processing started: Thu Apr 16 14:58:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429189096117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429189096117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CLR -c DE2_115_CLR " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CLR -c DE2_115_CLR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429189096117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1429189096990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189113906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189113906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189113906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189113906 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1429189113923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189113923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189113923 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1429189113923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189113923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189113923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189113938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189113938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189113954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189113954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189113954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189113954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189113954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189113954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189113970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189113970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "raw2rgb.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/raw2rgb.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189113970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189113970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189113970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189113970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ccd_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CCD_Capture-TERASIC " "Found design unit 1: CCD_Capture-TERASIC" {  } { { "CCD_Capture.vhd" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/CCD_Capture.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189114580 ""} { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.vhd" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/CCD_Capture.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189114580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189114580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_clr.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_clr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_CLR " "Found entity 1: DE2_115_CLR" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189114580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189114580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189114580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189114580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_CLR " "Elaborating entity \"DE2_115_CLR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429189114658 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_115_CLR.v(151) " "Output port \"LEDG\" at DE2_115_CLR.v(151) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] DE2_115_CLR.v(152) " "Output port \"LEDR\[17..16\]\" at DE2_115_CLR.v(152) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_115_CLR.v(161) " "Output port \"HEX0\" at DE2_115_CLR.v(161) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_115_CLR.v(162) " "Output port \"HEX1\" at DE2_115_CLR.v(162) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_115_CLR.v(163) " "Output port \"HEX2\" at DE2_115_CLR.v(163) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_115_CLR.v(164) " "Output port \"HEX3\" at DE2_115_CLR.v(164) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_115_CLR.v(165) " "Output port \"HEX4\" at DE2_115_CLR.v(165) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_115_CLR.v(166) " "Output port \"HEX5\" at DE2_115_CLR.v(166) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_115_CLR.v(167) " "Output port \"HEX6\" at DE2_115_CLR.v(167) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_115_CLR.v(168) " "Output port \"HEX7\" at DE2_115_CLR.v(168) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLRRX2CC DE2_115_CLR.v(215) " "Output port \"CLRRX2CC\" at DE2_115_CLR.v(215) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLRRXCC DE2_115_CLR.v(221) " "Output port \"CLRRXCC\" at DE2_115_CLR.v(221) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115_CLR.v(171) " "Output port \"UART_CTS\" at DE2_115_CLR.v(171) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115_CLR.v(174) " "Output port \"UART_TXD\" at DE2_115_CLR.v(174) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115_CLR.v(187) " "Output port \"I2C_SCLK\" at DE2_115_CLR.v(187) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLRRX2CC_EN DE2_115_CLR.v(216) " "Output port \"CLRRX2CC_EN\" at DE2_115_CLR.v(216) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLRRX2SERTC DE2_115_CLR.v(217) " "Output port \"CLRRX2SERTC\" at DE2_115_CLR.v(217) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLRRX2SERTC_EN DE2_115_CLR.v(218) " "Output port \"CLRRX2SERTC_EN\" at DE2_115_CLR.v(218) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLRRX2SERTFG_EN DE2_115_CLR.v(220) " "Output port \"CLRRX2SERTFG_EN\" at DE2_115_CLR.v(220) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLRRXCC_EN DE2_115_CLR.v(222) " "Output port \"CLRRXCC_EN\" at DE2_115_CLR.v(222) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLRRXSERTC DE2_115_CLR.v(226) " "Output port \"CLRRXSERTC\" at DE2_115_CLR.v(226) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLRRXSERTC_EN DE2_115_CLR.v(227) " "Output port \"CLRRXSERTC_EN\" at DE2_115_CLR.v(227) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLRRXSERTFG_EN DE2_115_CLR.v(229) " "Output port \"CLRRXSERTFG_EN\" at DE2_115_CLR.v(229) has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429189114658 "|DE2_115_CLR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:Reset_Delay_cmp " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:Reset_Delay_cmp\"" {  } { { "DE2_115_CLR.v" "Reset_Delay_cmp" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189114689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 reset_delay.v(22) " "Verilog HDL assignment warning at reset_delay.v(22): truncated value with size 32 to match size of target (24)" {  } { { "reset_delay.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/reset_delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429189114689 "|DE2_115_CLR|Reset_Delay:Reset_Delay_cmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:CCD_Capture_cmp " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:CCD_Capture_cmp\"" {  } { { "DE2_115_CLR.v" "CCD_Capture_cmp" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189114689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:RAW2RGB_cmp " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:RAW2RGB_cmp\"" {  } { { "DE2_115_CLR.v" "RAW2RGB_cmp" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189114736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\"" {  } { { "raw2rgb.v" "u0" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/raw2rgb.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189114752 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Line_Buffer.v" 67 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1429189114986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Line_Buffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189114986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "Line_Buffer.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Line_Buffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189115001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115001 ""}  } { { "Line_Buffer.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Line_Buffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429189115001 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_bt41.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/shift_taps_bt41.tdf" 50 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1429189115079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bt41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bt41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bt41 " "Found entity 1: shift_taps_bt41" {  } { { "db/shift_taps_bt41.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/shift_taps_bt41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189115095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189115095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_bt41 RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bt41:auto_generated " "Elaborating entity \"shift_taps_bt41\" for hierarchy \"RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bt41:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpg1 " "Found entity 1: altsyncram_qpg1" {  } { { "db/altsyncram_qpg1.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altsyncram_qpg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189115173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189115173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpg1 RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bt41:auto_generated\|altsyncram_qpg1:altsyncram2 " "Elaborating entity \"altsyncram_qpg1\" for hierarchy \"RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bt41:auto_generated\|altsyncram_qpg1:altsyncram2\"" {  } { { "db/shift_taps_bt41.tdf" "altsyncram2" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/shift_taps_bt41.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/cntr_lmf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189115282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189115282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bt41:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bt41:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_bt41.tdf" "cntr1" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/shift_taps_bt41.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189115360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189115360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bt41:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr4 " "Elaborating entity \"cmpr_pac\" for hierarchy \"RAW2RGB:RAW2RGB_cmp\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_bt41:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr4\"" {  } { { "db/cntr_lmf.tdf" "cmpr4" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/cntr_lmf.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "DE2_115_CLR.v" "u7" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(385) " "Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429189115391 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429189115391 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429189115391 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429189115391 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429189115391 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429189115391 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429189115391 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429189115391 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429189115391 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115407 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429189115422 "|DE2_115_CLR|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429189115469 "|DE2_115_CLR|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429189115469 "|DE2_115_CLR|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429189115469 "|DE2_115_CLR|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115485 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429189115500 "|DE2_115_CLR|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429189115500 "|DE2_115_CLR|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429189115500 "|DE2_115_CLR|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429189115516 "|DE2_115_CLR|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115750 ""}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429189115750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5on1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5on1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5on1 " "Found entity 1: dcfifo_5on1" {  } { { "db/dcfifo_5on1.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_5on1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189115828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189115828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5on1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated " "Elaborating entity \"dcfifo_5on1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/a_gray2bin_g9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189115859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189115859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_5on1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_5on1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/a_graycounter_fu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189115968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189115968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_5on1.tdf" "rdptr_g1p" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_5on1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189115968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_acc " "Found entity 1: a_graycounter_acc" {  } { { "db/a_graycounter_acc.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/a_graycounter_acc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_acc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|a_graycounter_acc:wrptr_g1p " "Elaborating entity \"a_graycounter_acc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|a_graycounter_acc:wrptr_g1p\"" {  } { { "db/dcfifo_5on1.tdf" "wrptr_g1p" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_5on1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bq91 " "Found entity 1: altsyncram_bq91" {  } { { "db/altsyncram_bq91.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altsyncram_bq91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bq91 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|altsyncram_bq91:fifo_ram " "Elaborating entity \"altsyncram_bq91\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|altsyncram_bq91:fifo_ram\"" {  } { { "db/dcfifo_5on1.tdf" "fifo_ram" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_5on1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_5on1.tdf" "rs_brp" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_5on1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/alt_synch_pipe_nc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\"" {  } { { "db/dcfifo_5on1.tdf" "rs_dgwp" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_5on1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe13" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/alt_synch_pipe_nc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_oc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_oc8 " "Found entity 1: alt_synch_pipe_oc8" {  } { { "db/alt_synch_pipe_oc8.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/alt_synch_pipe_oc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_oc8 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_oc8\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\"" {  } { { "db/dcfifo_5on1.tdf" "ws_dgrp" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_5on1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_oc8.tdf" "dffpipe16" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/alt_synch_pipe_oc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_5on1.tdf" "rdempty_eq_comp" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_5on1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nsd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nsd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nsd " "Found entity 1: cntr_nsd" {  } { { "db/cntr_nsd.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/cntr_nsd.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nsd Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|cntr_nsd:cntr_b " "Elaborating entity \"cntr_nsd\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_5on1:auto_generated\|cntr_nsd:cntr_b\"" {  } { { "db/dcfifo_5on1.tdf" "cntr_b" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_5on1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116748 ""}  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429189116748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ton1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ton1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ton1 " "Found entity 1: dcfifo_ton1" {  } { { "db/dcfifo_ton1.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ton1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated " "Elaborating entity \"dcfifo_ton1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_eu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eu6 " "Found entity 1: a_graycounter_eu6" {  } { { "db/a_graycounter_eu6.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/a_graycounter_eu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eu6 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|a_graycounter_eu6:rdptr_g1p " "Elaborating entity \"a_graycounter_eu6\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|a_graycounter_eu6:rdptr_g1p\"" {  } { { "db/dcfifo_ton1.tdf" "rdptr_g1p" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/a_graycounter_bcc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189116998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189116998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_ton1.tdf" "wrptr_g1p" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189116998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cq91 " "Found entity 1: altsyncram_cq91" {  } { { "db/altsyncram_cq91.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altsyncram_cq91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189117096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189117096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cq91 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram " "Elaborating entity \"altsyncram_cq91\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\"" {  } { { "db/dcfifo_ton1.tdf" "fifo_ram" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_pc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_pc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_pc8 " "Found entity 1: alt_synch_pipe_pc8" {  } { { "db/alt_synch_pipe_pc8.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/alt_synch_pipe_pc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189117158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189117158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_pc8 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_pc8\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp\"" {  } { { "db/dcfifo_ton1.tdf" "rs_dgwp" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189117195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189117195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_pc8.tdf" "dffpipe12" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/alt_synch_pipe_pc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qc8 " "Found entity 1: alt_synch_pipe_qc8" {  } { { "db/alt_synch_pipe_qc8.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/alt_synch_pipe_qc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189117242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189117242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qc8 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_qc8\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp\"" {  } { { "db/dcfifo_ton1.tdf" "ws_dgrp" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189117273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189117273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_qc8.tdf" "dffpipe15" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/alt_synch_pipe_qc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_115_CLR.v" "u1" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(138) " "Verilog HDL assignment warning at VGA_Controller.v(138): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/VGA_Controller.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429189117367 "|DE2_115_CLR|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(141) " "Verilog HDL assignment warning at VGA_Controller.v(141): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/VGA_Controller.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429189117367 "|DE2_115_CLR|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(144) " "Verilog HDL assignment warning at VGA_Controller.v(144): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/VGA_Controller.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429189117367 "|DE2_115_CLR|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(201) " "Verilog HDL assignment warning at VGA_Controller.v(201): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/VGA_Controller.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429189117367 "|DE2_115_CLR|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(227) " "Verilog HDL assignment warning at VGA_Controller.v(227): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/VGA_Controller.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429189117367 "|DE2_115_CLR|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "DE2_115_CLR.v" "u6" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/sdram_pll.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/sdram_pll.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189117538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5 " "Parameter \"clk4_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117554 ""}  } { { "sdram_pll.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/sdram_pll.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429189117554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_1t13.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_1t13.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_1t13 " "Found entity 1: altpll_1t13" {  } { { "db/altpll_1t13.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altpll_1t13.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429189117648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429189117648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_1t13 sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated " "Elaborating entity \"altpll_1t13\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429189117648 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altsyncram_cq91.tdf" 42 2 0 } } { "db/dcfifo_ton1.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 393 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189118133 "|DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altsyncram_cq91.tdf" 76 2 0 } } { "db/dcfifo_ton1.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 393 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189118133 "|DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altsyncram_cq91.tdf" 382 2 0 } } { "db/dcfifo_ton1.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 393 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189118133 "|DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altsyncram_cq91.tdf" 416 2 0 } } { "db/dcfifo_ton1.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 393 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189118133 "|DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altsyncram_cq91.tdf" 552 2 0 } } { "db/dcfifo_ton1.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 393 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189118133 "|DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altsyncram_cq91.tdf" 42 2 0 } } { "db/dcfifo_ton1.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 393 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189118133 "|DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altsyncram_cq91.tdf" 76 2 0 } } { "db/dcfifo_ton1.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 393 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189118133 "|DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ton1:auto_generated\|altsyncram_cq91:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altsyncram_cq91.tdf" 552 2 0 } } { "db/dcfifo_ton1.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/dcfifo_ton1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 393 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189118133 "|DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1429189118133 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|clk\[2\] " "Synthesized away node \"sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|clk\[2\]\"" {  } { { "db/altpll_1t13.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altpll_1t13.tdf" 48 2 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "sdram_pll.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/sdram_pll.v" 106 0 0 } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 430 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189118133 "|DE2_115_CLR|sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|clk\[4\] " "Synthesized away node \"sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|clk\[4\]\"" {  } { { "db/altpll_1t13.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altpll_1t13.tdf" 62 2 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "sdram_pll.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/sdram_pll.v" 106 0 0 } } { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 430 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189118133 "|DE2_115_CLR|sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1429189118133 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1429189118133 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLR_BASE_CLK " "Found clock multiplexer CLR_BASE_CLK" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 234 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1429189118445 "|DE2_115_CLR|CLR_BASE_CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLR_BASE_FVAL " "Found clock multiplexer CLR_BASE_FVAL" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 236 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1429189118445 "|DE2_115_CLR|CLR_BASE_FVAL"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLR_BASE_LVAL " "Found clock multiplexer CLR_BASE_LVAL" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 237 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1429189118445 "|DE2_115_CLR|CLR_BASE_LVAL"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1429189118445 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1429189119541 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 188 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 203 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429189119697 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1429189119697 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1429189119712 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1429189119712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRX2CC\[1\] GND " "Pin \"CLRRX2CC\[1\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRX2CC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRX2CC\[2\] GND " "Pin \"CLRRX2CC\[2\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRX2CC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRX2CC\[3\] GND " "Pin \"CLRRX2CC\[3\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRX2CC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRX2CC\[4\] GND " "Pin \"CLRRX2CC\[4\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRX2CC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRX2CC_EN GND " "Pin \"CLRRX2CC_EN\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRX2CC_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRX2SERTC GND " "Pin \"CLRRX2SERTC\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRX2SERTC"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRX2SERTC_EN GND " "Pin \"CLRRX2SERTC_EN\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRX2SERTC_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRX2SERTFG_EN GND " "Pin \"CLRRX2SERTFG_EN\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRX2SERTFG_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRXCC\[1\] GND " "Pin \"CLRRXCC\[1\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRXCC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRXCC\[2\] GND " "Pin \"CLRRXCC\[2\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRXCC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRXCC\[3\] GND " "Pin \"CLRRXCC\[3\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRXCC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRXCC\[4\] GND " "Pin \"CLRRXCC\[4\]\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRXCC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRXCC_EN GND " "Pin \"CLRRXCC_EN\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRXCC_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRXSERTC GND " "Pin \"CLRRXSERTC\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRXSERTC"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRXSERTC_EN GND " "Pin \"CLRRXSERTC_EN\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRXSERTC_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLRRXSERTFG_EN GND " "Pin \"CLRRXSERTFG_EN\" is stuck at GND" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429189120401 "|DE2_115_CLR|CLRRXSERTFG_EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429189120401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1429189120635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1429189121249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.map.smsg " "Generated suppressed messages file C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429189121499 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 0 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429189121920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189121920 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|generic_pll4 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1429189122261 ""}  } { { "db/altpll_1t13.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altpll_1t13.tdf" 55 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1429189122261 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1429189122276 ""}  } { { "db/altpll_1t13.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altpll_1t13.tdf" 41 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1429189122276 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|altpll_1t13:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1429189122292 ""}  } { { "db/altpll_1t13.tdf" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/db/altpll_1t13.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1429189122292 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "66 " "Design contains 66 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 173 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[9\] " "No output dependent on input pin \"CLRRX_BASE\[9\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[10\] " "No output dependent on input pin \"CLRRX_BASE\[10\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[11\] " "No output dependent on input pin \"CLRRX_BASE\[11\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[12\] " "No output dependent on input pin \"CLRRX_BASE\[12\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[13\] " "No output dependent on input pin \"CLRRX_BASE\[13\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[14\] " "No output dependent on input pin \"CLRRX_BASE\[14\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[15\] " "No output dependent on input pin \"CLRRX_BASE\[15\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[16\] " "No output dependent on input pin \"CLRRX_BASE\[16\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[17\] " "No output dependent on input pin \"CLRRX_BASE\[17\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[18\] " "No output dependent on input pin \"CLRRX_BASE\[18\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[19\] " "No output dependent on input pin \"CLRRX_BASE\[19\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[20\] " "No output dependent on input pin \"CLRRX_BASE\[20\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[21\] " "No output dependent on input pin \"CLRRX_BASE\[21\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[22\] " "No output dependent on input pin \"CLRRX_BASE\[22\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[23\] " "No output dependent on input pin \"CLRRX_BASE\[23\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_BASE\[26\] " "No output dependent on input pin \"CLRRX_BASE\[26\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_BASE[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_FULL10_HSMC " "No output dependent on input pin \"CLRRX_FULL10_HSMC\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 207 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_FULL10_HSMC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_FULL11_HSMC " "No output dependent on input pin \"CLRRX_FULL11_HSMC\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 208 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_FULL11_HSMC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_FULL12_HSMC " "No output dependent on input pin \"CLRRX_FULL12_HSMC\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 209 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_FULL12_HSMC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_FULL13_HSMC " "No output dependent on input pin \"CLRRX_FULL13_HSMC\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 210 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_FULL13_HSMC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_FULL14_HSMC " "No output dependent on input pin \"CLRRX_FULL14_HSMC\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 211 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_FULL14_HSMC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_FULL27_HSMC " "No output dependent on input pin \"CLRRX_FULL27_HSMC\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 212 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_FULL27_HSMC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_FULL9_HSMC " "No output dependent on input pin \"CLRRX_FULL9_HSMC\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 213 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_FULL9_HSMC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[9\] " "No output dependent on input pin \"CLRRX_MEDIUM\[9\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[10\] " "No output dependent on input pin \"CLRRX_MEDIUM\[10\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[11\] " "No output dependent on input pin \"CLRRX_MEDIUM\[11\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[12\] " "No output dependent on input pin \"CLRRX_MEDIUM\[12\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[13\] " "No output dependent on input pin \"CLRRX_MEDIUM\[13\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[14\] " "No output dependent on input pin \"CLRRX_MEDIUM\[14\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[15\] " "No output dependent on input pin \"CLRRX_MEDIUM\[15\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[16\] " "No output dependent on input pin \"CLRRX_MEDIUM\[16\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[17\] " "No output dependent on input pin \"CLRRX_MEDIUM\[17\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[18\] " "No output dependent on input pin \"CLRRX_MEDIUM\[18\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[19\] " "No output dependent on input pin \"CLRRX_MEDIUM\[19\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[20\] " "No output dependent on input pin \"CLRRX_MEDIUM\[20\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[21\] " "No output dependent on input pin \"CLRRX_MEDIUM\[21\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[22\] " "No output dependent on input pin \"CLRRX_MEDIUM\[22\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[23\] " "No output dependent on input pin \"CLRRX_MEDIUM\[23\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX_MEDIUM\[26\] " "No output dependent on input pin \"CLRRX_MEDIUM\[26\]\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX_MEDIUM[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRX2SERTFG " "No output dependent on input pin \"CLRRX2SERTFG\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 219 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRX2SERTFG"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRXCLK_FULL " "No output dependent on input pin \"CLRRXCLK_FULL\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 224 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRXCLK_FULL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRRXSERTFG " "No output dependent on input pin \"CLRRXSERTFG\"" {  } { { "DE2_115_CLR.v" "" { Text "C:/Users/quentin/Quartus/testCL/DE2_115_CLR/DE2_115_CLR.v" 228 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429189122510 "|DE2_115_CLR|CLRRXSERTFG"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1429189122510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1712 " "Implemented 1712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "95 " "Implemented 95 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429189122526 ""} { "Info" "ICUT_CUT_TM_OPINS" "156 " "Implemented 156 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429189122526 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "69 " "Implemented 69 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1429189122526 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1313 " "Implemented 1313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429189122526 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1429189122526 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1429189122526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429189122526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 263 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 263 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429189123043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 14:58:43 2015 " "Processing ended: Thu Apr 16 14:58:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429189123043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429189123043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429189123043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429189123043 ""}
