Fitter report for standard
Mon Dec 07 18:55:50 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. I/O Assignment Warnings
  5. Fitter Netlist Optimizations
  6. HardCopy Device Resource Guide
  7. Pin-Out File
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. Bidir Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. PLL Summary
 15. PLL Usage
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Interconnect Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Advanced Data - General
 38. Advanced Data - Placement Preparation
 39. Advanced Data - Placement
 40. Advanced Data - Routing
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+-------------------------------+-----------------------------------------------+
; Fitter Status                 ; Successful - Mon Dec 07 18:55:50 2009         ;
; Quartus II Version            ; 8.0 Build 231 07/10/2008 SP 1 SJ Full Version ;
; Revision Name                 ; standard                                      ;
; Top-level Entity Name         ; standard                                      ;
; Family                        ; Stratix II                                    ;
; Device                        ; EP2S60F1020C3                                 ;
; Timing Models                 ; Final                                         ;
; Logic utilization             ; 14 %                                          ;
;     Combinational ALUTs       ; 5,561 / 48,352 ( 12 % )                       ;
;     Dedicated logic registers ; 4,158 / 48,352 ( 9 % )                        ;
; Total registers               ; 4455                                          ;
; Total pins                    ; 188 / 719 ( 26 % )                            ;
; Total virtual pins            ; 0                                             ;
; Total block memory bits       ; 1,973,504 / 2,544,192 ( 78 % )                ;
; DSP block 9-bit elements      ; 8 / 288 ( 3 % )                               ;
; Total PLLs                    ; 1 / 12 ( 8 % )                                ;
; Total DLLs                    ; 0 / 2 ( 0 % )                                 ;
+-------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                          ;
+--------------------------------------------------------------------+--------------------+--------------------------------+
; Option                                                             ; Setting            ; Default Value                  ;
+--------------------------------------------------------------------+--------------------+--------------------------------+
; Device                                                             ; EP2S60F1020C3      ;                                ;
; Fit Attempts to Skip                                               ; 0                  ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL        ;                                ;
; Optimize Hold Timing                                               ; All paths          ; IO Paths and Minimum TPD Paths ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                 ; Off                            ;
; Perform Register Duplication for Performance                       ; On                 ; Off                            ;
; Perform Register Retiming for Performance                          ; On                 ; Off                            ;
; Fitter Effort                                                      ; Standard Fit       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Extra              ; Normal                         ;
; Auto Register Duplication                                          ; Off                ; Auto                           ;
; Use smart compilation                                              ; Off                ; Off                            ;
; Maximum processors allowed for parallel compilation                ; 1                  ; 1                              ;
; Use TimeQuest Timing Analyzer                                      ; Off                ; Off                            ;
; Router Timing Optimization Level                                   ; Normal             ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                ; Off                            ;
; Optimize Fast-Corner Timing                                        ; Off                ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation ; Normal compilation             ;
; Optimize IOC Register Placement for Timing                         ; On                 ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                ; Off                            ;
; Final Placement Optimizations                                      ; Automatically      ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically      ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                  ; 1                              ;
; PCI I/O                                                            ; Off                ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                ; Off                            ;
; Auto Packed Registers                                              ; Auto               ; Auto                           ;
; Auto Delay Chains                                                  ; On                 ; On                             ;
; Auto Merge PLLs                                                    ; On                 ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                ; Off                            ;
; Logic Cell Insertion - Logic Duplication                           ; Auto               ; Auto                           ;
; Auto Global Clock                                                  ; On                 ; On                             ;
; Auto Global Register Control Signals                               ; On                 ; On                             ;
; Stop After Congestion Map Generation                               ; Off                ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                ; Off                            ;
; Maximum number of global clocks allowed                            ; -1                 ; -1                             ;
; Maximum number of regional clocks allowed                          ; -1                 ; -1                             ;
; Maximum number of clocks of any type allowed                       ; -1                 ; -1                             ;
+--------------------------------------------------------------------+--------------------+--------------------------------+


+-------------------------------------------------------------+
; I/O Assignment Warnings                                     ;
+----------------------+--------------------------------------+
; Pin Name             ; Reason                               ;
+----------------------+--------------------------------------+
; ENET_ADS_N           ; Missing drive strength and slew rate ;
; ENET_AEN             ; Missing drive strength and slew rate ;
; SDRAM_CLK            ; Missing drive strength and slew rate ;
; FLASH_WP_N           ; Missing drive strength and slew rate ;
; FLASH_OE_N           ; Missing drive strength and slew rate ;
; FLASH_RW_N           ; Missing drive strength and slew rate ;
; ENET_IOR_N           ; Missing drive strength and slew rate ;
; ENET_IOW_N           ; Missing drive strength and slew rate ;
; SRAM_OE_N            ; Missing drive strength and slew rate ;
; SRAM_CS_N            ; Missing drive strength and slew rate ;
; SRAM_WE_N            ; Missing drive strength and slew rate ;
; SDRAM_CAS_N          ; Missing drive strength and slew rate ;
; SDRAM_CKE            ; Missing drive strength and slew rate ;
; SDRAM_CS_N           ; Missing drive strength and slew rate ;
; SDRAM_RAS_N          ; Missing drive strength and slew rate ;
; SDRAM_WE_N           ; Missing drive strength and slew rate ;
; FLASH_CS_N           ; Missing drive strength and slew rate ;
; ADC_CLK              ; Missing drive strength and slew rate ;
; Display_7_Segment[7] ; Missing drive strength and slew rate ;
; Display_7_Segment[6] ; Missing drive strength and slew rate ;
; Display_7_Segment[5] ; Missing drive strength and slew rate ;
; Display_7_Segment[4] ; Missing drive strength and slew rate ;
; Display_7_Segment[3] ; Missing drive strength and slew rate ;
; Display_7_Segment[2] ; Missing drive strength and slew rate ;
; Display_7_Segment[1] ; Missing drive strength and slew rate ;
; Display_7_Segment[0] ; Missing drive strength and slew rate ;
; ENET_BE_N[3]         ; Missing drive strength and slew rate ;
; ENET_BE_N[2]         ; Missing drive strength and slew rate ;
; ENET_BE_N[1]         ; Missing drive strength and slew rate ;
; ENET_BE_N[0]         ; Missing drive strength and slew rate ;
; FLASH_A[23]          ; Missing drive strength and slew rate ;
; FLASH_A[22]          ; Missing drive strength and slew rate ;
; FLASH_A[21]          ; Missing drive strength and slew rate ;
; FLASH_A[20]          ; Missing drive strength and slew rate ;
; FLASH_A[19]          ; Missing drive strength and slew rate ;
; FLASH_A[18]          ; Missing drive strength and slew rate ;
; FLASH_A[17]          ; Missing drive strength and slew rate ;
; FLASH_A[16]          ; Missing drive strength and slew rate ;
; FLASH_A[15]          ; Missing drive strength and slew rate ;
; FLASH_A[14]          ; Missing drive strength and slew rate ;
; FLASH_A[13]          ; Missing drive strength and slew rate ;
; FLASH_A[12]          ; Missing drive strength and slew rate ;
; FLASH_A[11]          ; Missing drive strength and slew rate ;
; FLASH_A[10]          ; Missing drive strength and slew rate ;
; FLASH_A[9]           ; Missing drive strength and slew rate ;
; FLASH_A[8]           ; Missing drive strength and slew rate ;
; FLASH_A[7]           ; Missing drive strength and slew rate ;
; FLASH_A[6]           ; Missing drive strength and slew rate ;
; FLASH_A[5]           ; Missing drive strength and slew rate ;
; FLASH_A[4]           ; Missing drive strength and slew rate ;
; FLASH_A[3]           ; Missing drive strength and slew rate ;
; FLASH_A[2]           ; Missing drive strength and slew rate ;
; FLASH_A[1]           ; Missing drive strength and slew rate ;
; FLASH_A[0]           ; Missing drive strength and slew rate ;
; SDRAM_A[11]          ; Missing drive strength and slew rate ;
; SDRAM_A[10]          ; Missing drive strength and slew rate ;
; SDRAM_A[9]           ; Missing drive strength and slew rate ;
; SDRAM_A[8]           ; Missing drive strength and slew rate ;
; SDRAM_A[7]           ; Missing drive strength and slew rate ;
; SDRAM_A[6]           ; Missing drive strength and slew rate ;
; SDRAM_A[5]           ; Missing drive strength and slew rate ;
; SDRAM_A[4]           ; Missing drive strength and slew rate ;
; SDRAM_A[3]           ; Missing drive strength and slew rate ;
; SDRAM_A[2]           ; Missing drive strength and slew rate ;
; SDRAM_A[1]           ; Missing drive strength and slew rate ;
; SDRAM_A[0]           ; Missing drive strength and slew rate ;
; SDRAM_BA[1]          ; Missing drive strength and slew rate ;
; SDRAM_BA[0]          ; Missing drive strength and slew rate ;
; SDRAM_DQM[3]         ; Missing drive strength and slew rate ;
; SDRAM_DQM[2]         ; Missing drive strength and slew rate ;
; SDRAM_DQM[1]         ; Missing drive strength and slew rate ;
; SDRAM_DQM[0]         ; Missing drive strength and slew rate ;
; SE_A[19]             ; Missing drive strength and slew rate ;
; SE_A[18]             ; Missing drive strength and slew rate ;
; SE_A[17]             ; Missing drive strength and slew rate ;
; SE_A[16]             ; Missing drive strength and slew rate ;
; SE_A[15]             ; Missing drive strength and slew rate ;
; SE_A[14]             ; Missing drive strength and slew rate ;
; SE_A[13]             ; Missing drive strength and slew rate ;
; SE_A[12]             ; Missing drive strength and slew rate ;
; SE_A[11]             ; Missing drive strength and slew rate ;
; SE_A[10]             ; Missing drive strength and slew rate ;
; SE_A[9]              ; Missing drive strength and slew rate ;
; SE_A[8]              ; Missing drive strength and slew rate ;
; SE_A[7]              ; Missing drive strength and slew rate ;
; SE_A[6]              ; Missing drive strength and slew rate ;
; SE_A[5]              ; Missing drive strength and slew rate ;
; SE_A[4]              ; Missing drive strength and slew rate ;
; SE_A[3]              ; Missing drive strength and slew rate ;
; SE_A[2]              ; Missing drive strength and slew rate ;
; SE_A[1]              ; Missing drive strength and slew rate ;
; SRAM_BE_N[3]         ; Missing drive strength and slew rate ;
; SRAM_BE_N[2]         ; Missing drive strength and slew rate ;
; SRAM_BE_N[1]         ; Missing drive strength and slew rate ;
; SRAM_BE_N[0]         ; Missing drive strength and slew rate ;
; altera_reserved_tdo  ; Missing drive strength and slew rate ;
; PLD_RECONFIGREQ_N    ; Missing drive strength and slew rate ;
; FLASH_D[7]           ; Missing drive strength and slew rate ;
; FLASH_D[6]           ; Missing drive strength and slew rate ;
; FLASH_D[5]           ; Missing drive strength and slew rate ;
; FLASH_D[4]           ; Missing drive strength and slew rate ;
; FLASH_D[3]           ; Missing drive strength and slew rate ;
; FLASH_D[2]           ; Missing drive strength and slew rate ;
; FLASH_D[1]           ; Missing drive strength and slew rate ;
; FLASH_D[0]           ; Missing drive strength and slew rate ;
; SE_D[31]             ; Missing drive strength and slew rate ;
; SE_D[30]             ; Missing drive strength and slew rate ;
; SE_D[29]             ; Missing drive strength and slew rate ;
; SE_D[28]             ; Missing drive strength and slew rate ;
; SE_D[27]             ; Missing drive strength and slew rate ;
; SE_D[26]             ; Missing drive strength and slew rate ;
; SE_D[25]             ; Missing drive strength and slew rate ;
; SE_D[24]             ; Missing drive strength and slew rate ;
; SE_D[23]             ; Missing drive strength and slew rate ;
; SE_D[22]             ; Missing drive strength and slew rate ;
; SE_D[21]             ; Missing drive strength and slew rate ;
; SE_D[20]             ; Missing drive strength and slew rate ;
; SE_D[19]             ; Missing drive strength and slew rate ;
; SE_D[18]             ; Missing drive strength and slew rate ;
; SE_D[17]             ; Missing drive strength and slew rate ;
; SE_D[16]             ; Missing drive strength and slew rate ;
; SE_D[15]             ; Missing drive strength and slew rate ;
; SE_D[14]             ; Missing drive strength and slew rate ;
; SE_D[13]             ; Missing drive strength and slew rate ;
; SE_D[12]             ; Missing drive strength and slew rate ;
; SE_D[11]             ; Missing drive strength and slew rate ;
; SE_D[10]             ; Missing drive strength and slew rate ;
; SE_D[9]              ; Missing drive strength and slew rate ;
; SE_D[8]              ; Missing drive strength and slew rate ;
; SE_D[7]              ; Missing drive strength and slew rate ;
; SE_D[6]              ; Missing drive strength and slew rate ;
; SE_D[5]              ; Missing drive strength and slew rate ;
; SE_D[4]              ; Missing drive strength and slew rate ;
; SE_D[3]              ; Missing drive strength and slew rate ;
; SE_D[2]              ; Missing drive strength and slew rate ;
; SE_D[1]              ; Missing drive strength and slew rate ;
; SE_D[0]              ; Missing drive strength and slew rate ;
; SDRAM_DQ[31]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[30]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[29]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[28]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[27]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[26]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[25]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[24]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[23]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[22]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[21]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[20]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[19]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[18]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[17]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[16]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[15]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[14]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[13]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[12]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[11]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[10]         ; Missing drive strength and slew rate ;
; SDRAM_DQ[9]          ; Missing drive strength and slew rate ;
; SDRAM_DQ[8]          ; Missing drive strength and slew rate ;
; SDRAM_DQ[7]          ; Missing drive strength and slew rate ;
; SDRAM_DQ[6]          ; Missing drive strength and slew rate ;
; SDRAM_DQ[5]          ; Missing drive strength and slew rate ;
; SDRAM_DQ[4]          ; Missing drive strength and slew rate ;
; SDRAM_DQ[3]          ; Missing drive strength and slew rate ;
; SDRAM_DQ[2]          ; Missing drive strength and slew rate ;
; SDRAM_DQ[1]          ; Missing drive strength and slew rate ;
; SDRAM_DQ[0]          ; Missing drive strength and slew rate ;
+----------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                             ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                  ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; FLASH_D[7]                                                                                                                                                                        ; OE               ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                               ; REGOUT           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; FLASH_D[6]                                                                                                                                                                        ; OE               ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                               ; REGOUT           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; FLASH_D[5]                                                                                                                                                                        ; OE               ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                               ; REGOUT           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; FLASH_D[4]                                                                                                                                                                        ; OE               ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                               ; REGOUT           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; FLASH_D[3]                                                                                                                                                                        ; OE               ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                               ; REGOUT           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; FLASH_D[2]                                                                                                                                                                        ; OE               ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                               ; REGOUT           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; FLASH_D[1]                                                                                                                                                                        ; OE               ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                               ; REGOUT           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; FLASH_D[0]                                                                                                                                                                        ; OE               ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[0]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_D[0]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[1]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_D[1]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[2]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_D[2]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[3]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_D[3]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[4]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_D[4]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[5]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_D[5]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[6]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_D[6]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[7]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_D[7]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[0]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[0]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[0]~SLOAD_MUX                                                                                                                                            ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[1]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[1]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[1]~SLOAD_MUX                                                                                                                                            ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[2]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[2]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[2]~SLOAD_MUX                                                                                                                                            ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[3]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[3]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[3]~SLOAD_MUX                                                                                                                                            ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[4]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[4]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[4]~SLOAD_MUX                                                                                                                                            ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[5]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[5]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[5]~SLOAD_MUX                                                                                                                                            ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[6]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[6]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[6]~SLOAD_MUX                                                                                                                                            ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[7]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[7]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[7]~SLOAD_MUX                                                                                                                                            ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[8]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[8]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[8]~SLOAD_MUX                                                                                                                                            ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[9]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[9]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[9]~SLOAD_MUX                                                                                                                                            ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[10]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[10]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[10]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[11]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[11]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[11]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[12]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[12]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[12]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[13]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[13]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[13]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[14]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[14]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[14]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[15]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[15]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[15]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[16]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[16]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[16]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[17]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[17]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[17]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[18]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[18]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[18]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[19]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[19]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[19]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[20]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[20]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[20]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[21]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[21]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[21]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[22]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[22]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[22]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[23]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_A[23]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[23]~SLOAD_MUX                                                                                                                                           ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_readn                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_OE_N                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_readn                                                                                                                                                           ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[0]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; FLASH_D[0]                                                                                                                                                                        ; COMBOUT          ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[1]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; FLASH_D[1]                                                                                                                                                                        ; COMBOUT          ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[2]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; FLASH_D[2]                                                                                                                                                                        ; COMBOUT          ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[3]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; FLASH_D[3]                                                                                                                                                                        ; COMBOUT          ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[4]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; FLASH_D[4]                                                                                                                                                                        ; COMBOUT          ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[5]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; FLASH_D[5]                                                                                                                                                                        ; COMBOUT          ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[6]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; FLASH_D[6]                                                                                                                                                                        ; COMBOUT          ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[7]                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; FLASH_D[7]                                                                                                                                                                        ; COMBOUT          ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|select_n_to_the_ext_flash                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_CS_N                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|select_n_to_the_ext_flash                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|write_n_to_the_ext_flash                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; FLASH_RW_N                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|write_n_to_the_ext_flash                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[0]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SRAM_BE_N[0]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[0]                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[1]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SRAM_BE_N[1]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[1]                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[2]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SRAM_BE_N[2]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[2]                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[3]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SRAM_BE_N[3]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[3]                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[31]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                   ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[30]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                   ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[29]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                   ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[28]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                   ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[27]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                   ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[26]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                   ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[25]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                   ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[24]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                   ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[23]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                   ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[22]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[21]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[20]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[19]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[18]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[17]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[16]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[15]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[14]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[13]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[12]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[11]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[10]                                                                                                                                                                          ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[9]                                                                                                                                                                           ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[8]                                                                                                                                                                           ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[7]                                                                                                                                                                           ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[6]                                                                                                                                                                           ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[5]                                                                                                                                                                           ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[4]                                                                                                                                                                           ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[3]                                                                                                                                                                           ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[2]                                                                                                                                                                           ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[1]                                                                                                                                                                           ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                  ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SE_D[0]                                                                                                                                                                           ; OE               ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[0]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[0]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[1]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[1]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[2]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[2]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[3]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[3]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[4]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[4]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[5]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[5]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[6]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[6]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[7]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[7]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[8]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[8]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[9]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[9]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[10]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[10]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[11]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[11]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[12]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[12]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[13]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[13]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[14]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[14]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[15]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[15]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[16]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[16]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[17]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[17]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[18]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[18]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[19]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[19]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[20]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[20]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[21]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[21]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[22]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[22]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[23]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[23]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[24]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[24]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[25]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[25]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[26]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[26]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[27]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[27]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[28]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[28]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[29]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[29]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[30]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[30]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[31]                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_D[31]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[1]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[1]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[2]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[2]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[3]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[3]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[4]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[4]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[5]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[5]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[6]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[6]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[7]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[7]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[8]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[8]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[9]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[9]                                                                                                                                                                           ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[10]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[10]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[11]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[11]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[12]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[12]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[13]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[14]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[15]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[16]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[16]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[17]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[18]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[18]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[19]                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SE_A[19]                                                                                                                                                                          ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[0]                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ENET_BE_N[0]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[0]                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[1]                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ENET_BE_N[1]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[1]                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[2]                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ENET_BE_N[2]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[2]                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[3]                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ENET_BE_N[3]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[3]                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[0]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[0]                                                                                                                                                                           ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[1]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[1]                                                                                                                                                                           ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[2]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[2]                                                                                                                                                                           ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[3]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[3]                                                                                                                                                                           ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[4]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[4]                                                                                                                                                                           ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[5]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[5]                                                                                                                                                                           ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[6]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[6]                                                                                                                                                                           ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[7]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[7]                                                                                                                                                                           ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[8]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[8]                                                                                                                                                                           ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[9]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[9]                                                                                                                                                                           ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[10]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[10]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[11]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[11]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[12]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[12]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[13]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[13]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[14]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[14]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[15]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[15]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[16]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[16]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[17]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[17]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[18]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[18]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[19]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[19]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[20]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[20]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[21]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[21]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[22]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[22]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[23]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[23]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[24]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[24]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[25]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[25]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[26]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[26]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[27]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[27]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[28]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[28]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[29]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[29]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[30]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[30]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[31]                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SE_D[31]                                                                                                                                                                          ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ior_n_to_the_lan91c111                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ENET_IOR_N                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ior_n_to_the_lan91c111                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|iow_n_to_the_lan91c111                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ENET_IOW_N                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|iow_n_to_the_lan91c111                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|read_n_to_the_ext_ram                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SRAM_OE_N                                                                                                                                                                         ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|read_n_to_the_ext_ram                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_ram                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SRAM_CS_N                                                                                                                                                                         ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_ram                                                                                                                                                           ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_ram                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SRAM_WE_N                                                                                                                                                                         ; DATAIN           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_ram                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[0]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[0]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[0]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_addr[0]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[1]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[1]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[1]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_addr[1]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[2]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[2]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[2]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_addr[2]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[3]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[3]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[3]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_addr[3]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[4]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[4]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[5]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[5]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[6]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[6]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[6]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_addr[6]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[7]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[7]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[7]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_addr[7]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[8]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[8]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[9]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[9]                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[10]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[10]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_addr[11]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_A[11]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_bank[0]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_BA[0]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_bank[1]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_BA[1]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_cmd[0]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_WE_N                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_cmd[0]                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_cmd[0]~_Duplicate_1                                                                                                                               ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_cmd[0]                                                                                                                                                                                                                           ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|m_cmd[1]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_CAS_N                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_cmd[1]                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_cmd[1]~_Duplicate_1                                                                                                                               ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_cmd[1]                                                                                                                                                                                                                           ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|m_cmd[2]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_RAS_N                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_cmd[2]                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_cmd[2]~_Duplicate_1                                                                                                                               ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_cmd[2]                                                                                                                                                                                                                           ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|m_cmd[3]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_CS_N                                                                                                                                                                        ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_cmd[3]                                                                                                                                                                                                                           ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[0]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[0]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[0]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[0]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[1]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[1]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[1]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[1]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[2]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[2]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[2]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[2]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[3]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[3]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[3]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[3]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[4]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[4]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[4]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[4]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[5]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[5]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[5]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[5]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[6]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[6]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[6]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[6]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[7]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[7]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[7]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[7]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[8]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[8]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[8]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[8]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[9]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[9]                                                                                                                                                                       ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[9]                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[9]~_Duplicate_1                                                                                                                              ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[10]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[10]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[10]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[10]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[11]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[11]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[11]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[11]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[12]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[12]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[12]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[12]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[13]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[13]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[13]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[13]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[14]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[14]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[14]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[14]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[15]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[15]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[15]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[15]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[16]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[16]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[16]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[16]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[17]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[17]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[17]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[17]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[18]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[18]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[18]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[18]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[19]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[19]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[19]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[19]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[20]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[20]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[20]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[20]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[21]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[21]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[21]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[21]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[22]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[22]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[22]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[22]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[23]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[23]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[23]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[23]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[24]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[24]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[24]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[24]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[25]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[25]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[25]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[25]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[26]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[26]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[26]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[26]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[27]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[27]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[27]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[27]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[28]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[28]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[28]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[28]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[29]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[29]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[29]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[29]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[30]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[30]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[30]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[30]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[31]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQ[31]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_data[31]                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|m_data[31]~_Duplicate_1                                                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_dqm[0]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQM[0]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_dqm[1]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQM[1]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_dqm[2]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQM[2]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|m_dqm[3]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; SDRAM_DQM[3]                                                                                                                                                                      ; DATAIN           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[31]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_1                                                                                                                                     ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_1                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[30]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_1                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_2                                                                                                                                     ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_2                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[29]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_2                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_3                                                                                                                                     ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_3                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[28]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_3                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_4                                                                                                                                     ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_4                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[27]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_4                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_5                                                                                                                                     ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_5                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[26]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_5                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_6                                                                                                                                     ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_6                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[25]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_6                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_7                                                                                                                                     ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_7                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[24]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_7                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_8                                                                                                                                     ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_8                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[23]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_8                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_9                                                                                                                                     ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_9                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[22]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_9                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_10                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_10                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[21]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_10                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_11                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_11                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[20]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_11                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_12                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_12                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[19]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_12                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_13                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_13                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[18]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_13                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_14                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_14                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[17]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_14                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_15                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_15                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[16]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_15                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_16                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_16                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[15]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_16                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_17                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_17                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[14]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_17                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_18                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_18                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[13]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_18                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_19                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_19                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[12]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_19                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_20                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_20                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[11]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_20                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_21                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_21                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[10]                                                                                                                                                                      ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_21                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_22                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_22                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[9]                                                                                                                                                                       ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_22                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_23                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_23                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[8]                                                                                                                                                                       ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_23                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_24                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_24                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[7]                                                                                                                                                                       ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_24                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_25                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_25                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[6]                                                                                                                                                                       ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_25                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_26                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_26                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[5]                                                                                                                                                                       ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_26                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_27                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_27                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[4]                                                                                                                                                                       ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_27                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_28                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_28                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[3]                                                                                                                                                                       ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_28                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_29                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_29                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[2]                                                                                                                                                                       ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_29                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_30                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_30                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[1]                                                                                                                                                                       ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_30                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_31                                                                                                                                    ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|oe~_Duplicate_31                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; SDRAM_DQ[0]                                                                                                                                                                       ; OE               ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[0]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[0]                                                                                                                                                                       ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[1]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[1]                                                                                                                                                                       ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[2]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[2]                                                                                                                                                                       ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[3]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[3]                                                                                                                                                                       ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[4]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[4]                                                                                                                                                                       ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[5]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[5]                                                                                                                                                                       ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[6]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[6]                                                                                                                                                                       ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[7]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[7]                                                                                                                                                                       ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[8]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[8]                                                                                                                                                                       ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[9]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[9]                                                                                                                                                                       ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[10]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[10]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[11]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[11]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[12]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[12]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[13]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[13]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[14]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[14]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[15]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[15]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[16]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[16]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[17]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[17]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[18]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[18]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[19]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[19]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[20]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[20]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[21]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[21]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[22]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[22]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[23]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[23]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[24]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[24]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[25]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[25]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[26]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[26]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[27]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[27]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[28]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[28]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[29]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[29]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[30]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[30]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|sdram:the_sdram|za_data[31]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; SDRAM_DQ[31]                                                                                                                                                                      ; COMBOUT          ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]_OTERM116                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wb_rd_addr_offset_nxt[2]~23                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[0]_OTERM118                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[0]_OTERM240                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[0]_OTERM242                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[0]~62                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[1]_OTERM120                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[1]_OTERM230                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[1]_OTERM232                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[1]_OTERM234                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM122                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM236                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM238                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[3]_OTERM124                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[3]_OTERM244                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_dc_wr_data_cnt[3]_OTERM246                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_en_d1                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_OTERM3                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_OTERM5                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_OTERM7                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_OTERM9                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_OTERM11                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~169                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~170                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~170_RESYN363_BDD364                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171_RTM012                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|Add3~363                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|Add5~473                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|Add6~465                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|D_src2_reg[31]~32162                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|D_src2_reg[31]~32162_RESYN367_BDD368                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|D_src2_reg[31]~32170                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|E_logic_result[0]~11386                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|E_mem_byte_en[3]~392                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|E_mem_byte_en~390                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[0]~298                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|F_ic_hit~29                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|F_ic_hit~30                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|F_ic_hit~34                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|F_ic_hit~34_RESYN365_BDD366                                                                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|M_data_ram_ld_align_sign_bit_16_hi~0                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~85                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~96                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~96_RESYN437_BDD438                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_0~4                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_1~18                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_1~18_RESYN417_BDD418                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|Add1~98                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|Add3~98                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_share_counter_next_value[0]~641                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_grant_vector[0]                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_slavearbiterlockenable                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_slavearbiterlockenable_OTERM156                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_counter_load_value[0]~408                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~225                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add3~82                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|WideOr2                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|WideOr2_RESYN409_BDD410                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[0]                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[0]_NEW99_RESYN377_BDD378                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[0]_OTERM100                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[1]                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[1]_NEW125_RESYN445_BDD446                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[1]_NEW125_RESYN447_BDD448                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[1]_OTERM126                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[2]                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[2]_NEW101_RESYN443_BDD444                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[2]_OTERM102                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[6]                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[6]_OTERM104                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[7]                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[7]_OTERM106                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~108                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~110                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~113                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[0]                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[0]_OTERM38                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[0]_OTERM192                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[0]_OTERM194                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[1]                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[1]_OTERM36                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[1]_OTERM184                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[1]_OTERM186                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[2]                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[2]_OTERM40                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[2]_OTERM188                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[2]_OTERM190                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[3]                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[3]_OTERM42                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[3]_OTERM178                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[3]_OTERM180                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[3]_OTERM182                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter_next_value[0]~556                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter_next_value[0]~556_RESYN407_BDD408                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter_next_value[2]~554                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter_next_value[2]~554_RESYN405_BDD406                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~302                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~302_Duplicate_305                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[1]~303                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[1]~303_Duplicate_306                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[6]~301                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[6]~301_Duplicate_307                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]_OTERM114                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[1]                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[1]_OTERM110                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[6]                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[6]_OTERM108                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[7]                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[7]_OTERM112                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable_OTERM44                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_in_a_read_cycle~89                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_in_a_read_cycle~89_Duplicate_91                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value[0]~459                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value~454                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_in_a_read_cycle~164                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address~11759                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address~11760                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address~11760_RESYN355_BDD356                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_byteenablen~529                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_read_n_to_the_ext_ram~116                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~52                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~52_OTERM14                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_qualified_request_ext_ram_s1~0                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_qualified_request_ext_ram_s1~0_OTERM476                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_qualified_request_ext_ram_s1~63                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_qualified_request_ext_ram_s1~63_OTERM482                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_8_downstream_qualified_request_ext_ram_s1~16                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_8_downstream_qualified_request_ext_ram_s1~16_OTERM1                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_8_downstream_qualified_request_ext_ram_s1~18                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_8_downstream_qualified_request_lan91c111_s1~35                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_9_downstream_qualified_request_ext_ram_s1~0                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_9_downstream_qualified_request_ext_ram_s1~0_OTERM478                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_9_downstream_qualified_request_ext_ram_s1~23                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_9_downstream_qualified_request_ext_ram_s1~23_OTERM480                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_9_downstream_qualified_request_lan91c111_s1~56                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|high_res_timer:the_high_res_timer|Add0~514                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~501                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|jtag_uart:the_jtag_uart|Add0~172                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|jtag_uart:the_jtag_uart|LessThan1~285                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_0:the_std_2s60_burst_0|Add2~68                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_0:the_std_2s60_burst_0|transactions_remaining_reg~229                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|downstream_arbitrationshare[3]~18                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|downstream_arbitrationshare[3]~18_RESYN429_BDD430                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|downstream_arbitrationshare[3]~19                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|downstream_arbitrationshare[3]~19_RESYN431_BDD432                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|upstream_waitrequest~171                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|upstream_waitrequest~171_RESYN421_BDD422                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|write_address_offset[0]                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|write_address_offset[0]_OTERM266                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|write_address_offset[1]                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|write_address_offset[1]_OTERM262                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|write_address_offset[2]                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|write_address_offset[2]_NEW263_RESYN383_BDD384                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|write_address_offset[2]_OTERM264                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|write_address_offset~133                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|write_address_offset~135                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|write_address_offset~136                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|cpu_data_master_requests_std_2s60_burst_1_upstream~33                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|cpu_data_master_requests_std_2s60_burst_1_upstream~33_RESYN419_BDD420                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_2:the_std_2s60_burst_2|reg_downstream_read                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_2:the_std_2s60_burst_2|reg_downstream_read_OTERM154                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|Add2~96                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|Add3~98                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|current_upstream_read                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|current_upstream_read_RESYN411_BDD412                                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|data_counter~307                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|pending_register_enable                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|pending_register_enable_RESYN413_BDD414                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|reg_downstream_read                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|reg_downstream_read_OTERM158                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|reg_downstream_write                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|reg_downstream_write_OTERM160                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|registered_read_write_dbs_adjusted_upstream_burstcount[5]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[0]                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[0]_OTERM128                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[1]                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[1]_OTERM138                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[2]                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[2]_OTERM132                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[3]                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[3]_OTERM134                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[4]                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[4]_OTERM130                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[5]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[5]_OTERM136                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[5]_OTERM222                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[5]_OTERM224                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[5]_OTERM226                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining_reg[5]_OTERM228                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[0]                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[0]_OTERM140                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[1]                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[1]_OTERM142                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[2]                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[2]_OTERM144                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[3]                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[3]_OTERM146                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[4]                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[4]_OTERM148                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[4]_OTERM214                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[4]_OTERM216                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[4]_OTERM218                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|write_address_offset[4]_OTERM220                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3_downstream_arbitrator:the_std_2s60_burst_3_downstream|r_0~160                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3_downstream_arbitrator:the_std_2s60_burst_3_downstream|r_0~160_RESYN403_BDD404                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream|updated_one_count~185                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream|updated_one_count~185_OTERM16                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_4:the_std_2s60_burst_4|Add2~68                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_4:the_std_2s60_burst_4|transactions_remaining_reg~583                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_arbitrationshare[3]~22                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_arbitrationshare[3]~22_RESYN359_BDD360                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_arbitrationshare[3]~22_RESYN361_BDD362                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_arbitrationshare[3]~24                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_arbitrationshare[3]~25                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_burstcount~6                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg_OTERM248                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg_OTERM250                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg_OTERM252                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg_OTERM254                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg_OTERM256                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg_OTERM258                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg~105                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg~106                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg~106_RTM0259                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg~106_RTM0259                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg~106_RTM0259_RESYN381_BDD382                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg~107                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|downstream_write_reg~107_RTM0260                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|pending_register_enable~29                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|pending_upstream_write_reg                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|pending_upstream_write_reg_OTERM18                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|pending_upstream_write_reg_OTERM20                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|pending_upstream_write_reg_OTERM22                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|pending_upstream_write_reg_OTERM24                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|pending_upstream_write_reg_OTERM26                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|pending_upstream_write_reg_OTERM28                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|reg_downstream_read                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|reg_downstream_read_OTERM150                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|registered_read_write_dbs_adjusted_upstream_burstcount[0]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_busy                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_busy_OTERM322                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_busy_OTERM324                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_busy_OTERM326                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_busy_OTERM328                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_busy_OTERM330                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_busy_OTERM332_OTERM352                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_busy_OTERM332_OTERM354                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_idle                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_idle_OTERM196                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_idle_OTERM198                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_idle~150                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_idle~150_RTM0199                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_idle~150_RTM0199                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_idle~151                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|state_idle~151_RTM0200                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[0]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[0]_OTERM268                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[0]_OTERM340                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[0]_OTERM342                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[1]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[1]_OTERM270                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[1]_OTERM344                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[1]_OTERM346                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[2]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[2]_OTERM272                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[2]_OTERM348                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[2]_OTERM350                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[3]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[3]_OTERM274                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[3]_OTERM334                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[3]_OTERM336                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|transactions_remaining_reg[3]_OTERM338                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|upstream_waitrequest~204                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset[0]                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset[0]_OTERM46                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset[1]                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset[1]_OTERM48                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset[2]                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset[2]_OTERM50                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset[2]_OTERM208                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset[2]_OTERM210                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset[2]_OTERM212                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset~135                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset~136                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream|fifo_contains_ones_n                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream|fifo_contains_ones_n_OTERM168                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_6:the_std_2s60_burst_6|Add2~68                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_6:the_std_2s60_burst_6|transactions_remaining_reg~571                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|pending_register_enable                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|pending_register_enable_RESYN427_BDD428                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|write_address_offset[0]                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|write_address_offset[0]_OTERM30                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|write_address_offset[1]                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|write_address_offset[1]_OTERM32                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|write_address_offset[2]                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|write_address_offset[2]_OTERM34                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|write_address_offset[2]_OTERM202                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|write_address_offset[2]_OTERM204                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|write_address_offset[2]_OTERM206                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|write_address_offset~135                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|write_address_offset~136                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|cpu_data_master_requests_std_2s60_burst_7_upstream                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream|fifo_contains_ones_n                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream|fifo_contains_ones_n_OTERM166                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|always3~0                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|always3~0_RESYN433_BDD434                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|always0~1                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|full_1                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|full_1_NEW93_RESYN375_BDD376                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|full_1_OTERM94                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|full_2                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|full_2_NEW91_RESYN373_BDD374                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|full_2_OTERM92                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|full_3                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|full_3_NEW89_RESYN371_BDD372                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|full_3_OTERM90                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|p0_stage_0[0]~115                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|p0_stage_0[3]~114                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|p1_full_1~9                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|p1_stage_1[0]~115                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|p1_stage_1[3]~114                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|p2_full_2~9                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|p2_stage_2[0]~115                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|p2_stage_2[3]~114                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|p3_full_3~16                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_0[0]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_0[0]_OTERM98                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_0[3]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_0[3]_OTERM96                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_1[0]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_1[0]_OTERM88                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_1[3]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_1[3]_OTERM86                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_2[0]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_2[0]_OTERM84                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_2[3]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_2[3]_OTERM82                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_3[0]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_3[0]_OTERM80                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_3[0]~25                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_3[3]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|stage_3[3]_OTERM78                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|always1~3                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|fifo_contains_ones_n                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|fifo_contains_ones_n_OTERM76           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|fifo_contains_ones_n_OTERM172          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|fifo_contains_ones_n_OTERM174          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|fifo_contains_ones_n_OTERM176          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|full_0                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|full_0_OTERM56                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|full_1                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|full_1_OTERM58                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|full_2                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|full_2_OTERM54                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|full_3                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|full_3_OTERM52                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|how_many_ones[0]                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|how_many_ones[0]_NEW71_RESYN369_BDD370 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|how_many_ones[0]_OTERM72               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|how_many_ones[1]                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|how_many_ones[1]_OTERM74               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|how_many_ones[2]                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|how_many_ones[2]_OTERM68               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|how_many_ones[3]                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|how_many_ones[3]_OTERM70               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|p0_full_0~55                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|p1_full_1~69                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|p2_full_2~69                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|p3_full_3~83                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|updated_one_count~281                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|updated_one_count~282                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|updated_one_count~283                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|updated_one_count~284                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_current_burst[0]                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_current_burst[0]_OTERM66                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_current_burst[1]                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_current_burst[1]_OTERM60                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_current_burst[2]                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_current_burst[2]_OTERM62                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_current_burst[3]                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_current_burst[3]_NEW63_RESYN439_BDD440                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_current_burst[3]_NEW63_RESYN441_BDD442                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_current_burst[3]_OTERM64                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_next_burst_count[0]~406                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_next_burst_count[0]~406_RESYN435_BDD436                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_next_burst_count[1]~407                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_next_burst_count[2]~404                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_next_burst_count[3]~402                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|std_2s60_burst_8_upstream_next_burst_count[3]~403                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|downstream_read                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_read                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_read_OTERM152                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|full_1                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|full_1_NEW291_RESYN389_BDD390                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|full_1_OTERM292                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|full_2                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|full_2_NEW289_RESYN387_BDD388                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|full_2_OTERM290                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|full_3                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|full_3_NEW287_RESYN385_BDD386                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|full_3_OTERM288                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|p1_full_1~9                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|p2_full_2~9                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|p3_full_3~16                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_0[0]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_0[0]_OTERM296                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_0[3]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_0[3]_OTERM294                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_1[0]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_1[0]_OTERM286                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_1[3]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_1[3]_OTERM284                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_2[0]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_2[0]_OTERM282                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_2[3]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_2[3]_OTERM280                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_3[0]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_3[0]_OTERM278                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_3[3]                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|stage_3[3]_OTERM276                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|cpu_data_master_requests_std_2s60_burst_9_upstream                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|always9~0                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|always9~0_RESYN423_BDD424                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|full_0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|full_0_OTERM302                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|full_1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|full_1_NEW303_RESYN393_BDD394                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|full_1_OTERM304                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|full_2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|full_2_NEW299_RESYN391_BDD392                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|full_2_OTERM300                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|full_3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|full_3_OTERM298                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|how_many_ones[0]                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|how_many_ones[0]_NEW315_RESYN449_BDD450              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|how_many_ones[0]_OTERM316                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|how_many_ones[1]                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|how_many_ones[1]_OTERM318                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|how_many_ones[2]                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|how_many_ones[2]_OTERM320                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|how_many_ones[3]                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|how_many_ones[3]_OTERM314                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|p0_full_0~1                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|p1_full_1~9                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|p2_full_2~9                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|p3_full_3~23                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|updated_one_count~180                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|updated_one_count~181                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|updated_one_count~182                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|updated_one_count~183                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[0]                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[0]_NEW311_RESYN399_BDD400                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[0]_NEW311_RESYN401_BDD402                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[0]_OTERM312                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[1]                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[1]_OTERM306                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[2]                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[2]_OTERM308                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[3]                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[3]_NEW309_RESYN395_BDD396                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[3]_NEW309_RESYN397_BDD398                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_current_burst[3]_OTERM310                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_next_burst_count[0]~377                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_next_burst_count[0]~378                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_next_burst_count[1]~379                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_next_burst_count[2]~376                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_next_burst_count[3]~374                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|std_2s60_burst_9_upstream_next_burst_count[3]~375                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_12_upstream_arbitrator:the_std_2s60_burst_12_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream|fifo_contains_ones_n                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_12_upstream_arbitrator:the_std_2s60_burst_12_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream|fifo_contains_ones_n_OTERM164                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_14_upstream_arbitrator:the_std_2s60_burst_14_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream|fifo_contains_ones_n                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_14_upstream_arbitrator:the_std_2s60_burst_14_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream|fifo_contains_ones_n_OTERM162                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_15:the_std_2s60_burst_15|Add2~68                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_15:the_std_2s60_burst_15|transactions_remaining_reg~319                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_16:the_std_2s60_burst_16|reg_downstream_read~18                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_16_downstream_arbitrator:the_std_2s60_burst_16_downstream|r_0~102                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_16_downstream_arbitrator:the_std_2s60_burst_16_downstream|r_0~102_RESYN357_BDD358                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream|Add0~107                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream|fifo_contains_ones_n~175                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream|updated_one_count~233                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream|updated_one_count~233_RESYN425_BDD426            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|cpu_data_master_requests_std_2s60_burst_17_upstream~45                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|cpu_data_master_requests_std_2s60_burst_17_upstream~45_RESYN415_BDD416                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream|fifo_contains_ones_n                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream|fifo_contains_ones_n_OTERM170                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_18:the_std_2s60_burst_18|Add2~68                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_18:the_std_2s60_burst_18|transactions_remaining_reg~595                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sys_clk_timer:the_sys_clk_timer|Add0~514                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~501                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[0]~2151                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[0]~2151_RESYN1026_BDD1027                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[1]~2152                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[1]~2152_RESYN1028_BDD1029                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[2]~2153                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[2]~2153_RESYN1030_BDD1031                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[3]~2154                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[3]~2154_RESYN1032_BDD1033                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[4]~2155                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[4]~2155_RESYN1034_BDD1035                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[5]~2156                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[5]~2156_RESYN1036_BDD1037                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[6]~2157                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[6]~2157_RESYN1038_BDD1039                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[7]~2158                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[7]~2158_RESYN1040_BDD1041                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[8]~2159                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[8]~2159_RESYN1042_BDD1043                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[9]~2160                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[9]~2160_RESYN1044_BDD1045                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[10]~2161                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[10]~2161_RESYN1046_BDD1047                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[11]~2162                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|ram_read_address[11]~2162_RESYN1048_BDD1049                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|valid_rreq                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|valid_rreq_RESYN1020_BDD1021                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_en_d1                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_en_d1~11                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_OTERM3                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_OTERM5                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_OTERM7                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_OTERM9                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_OTERM11                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171_OTERM918_OTERM944                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171_OTERM918_OTERM946                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171_OTERM918_OTERM948                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171_OTERM918_OTERM950                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171_OTERM918_OTERM952                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171_RTM0953                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[10]~1234                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[10]~1235                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[10]~1235_RESYN992_BDD993                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[10]~1235_RESYN994_BDD995                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[8]                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[8]_OTERM862                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[8]_OTERM864                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[8]_OTERM866_OTERM886                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[8]_OTERM866_OTERM888                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[8]_OTERM866_OTERM890                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[8]_OTERM866_OTERM892                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[8]_OTERM866_OTERM894                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[8]_OTERM868                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[17]                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[17]_OTERM896                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[17]_OTERM898                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[17]_OTERM900_OTERM920                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[17]_OTERM900_OTERM922                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[17]_OTERM900_OTERM924                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[17]_OTERM900_OTERM926                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[17]_OTERM900_OTERM928                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[17]_OTERM900_OTERM930                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[17]_OTERM902                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[26]                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[26]_OTERM910                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[26]_OTERM912                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[26]_OTERM914                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[26]_OTERM916                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[30]                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[30]_OTERM940                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|d_readdata_d1[30]_OTERM942                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|i_readdata_d1[8]                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|i_readdata_d1[8]_OTERM904                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|i_readdata_d1[8]_OTERM906                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|i_readdata_d1[8]_OTERM908                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|i_readdata_d1[30]                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|i_readdata_d1[30]_OTERM934                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|i_readdata_d1[30]_OTERM936                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|i_readdata_d1[30]_OTERM938                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]_RESYN986_BDD987                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~1877                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~1879                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]_RESYN984_BDD985                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~1873                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]_RESYN1004_BDD1005                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~1863                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]_RESYN982_BDD983                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1853                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]_RESYN1000_BDD1001                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]_RESYN1002_BDD1003                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~1847                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~1848                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]_RESYN978_BDD979                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]_RESYN980_BDD981                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~1836                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~1838                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]_RESYN974_BDD975                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]_RESYN976_BDD977                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~1831                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~1832                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]_RESYN996_BDD997                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]_RESYN998_BDD999                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~1822                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~1823                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]_RESYN970_BDD971                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]_RESYN972_BDD973                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]~1814                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]~1816                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]~1818                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[17]~1803                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[17]~1803_RTM0932                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20]~1792                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20]~1792_RESYN1022_BDD1023                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20]~1792_RESYN1024_BDD1025                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]_RESYN966_BDD967                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]~1750                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]_RESYN968_BDD969                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~1758                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|end_xfer_arb_share_counter_term_ext_ram_bus_avalon_slave~116                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|end_xfer_arb_share_counter_term_ext_ram_bus_avalon_slave~116_Duplicate_119                         ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|end_xfer_arb_share_counter_term_ext_ram_bus_avalon_slave~116                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~111                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~112                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter_next_value[2]~554                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_set_values~1025                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_set_values~1025_RESYN988_BDD989                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[7]~104                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner~103                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~2                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240_Duplicate_243                                             ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240_Duplicate_245                                             ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240_Duplicate_243                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240_Duplicate_245                                                                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240_Duplicate_245_Duplicate                                   ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240_Duplicate_245                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240_Duplicate_245_Duplicate                                                                                                                  ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240_Duplicate_245_Duplicate_Duplicate                         ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240_Duplicate_245_Duplicate                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~240_Duplicate_245_Duplicate_Duplicate                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~241                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_end_xfer~251                                                                                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_end_xfer~251_Duplicate_255                                                ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~302                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~302_Duplicate_305                                                                                                                        ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~302_Duplicate_305_Duplicate                               ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~302_Duplicate_305                                                                                                                        ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~302_Duplicate_305_Duplicate_309                           ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~302_Duplicate_305                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~302_Duplicate_305_Duplicate                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~302_Duplicate_305_Duplicate_309                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[1]~303_Duplicate_306                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[6]~301_Duplicate_307                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[6]~301_Duplicate_307                                                                                                                        ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[6]~301_Duplicate_307_Duplicate                               ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[6]~301_Duplicate_307                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[6]~301_Duplicate_307_Duplicate                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]_OTERM114                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value~454                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_in_a_read_cycle~164                                                                                                                                                  ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_in_a_read_cycle~164_Duplicate_166                                                     ; COMBOUT          ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_in_a_read_cycle~164                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_in_a_read_cycle~164_Duplicate_166                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_std_2s60_burst_4_downstream_granted_slave_ext_ram_s1~21                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_std_2s60_burst_4_downstream_granted_slave_ext_ram_s1~22                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_std_2s60_burst_5_downstream_granted_slave_ext_ram_s1~22                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_std_2s60_burst_8_downstream_granted_slave_lan91c111_s1~21                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_std_2s60_burst_9_downstream_granted_slave_lan91c111_s1~19                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_std_2s60_burst_9_downstream_granted_slave_lan91c111_s1~20                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_iow_n_to_the_lan91c111~138                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_read_n_to_the_ext_ram~116                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~53                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~53_OTERM882                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54_OTERM884                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54_OTERM884                                                                                                              ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54_OTERM884_Duplicate                     ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54_OTERM884                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54_OTERM884_Duplicate                                                                                                    ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54_OTERM884_Duplicate_Duplicate           ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54_OTERM884_Duplicate                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54_OTERM884_Duplicate_Duplicate                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54_OTERM884_Duplicate_Duplicate_Duplicate ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~54_OTERM884_Duplicate_Duplicate                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_qualified_request_ext_ram_s1~63                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_qualified_request_ext_ram_s1~63_OTERM482                                                                                                              ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_qualified_request_ext_ram_s1~63_OTERM482_Duplicate                     ; REGOUT           ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_qualified_request_ext_ram_s1~63_OTERM482_Duplicate                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_qualified_request_ext_ram_s1~64                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_qualified_request_ext_ram_s1~64_OTERM870                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_qualified_request_ext_ram_s1~65                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_5_downstream_read_data_valid_ext_ram_s1_shift_register_in~10                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_8_downstream_qualified_request_ext_ram_s1~17                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_8_downstream_qualified_request_ext_ram_s1~17_OTERM860                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_8_downstream_qualified_request_ext_ram_s1~18                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_8_downstream_qualified_request_ext_ram_s1~18_OTERM880                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_9_downstream_qualified_request_ext_ram_s1~24                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_9_downstream_qualified_request_ext_ram_s1~24_OTERM858                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_9_downstream_read_data_valid_lan91c111_s1_shift_register_in~11                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_9_downstream_read_data_valid_lan91c111_s1_shift_register_in~12                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|time_to_write~102                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|time_to_write~102_RESYN1008_BDD1009                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|time_to_write~102_RESYN1010_BDD1011                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|wait_for_ext_ram_s1_counter                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:decode3|w_anode1110w[2]~37                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:decode3|w_anode1110w[2]~37_RESYN1006_BDD1007                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|std_2s60_burst_7_downstream_read_data_valid_onchip_ram_64_kbytes_s1_shift_register_RTM0931                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|std_2s60_burst_7_downstream_read_data_valid_onchip_ram_64_kbytes_s1_shift_register_RTM0931                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|Equal3~355                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|Selector141~126                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|Selector141~126_RESYN1012_BDD1013                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|Selector141~126_RESYN1014_BDD1015                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|Selector146~126                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|Selector146~126_RESYN1016_BDD1017                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|Selector146~126_RESYN1018_BDD1019                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|active_addr[9]                                                                                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|active_addr[9]~_Duplicate_3546                                                                                                                      ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_Duplicate_14                                                                      ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_Duplicate_16                                                                      ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_Duplicate_18                                                                      ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_Duplicate_20                                                                      ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~12                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_Duplicate_14                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_Duplicate_16                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_Duplicate_16_Duplicate                                                            ; REGOUT           ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_Duplicate_16                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_Duplicate_16_Duplicate                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_Duplicate_18                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_Duplicate_20                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[0]~648                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[3]~645                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[4]~644                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[5]~643                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[7]~641                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[8]~640                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[9]~639                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[10]~638                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[11]~637                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[12]~636                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[13]~635                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[16]~632                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[17]~631                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[18]~630                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[19]~629                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[20]~628                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[22]~626                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[24]~624                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[25]~623                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[26]~622                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[27]~621                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[28]~620                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[29]~619                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[30]~618                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[31]~617                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[33]~604                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[35]~602                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[41]~595                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[42]~594                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[46]~611                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[47]~614                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[48]~608                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[49]~610                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[50]~615                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[53]~612                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[54]~607                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream|fifo_contains_ones_n                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream|fifo_contains_ones_n_OTERM957                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream|fifo_contains_ones_n                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream|fifo_contains_ones_n_OTERM965                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_4:the_std_2s60_burst_4|reg_downstream_read                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_4:the_std_2s60_burst_4|reg_downstream_read_OTERM874                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|reg_downstream_read                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|reg_downstream_read~_Duplicate_32                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|reg_downstream_read~_Duplicate_32                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|reg_downstream_write                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|reg_downstream_write                                                                                                                                                                                         ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|reg_downstream_write~_Duplicate_32                                                                                            ; REGOUT           ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|reg_downstream_write_OTERM878                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|reg_downstream_write~_Duplicate_32                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset[2]~133                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|write_address_offset[2]~133_RESYN990_BDD991                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8:the_std_2s60_burst_8|reg_downstream_read                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_8:the_std_2s60_burst_8|reg_downstream_read_OTERM872                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|downstream_write                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_read                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_read~_Duplicate_26                                                                                             ; REGOUT           ;                       ;
; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_read_OTERM152                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_read~_Duplicate_26                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_write                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_write                                                                                                                                                                                         ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_write~_Duplicate_28                                                                                            ; REGOUT           ;                       ;
; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_write_OTERM876                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_write~_Duplicate_28                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_downstream_arbitrator:the_std_2s60_burst_9_downstream|p1_std_2s60_burst_9_downstream_latency_counter[0]~102                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_downstream_arbitrator:the_std_2s60_burst_9_downstream|p1_std_2s60_burst_9_downstream_latency_counter[1]~101                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|fifo_contains_ones_n                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|fifo_contains_ones_n_OTERM963                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_10_upstream_arbitrator:the_std_2s60_burst_10_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream|fifo_contains_ones_n                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_10_upstream_arbitrator:the_std_2s60_burst_10_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream|fifo_contains_ones_n_OTERM959                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_11_upstream_arbitrator:the_std_2s60_burst_11_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream|fifo_contains_ones_n                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_11_upstream_arbitrator:the_std_2s60_burst_11_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream|fifo_contains_ones_n_OTERM955                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream|fifo_contains_ones_n                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream|fifo_contains_ones_n_OTERM961                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; std_2s60:inst|cpu:the_cpu|dc_tag_rd_port_addr[8]~734                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|cpu:the_cpu|dc_tag_rd_port_addr[8]~734DUPLICATE                                                                                                                     ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~85                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~85DUPLICATE                                                                                      ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~91                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~91DUPLICATE                                                                                      ;                  ;                       ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~93                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~93DUPLICATE                                                                                      ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_set_values~1021                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_set_values~1021DUPLICATE                                        ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_set_values~1024                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_set_values~1024DUPLICATE                                        ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~241                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~241DUPLICATE                                                  ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[6]~301_Duplicate_307                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[6]~301_Duplicate_307DUPLICATE                                ;                  ;                       ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value~454                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value~454DUPLICATE                                                       ;                  ;                       ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|mux_3lb:mux2|l2_w12_n0_mux_dataout~33                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|mux_3lb:mux2|l2_w12_n0_mux_dataout~33DUPLICATE               ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|current_upstream_read                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|current_upstream_read~DUPLICATE                                                                                               ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|cpu_data_master_qualified_request_std_2s60_burst_5_upstream~11                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|cpu_data_master_qualified_request_std_2s60_burst_5_upstream~11DUPLICATE                          ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|cpu_instruction_master_requests_std_2s60_burst_6_upstream~53                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|cpu_instruction_master_requests_std_2s60_burst_6_upstream~53DUPLICATE                            ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|cpu_data_master_qualified_request_std_2s60_burst_9_upstream~33                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|cpu_data_master_qualified_request_std_2s60_burst_9_upstream~33DUPLICATE                          ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|cpu_data_master_requests_std_2s60_burst_13_upstream~0                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|cpu_data_master_requests_std_2s60_burst_13_upstream~0DUPLICATE                                 ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|comb~133                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|comb~133DUPLICATE                                                                              ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|cpu_instruction_master_qualified_request_std_2s60_burst_15_upstream~6                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|cpu_instruction_master_qualified_request_std_2s60_burst_15_upstream~6DUPLICATE                 ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|cpu_data_master_qualified_request_std_2s60_burst_16_upstream~12                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|cpu_data_master_qualified_request_std_2s60_burst_16_upstream~12DUPLICATE                       ;                  ;                       ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|cpu_data_master_requests_std_2s60_burst_17_upstream~45                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|cpu_data_master_requests_std_2s60_burst_17_upstream~45DUPLICATE                                ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


Color Legend:
  -- Green:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package, and the design has been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package, indicating that migration from the selected FPGA device package will likely be successful. You must compile and check the HardCopy companion revision to ensure migration is successful.
  -- Orange:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package; however, the design has not been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package; however, the resource is constrained so much that the design may not migrate.
  -- Red:
      -- Package Resource:       The HardCopy device package cannot be migrated from the selected FPGA device package.
      -- Other Device Resources: The design did not migrate because the resource quantity exceeds the acceptable range of the HardCopy device and package, or, for other reasons detailed in the footnotes.

Note: The used resource quantities listed for each HardCopy device and package combination are estimates only.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to obtain the most accurate measurement of HardCopy resource utilization.

Note: The Device Resource Guide cannot estimate the routing demand by the design in a HardCopy device.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to confirm routability of the design in the selected HardCopy device.

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HardCopy Device Resource Guide                                                                                                                                                                                         ;
+---------------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Resource                              ; Stratix II EP2S60    ; HC210W              ; HC210               ; HC220               ; HC220               ; HC230               ; HC240               ; HC240               ;
+---------------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Migration Compatibility               ;                      ; None                ; None                ; None                ; None                ; None                ; None                ; None                ;
; Primary Migration Constraint          ;                      ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ;
; Package*                              ; FBGA - 1020          ; FBGA - 484          ; FBGA - 484          ; FBGA - 672          ; FBGA - 780          ; FBGA - 1020         ; FBGA - 1020         ; FBGA - 1508         ;
; Logic                                 ; --                   ; 13%                 ; 13%                 ; 7%                  ; 7%                  ; 5%                  ; 3%                  ; 3%                  ;
;   -- Logic cells                      ; 7313                 ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ;
;   -- DSP elements                     ; 8                    ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ;
; Pins                                  ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- Total                            ; 188                  ; 188 / 309           ; 188 / 335           ; 188 / 493           ; 188 / 495           ; 188 / 699           ; 188 / 743           ; 188 / 952           ;
;   -- Differential Input               ; 0                    ; 0 / 66              ; 0 / 70              ; 0 / 90              ; 0 / 90              ; 0 / 128             ; 0 / 224             ; 0 / 272             ;
;   -- Differential Output              ; 0                    ; 0 / 44              ; 0 / 50              ; 0 / 70              ; 0 / 70              ; 0 / 112             ; 0 / 200             ; 0 / 256             ;
;   -- PCI / PCI-X                      ; 0                    ; 0 / 159             ; 0 / 166             ; 0 / 244             ; 0 / 246             ; 0 / 358             ; 0 / 366             ; 0 / 471             ;
;   -- DQ                               ; 0                    ; 0 / 20              ; 0 / 20              ; 0 / 50              ; 0 / 50              ; 0 / 204             ; 0 / 204             ; 0 / 204             ;
;   -- DQS                              ; 0                    ; 0 / 8               ; 0 / 8               ; 0 / 18              ; 0 / 18              ; 0 / 72              ; 0 / 72              ; 0 / 72              ;
; Memory                                ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- M-RAM                            ; 2                    ; 2 / 0               ; 2 / 0               ; 2 / 2               ; 2 / 2               ; 2 / 6               ; 2 / 9               ; 2 / 9               ;
;   -- M4K blocks & M512 blocks**,***   ; 230                  ; 230 / 190           ; 230 / 190           ; 230 / 408           ; 230 / 408           ; 230 / 614           ; 230 / 816           ; 230 / 816           ;
; PLLs                                  ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- Enhanced                         ; 1                    ; 1 / 2               ; 1 / 2               ; 1 / 2               ; 1 / 2               ; 1 / 4               ; 1 / 4               ; 1 / 4               ;
;   -- Fast                             ; 0                    ; 0 / 2               ; 0 / 2               ; 0 / 2               ; 0 / 2               ; 0 / 4               ; 0 / 8               ; 0 / 8               ;
; DLLs                                  ; 0                    ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 2               ; 0 / 2               ; 0 / 2               ;
; SERDES                                ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- RX                               ; 0                    ; 0 / 17              ; 0 / 21              ; 0 / 31              ; 0 / 31              ; 0 / 46              ; 0 / 92              ; 0 / 116             ;
;   -- TX                               ; 0                    ; 0 / 18              ; 0 / 19              ; 0 / 29              ; 0 / 29              ; 0 / 44              ; 0 / 88              ; 0 / 116             ;
; Configuration                         ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- CRC                              ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- ASMI                             ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- Remote Update                    ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- JTAG                             ; 1                    ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ;
+---------------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
*  The selected FPGA device cannot migrate to any HardCopy device, regardless of the design. Try this design with a different FPGA device.
**  Design contains one or more M512 blocks, which cannot be migrated to HardCopy devices.
***  Design contains one or more initialized RAM blocks, which cannot be migrated to HardCopy devices.



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in H:/Project/Ethernet/standard.pin.


+------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                        ;
+----------------------------------------------+-------------------------------------------------------+
; Resource                                     ; Usage                                                 ;
+----------------------------------------------+-------------------------------------------------------+
; ALUTs Used                                   ; 5,561 / 48,352 ( 12 % )                               ;
; Dedicated logic registers                    ; 4,158 / 48,352 ( 9 % )                                ;
;                                              ;                                                       ;
; ALUTs Unavailable                            ; 429                                                   ;
;     -- Due to unpartnered 7 input function   ; 49                                                    ;
;     -- Due to unpartnered 6 input function   ; 380                                                   ;
;                                              ;                                                       ;
; Combinational ALUT usage by number of inputs ;                                                       ;
;     -- 7 input functions                     ; 64                                                    ;
;     -- 6 input functions                     ; 1385                                                  ;
;     -- 5 input functions                     ; 1415                                                  ;
;     -- 4 input functions                     ; 978                                                   ;
;     -- <=3 input functions                   ; 1719                                                  ;
;                                              ;                                                       ;
; Combinational ALUTs by mode                  ;                                                       ;
;     -- normal mode                           ; 4922                                                  ;
;     -- extended LUT mode                     ; 64                                                    ;
;     -- arithmetic mode                       ; 490                                                   ;
;     -- shared arithmetic mode                ; 85                                                    ;
;                                              ;                                                       ;
; Logic utilization                            ; 7,313 / 48,352 ( 15 % )                               ;
;     -- ALUT/register pairs used              ; 6884                                                  ;
;         -- Combinational with no register    ; 2726                                                  ;
;         -- Register only                     ; 1323                                                  ;
;         -- Combinational with a register     ; 2835                                                  ;
;     -- ALUT/register pairs unavailable       ; 429                                                   ;
;                                              ;                                                       ;
; Total registers*                             ; 4,455 / 52,506 ( 8 % )                                ;
;     -- Dedicated logic registers             ; 4,158 / 48,352 ( 9 % )                                ;
;     -- I/O registers                         ; 297 / 4,154 ( 7 % )                                   ;
;                                              ;                                                       ;
; ALMs:  partially or completely used          ; 4,259 / 24,176 ( 18 % )                               ;
;                                              ;                                                       ;
; Total LABs:  partially or completely used    ; 590 / 3,022 ( 20 % )                                  ;
;                                              ;                                                       ;
; User inserted logic elements                 ; 0                                                     ;
; Virtual pins                                 ; 0                                                     ;
; I/O pins                                     ; 188 / 719 ( 26 % )                                    ;
;     -- Clock pins                            ; 1 / 20 ( 5 % )                                        ;
; Global signals                               ; 9                                                     ;
; M512s                                        ; 2 / 329 ( < 1 % )                                     ;
; M4Ks                                         ; 228 / 255 ( 89 % )                                    ;
; M-RAMs                                       ; 2 / 2 ( 100 % )                                       ;
; Total block memory bits                      ; 1,973,504 / 2,544,192 ( 78 % )                        ;
; Total block memory implementation bits       ; 2,231,424 / 2,544,192 ( 88 % )                        ;
; DSP block 9-bit elements                     ; 8 / 288 ( 3 % )                                       ;
; PLLs                                         ; 1 / 12 ( 8 % )                                        ;
; Global clocks                                ; 9 / 16 ( 56 % )                                       ;
; Regional clocks                              ; 0 / 32 ( 0 % )                                        ;
; SERDES transmitters                          ; 0 / 84 ( 0 % )                                        ;
; SERDES receivers                             ; 0 / 84 ( 0 % )                                        ;
; JTAGs                                        ; 1 / 1 ( 100 % )                                       ;
; Average interconnect usage (total/H/V)       ; 7% / 7% / 7%                                          ;
; Peak interconnect usage (total/H/V)          ; 31% / 29% / 35%                                       ;
; Maximum fan-out node                         ; sdram_pll:inst5|altpll:altpll_component|_clk0~clkctrl ;
; Maximum fan-out                              ; 4267                                                  ;
; Highest non-global fan-out signal            ; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171         ;
; Highest non-global fan-out                   ; 580                                                   ;
; Total fan-out                                ; 45990                                                 ;
; Average fan-out                              ; 4.31                                                  ;
+----------------------------------------------+-------------------------------------------------------+
*  Register count does not include registers inside block RAM or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; ADC_DATA[0]       ; D1    ; 5        ; 78           ; 49           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DATA[10]      ; G3    ; 5        ; 78           ; 44           ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DATA[11]      ; G4    ; 5        ; 78           ; 44           ; 3           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DATA[1]       ; D2    ; 5        ; 78           ; 49           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DATA[2]       ; E3    ; 5        ; 78           ; 48           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DATA[3]       ; E4    ; 5        ; 78           ; 48           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DATA[4]       ; E1    ; 5        ; 78           ; 47           ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DATA[5]       ; E2    ; 5        ; 78           ; 47           ; 3           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DATA[6]       ; F3    ; 5        ; 78           ; 46           ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DATA[7]       ; F4    ; 5        ; 78           ; 46           ; 3           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DATA[8]       ; F1    ; 5        ; 78           ; 45           ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DATA[9]       ; F2    ; 5        ; 78           ; 45           ; 3           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ENET_INTRQ[0]     ; AB23  ; 1        ; 0            ; 5            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; PLD_CLEAR_N       ; AG19  ; 8        ; 28           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; PLD_CLOCKINPUT[1] ; AM17  ; 8        ; 33           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; ADC_CLK              ; B18   ; 11       ; 32           ; 52           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; Display_7_Segment[0] ; C12   ; 4        ; 56           ; 52           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; Display_7_Segment[1] ; F12   ; 4        ; 59           ; 52           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; Display_7_Segment[2] ; F11   ; 4        ; 60           ; 52           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; Display_7_Segment[3] ; C11   ; 4        ; 62           ; 52           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; Display_7_Segment[4] ; C10   ; 4        ; 63           ; 52           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; Display_7_Segment[5] ; E9    ; 4        ; 64           ; 52           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; Display_7_Segment[6] ; F9    ; 4        ; 65           ; 52           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; Display_7_Segment[7] ; B12   ; 4        ; 55           ; 52           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ENET_ADS_N           ; AA25  ; 1        ; 0            ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ENET_AEN             ; AC25  ; 1        ; 0            ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ENET_BE_N[0]         ; AE26  ; 1        ; 0            ; 3            ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ENET_BE_N[1]         ; AE25  ; 1        ; 0            ; 3            ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ENET_BE_N[2]         ; AD25  ; 1        ; 0            ; 4            ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ENET_BE_N[3]         ; AD24  ; 1        ; 0            ; 4            ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ENET_IOR_N           ; AC24  ; 1        ; 0            ; 6            ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ENET_IOW_N           ; AB26  ; 1        ; 0            ; 7            ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[0]           ; AF30  ; 1        ; 0            ; 7            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[10]          ; AD32  ; 1        ; 0            ; 12           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[11]          ; AD31  ; 1        ; 0            ; 12           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[12]          ; AB28  ; 1        ; 0            ; 13           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[13]          ; AB27  ; 1        ; 0            ; 13           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[14]          ; AC32  ; 1        ; 0            ; 14           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[15]          ; AC31  ; 1        ; 0            ; 14           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[16]          ; AB30  ; 1        ; 0            ; 15           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[17]          ; AB29  ; 1        ; 0            ; 15           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[18]          ; Y29   ; 1        ; 0            ; 16           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[19]          ; Y28   ; 1        ; 0            ; 16           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[1]           ; AF29  ; 1        ; 0            ; 7            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[20]          ; AA30  ; 1        ; 0            ; 17           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[21]          ; AA29  ; 1        ; 0            ; 17           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[22]          ; AB32  ; 1        ; 0            ; 18           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[23]          ; AB31  ; 1        ; 0            ; 18           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[2]           ; AE30  ; 1        ; 0            ; 8            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[3]           ; AE29  ; 1        ; 0            ; 8            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[4]           ; AG32  ; 1        ; 0            ; 9            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[5]           ; AG31  ; 1        ; 0            ; 9            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[6]           ; AF32  ; 1        ; 0            ; 10           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[7]           ; AF31  ; 1        ; 0            ; 10           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[8]           ; AE32  ; 1        ; 0            ; 11           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_A[9]           ; AE31  ; 1        ; 0            ; 11           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_CS_N           ; AA32  ; 1        ; 0            ; 20           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_OE_N           ; AA31  ; 1        ; 0            ; 20           ; 3           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_RW_N           ; W32   ; 1        ; 0            ; 21           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_WP_N           ; Y30   ; 1        ; 0            ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[0]           ; AD11  ; 7        ; 69           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[10]          ; AB16  ; 7        ; 46           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[11]          ; AE13  ; 7        ; 62           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[1]           ; AD13  ; 7        ; 59           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[2]           ; AB13  ; 7        ; 59           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[3]           ; AE14  ; 7        ; 55           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[4]           ; AB14  ; 7        ; 55           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[5]           ; AC14  ; 7        ; 52           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[6]           ; AD14  ; 7        ; 52           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[7]           ; AE10  ; 7        ; 72           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[8]           ; AB15  ; 7        ; 49           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_A[9]           ; AC16  ; 7        ; 46           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_BA[0]          ; AL9   ; 7        ; 64           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_BA[1]          ; AF11  ; 7        ; 63           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_CAS_N          ; AL8   ; 7        ; 67           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_CKE            ; AL7   ; 7        ; 68           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_CLK            ; AK16  ; 10       ; 45           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_CS_N           ; AL6   ; 7        ; 69           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQM[0]         ; AK5   ; 7        ; 76           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQM[1]         ; AG8   ; 7        ; 73           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQM[2]         ; AH8   ; 7        ; 72           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQM[3]         ; AL5   ; 7        ; 71           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_RAS_N          ; AK4   ; 7        ; 77           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_WE_N           ; AK9   ; 7        ; 65           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[10]             ; AJ20  ; 8        ; 24           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[11]             ; AL21  ; 8        ; 23           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[12]             ; AL22  ; 8        ; 21           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[13]             ; AJ22  ; 8        ; 19           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[14]             ; AH22  ; 8        ; 17           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[15]             ; AL23  ; 8        ; 16           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[16]             ; AL24  ; 8        ; 15           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[17]             ; AJ25  ; 8        ; 14           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[18]             ; AH25  ; 8        ; 13           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[19]             ; AL25  ; 8        ; 11           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[1]              ; AM27  ; 8        ; 7            ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[2]              ; AM28  ; 8        ; 7            ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[3]              ; AJ27  ; 8        ; 7            ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[4]              ; AK27  ; 8        ; 6            ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[5]              ; AL29  ; 8        ; 5            ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[6]              ; AM29  ; 8        ; 5            ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[7]              ; AJ28  ; 8        ; 5            ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[8]              ; AH28  ; 8        ; 3            ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_A[9]              ; AK20  ; 8        ; 25           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SRAM_BE_N[0]         ; AG11  ; 7        ; 62           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SRAM_BE_N[1]         ; AK10  ; 7        ; 60           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SRAM_BE_N[2]         ; AK11  ; 7        ; 59           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SRAM_BE_N[3]         ; AL11  ; 7        ; 56           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SRAM_CS_N            ; AL12  ; 7        ; 55           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SRAM_OE_N            ; AG14  ; 7        ; 54           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SRAM_WE_N            ; AH14  ; 7        ; 52           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; FLASH_D[0]        ; AH30  ; 1        ; 0            ; 3            ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_D[1]        ; AH29  ; 1        ; 0            ; 3            ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_D[2]        ; AJ32  ; 1        ; 0            ; 4            ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_D[3]        ; AJ31  ; 1        ; 0            ; 4            ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_D[4]        ; AG30  ; 1        ; 0            ; 5            ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_D[5]        ; AG29  ; 1        ; 0            ; 5            ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_D[6]        ; AH32  ; 1        ; 0            ; 6            ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; FLASH_D[7]        ; AH31  ; 1        ; 0            ; 6            ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; PLD_RECONFIGREQ_N ; F14   ; 4        ; 54           ; 52           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[0]       ; AL4   ; 7        ; 77           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[10]      ; AJ6   ; 7        ; 71           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[11]      ; AM6   ; 7        ; 69           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[12]      ; AM7   ; 7        ; 68           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[13]      ; AK7   ; 7        ; 68           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[14]      ; AJ7   ; 7        ; 68           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[15]      ; AM8   ; 7        ; 67           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[16]      ; AJ10  ; 7        ; 65           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[17]      ; AK8   ; 7        ; 65           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[18]      ; AJ8   ; 7        ; 65           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[19]      ; AM9   ; 7        ; 64           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[1]       ; AJ5   ; 7        ; 77           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[20]      ; AF12  ; 7        ; 63           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[21]      ; AG10  ; 7        ; 63           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[22]      ; AF10  ; 7        ; 63           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[23]      ; AG12  ; 7        ; 62           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[24]      ; AJ11  ; 7        ; 60           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[25]      ; AH11  ; 7        ; 60           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[26]      ; AL10  ; 7        ; 60           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[27]      ; AM10  ; 7        ; 59           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[28]      ; AK12  ; 7        ; 56           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[29]      ; AJ12  ; 7        ; 56           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[2]       ; AH5   ; 7        ; 77           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[30]      ; AM11  ; 7        ; 56           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[31]      ; AM12  ; 7        ; 55           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[3]       ; AM4   ; 7        ; 76           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[4]       ; AG9   ; 7        ; 73           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[5]       ; AH6   ; 7        ; 73           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[6]       ; AH7   ; 7        ; 73           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[7]       ; AH9   ; 7        ; 72           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[8]       ; AM5   ; 7        ; 71           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SDRAM_DQ[9]       ; AK6   ; 7        ; 71           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[0]           ; AD18  ; 8        ; 30           ; 0            ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[10]          ; AB21  ; 8        ; 9            ; 0            ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[11]          ; AE21  ; 8        ; 6            ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[12]          ; AG20  ; 8        ; 6            ; 0            ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[13]          ; AF21  ; 8        ; 3            ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[14]          ; AD22  ; 8        ; 3            ; 0            ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[15]          ; AF22  ; 8        ; 1            ; 0            ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[16]          ; AE22  ; 8        ; 1            ; 0            ; 3           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[17]          ; AC17  ; 8        ; 30           ; 0            ; 3           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[18]          ; AE19  ; 8        ; 26           ; 0            ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[19]          ; AD19  ; 8        ; 26           ; 0            ; 3           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[1]           ; AB18  ; 8        ; 24           ; 0            ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[20]          ; AC18  ; 8        ; 26           ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[21]          ; AB17  ; 8        ; 26           ; 0            ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[22]          ; AC19  ; 8        ; 24           ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[23]          ; AL26  ; 8        ; 9            ; 0            ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[24]          ; AL27  ; 8        ; 7            ; 0            ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[25]          ; AL28  ; 8        ; 6            ; 0            ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[26]          ; AK28  ; 8        ; 5            ; 0            ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[27]          ; AK29  ; 8        ; 3            ; 0            ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[28]          ; AC13  ; 7        ; 62           ; 0            ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[29]          ; AD10  ; 7        ; 76           ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[2]           ; AB19  ; 8        ; 21           ; 0            ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[30]          ; AC11  ; 7        ; 72           ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[31]          ; AE11  ; 7        ; 69           ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[3]           ; AC20  ; 8        ; 17           ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[4]           ; AD20  ; 8        ; 17           ; 0            ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[5]           ; AE20  ; 8        ; 15           ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[6]           ; AB20  ; 8        ; 15           ; 0            ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[7]           ; AF20  ; 8        ; 13           ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[8]           ; AC21  ; 8        ; 13           ; 0            ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; SE_D[9]           ; AD21  ; 8        ; 9            ; 0            ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 45 / 88 ( 51 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 88 ( 0 % )   ; 3.3V          ; --           ;
; 3        ; 0 / 86 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 9 / 86 ( 10 % )  ; 3.3V          ; --           ;
; 5        ; 12 / 88 ( 14 % ) ; 3.3V          ; --           ;
; 6        ; 0 / 88 ( 0 % )   ; 3.3V          ; --           ;
; 7        ; 66 / 86 ( 77 % ) ; 3.3V          ; --           ;
; 8        ; 49 / 84 ( 58 % ) ; 3.3V          ; --           ;
; 9        ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
; 10       ; 1 / 6 ( 17 % )   ; 3.3V          ; --           ;
; 11       ; 1 / 6 ( 17 % )   ; 3.3V          ; --           ;
; 12       ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                    ;
+----------+------------+----------+-----------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage        ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 4        ; VCCIO4                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 555        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 559        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 563        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 571        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 574        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 579        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 591        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 606        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 611        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A14      ; 627        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ; 4        ; VCCIO4                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A16      ; 639        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 641        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ;            ; 3        ; VCCIO3                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A19      ; 651        ; 11       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A21      ; 671        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 672        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 687        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ; 691        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A25      ; 695        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A26      ; 694        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A27      ; 711        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A28      ; 710        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A29      ; 718        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A30      ;            ; 3        ; VCCIO3                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A31      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 439        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 437        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 435        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 433        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ;            ; 6        ; VCCIO6                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA6      ; 398        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 396        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ; 390        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA9      ; 388        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA10     ; 402        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA11     ; 400        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA12     ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA13     ;            ; 7        ; VCCPD7                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA14     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA15     ;            ; 7        ; VCCPD7                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA16     ;            ; 7        ; VCCIO7                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA17     ;            ; 8        ; VCCIO8                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA18     ;            ; 8        ; VCCPD8                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA19     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA20     ;            ; 8        ; VCCPD8                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA21     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ; 147        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA23     ; 145        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 151        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 149        ; 1        ; ENET_ADS_N            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 127        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA27     ; 125        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA28     ;            ; 1        ; VCCIO1                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA29     ; 114        ; 1        ; FLASH_A[21]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA30     ; 112        ; 1        ; FLASH_A[20]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA31     ; 102        ; 1        ; FLASH_OE_N            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA32     ; 100        ; 1        ; FLASH_CS_N            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ; 427        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 425        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 423        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 421        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ; 406        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB6      ; 404        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB7      ; 382        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB8      ; 380        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB9      ; 378        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB10     ; 376        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB11     ; 356        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB12     ; 324        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 308        ; 7        ; SDRAM_A[2]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 300        ; 7        ; SDRAM_A[4]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 284        ; 7        ; SDRAM_A[8]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 282        ; 7        ; SDRAM_A[10]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 252        ; 8        ; SE_D[21]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 244        ; 8        ; SE_D[1]               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 236        ; 8        ; SE_D[2]               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 220        ; 8        ; SE_D[6]               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 204        ; 8        ; SE_D[10]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB23     ; 163        ; 1        ; ENET_INTRQ[0]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 161        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 155        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 153        ; 1        ; ENET_IOW_N            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB27     ; 130        ; 1        ; FLASH_A[13]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 128        ; 1        ; FLASH_A[12]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB29     ; 122        ; 1        ; FLASH_A[17]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB30     ; 120        ; 1        ; FLASH_A[16]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB31     ; 110        ; 1        ; FLASH_A[23]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB32     ; 108        ; 1        ; FLASH_A[22]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 419        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 417        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 415        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ; 413        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC5      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC6      ; 386        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC7      ; 384        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC8      ; 374        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC9      ; 372        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC10     ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AC11     ; 350        ; 7        ; SE_D[30]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC12     ; 332        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC13     ; 316        ; 7        ; SE_D[28]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC14     ; 294        ; 7        ; SDRAM_A[5]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC15     ; 286        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 283        ; 7        ; SDRAM_A[9]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC17     ; 262        ; 8        ; SE_D[17]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC18     ; 254        ; 8        ; SE_D[20]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC19     ; 246        ; 8        ; SE_D[22]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC20     ; 230        ; 8        ; SE_D[3]               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC21     ; 212        ; 8        ; SE_D[8]               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC22     ; 184        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 182        ; 8        ; ^VCCSEL               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 159        ; 1        ; ENET_IOR_N            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC25     ; 157        ; 1        ; ENET_AEN              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 143        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC27     ; 141        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC28     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC29     ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC30     ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC31     ; 126        ; 1        ; FLASH_A[15]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC32     ; 124        ; 1        ; FLASH_A[14]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 411        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD2      ; 409        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AD4      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AD5      ;            ; 6        ; VREFB6                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AD6      ; 394        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD7      ; 392        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD8      ; 370        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD9      ; 368        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD10     ; 358        ; 7        ; SE_D[29]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD11     ; 340        ; 7        ; SDRAM_A[0]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD12     ; 334        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 310        ; 7        ; SDRAM_A[1]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD14     ; 292        ; 7        ; SDRAM_A[6]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD15     ;            ;          ; VCCD_PLL6             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AD16     ;            ;          ; GNDA_PLL6             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD17     ;            ;          ; GNDA_PLL12            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD18     ; 263        ; 8        ; SE_D[0]               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD19     ; 253        ; 8        ; SE_D[19]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD20     ; 228        ; 8        ; SE_D[4]               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD21     ; 206        ; 8        ; SE_D[9]               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD22     ; 188        ; 8        ; SE_D[14]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD23     ; 186        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 167        ; 1        ; ENET_BE_N[3]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD25     ; 165        ; 1        ; ENET_BE_N[2]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD26     ; 139        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD27     ; 137        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD28     ;            ; 1        ; VREFB1                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AD29     ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AD30     ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AD31     ; 134        ; 1        ; FLASH_A[11]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD32     ; 132        ; 1        ; FLASH_A[10]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE1      ; 407        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE2      ; 405        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 403        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 401        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE5      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AE6      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AE7      ;            ;          ; VCCA_PLL9             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AE8      ;            ;          ; VCCD_PLL9             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AE9      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AE10     ; 348        ; 7        ; SDRAM_A[7]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE11     ; 342        ; 7        ; SE_D[31]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE12     ; 326        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 318        ; 7        ; SDRAM_A[11]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE14     ; 302        ; 7        ; SDRAM_A[3]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE15     ;            ;          ; VCCA_PLL6             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AE16     ;            ;          ; GNDA_PLL6             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE17     ;            ;          ; GNDA_PLL12            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE18     ;            ;          ; VCCD_PLL12            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AE19     ; 255        ; 8        ; SE_D[18]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE20     ; 222        ; 8        ; SE_D[5]               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE21     ; 198        ; 8        ; SE_D[11]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE22     ; 181        ; 8        ; SE_D[16]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE23     ; 185        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 178        ; 8        ; altera_reserved_tms   ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; AE25     ; 171        ; 1        ; ENET_BE_N[1]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE26     ; 169        ; 1        ; ENET_BE_N[0]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE27     ; 175        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE28     ; 173        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE29     ; 150        ; 1        ; FLASH_A[3]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE30     ; 148        ; 1        ; FLASH_A[2]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE31     ; 138        ; 1        ; FLASH_A[9]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE32     ; 136        ; 1        ; FLASH_A[8]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AF1      ; 399        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AF2      ; 397        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AF3      ; 395        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AF4      ; 393        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AF5      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AF6      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AF7      ;            ;          ; GNDA_PLL9             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF8      ; 365        ; 7        ; PLL_ENA               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AF9      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF10     ; 320        ; 7        ; SDRAM_DQ[22]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF11     ; 323        ; 7        ; SDRAM_BA[1]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF12     ; 321        ; 7        ; SDRAM_DQ[20]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF13     ; 296        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF14     ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AF15     ;            ; 10       ; VCC_PLL6_OUT          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 12       ; VCC_PLL12_OUT         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF18     ;            ;          ; VCCA_PLL12            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AF19     ; 238        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 214        ; 8        ; SE_D[7]               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF21     ; 190        ; 8        ; SE_D[13]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 8        ; SE_D[15]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF23     ; 187        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ; 177        ; 8        ; altera_reserved_tck   ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; AF25     ;            ;          ; VCCD_PLL8             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AF26     ;            ;          ; VCCA_PLL8             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AF27     ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AF28     ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AF29     ; 154        ; 1        ; FLASH_A[1]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AF30     ; 152        ; 1        ; FLASH_A[0]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AF31     ; 142        ; 1        ; FLASH_A[7]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AF32     ; 140        ; 1        ; FLASH_A[6]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AG1      ; 391        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AG2      ; 389        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AG3      ; 387        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AG4      ; 385        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AG5      ;            ; 6        ; VREFB6                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG7      ;            ;          ; GNDA_PLL9             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG8      ; 355        ; 7        ; SDRAM_DQM[1]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG9      ; 353        ; 7        ; SDRAM_DQ[4]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG10     ; 322        ; 7        ; SDRAM_DQ[21]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG11     ; 319        ; 7        ; SRAM_BE_N[0]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG12     ; 317        ; 7        ; SDRAM_DQ[23]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG13     ; 298        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG14     ; 299        ; 7        ; SRAM_OE_N             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG15     ; 293        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG16     ; 274        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG17     ; 256        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG18     ; 259        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG19     ; 257        ; 8        ; PLD_CLEAR_N           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG20     ; 196        ; 8        ; SE_D[12]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG21     ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AG22     ; 232        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG23     ; 229        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG24     ; 213        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG25     ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AG26     ;            ;          ; GNDA_PLL8             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG27     ;            ;          ; GNDA_PLL8             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 1        ; VREFB1                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AG29     ; 162        ; 1        ; FLASH_D[5]            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AG30     ; 160        ; 1        ; FLASH_D[4]            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AG31     ; 146        ; 1        ; FLASH_A[5]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AG32     ; 144        ; 1        ; FLASH_A[4]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AH1      ; 383        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AH2      ; 381        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AH3      ; 379        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AH4      ; 377        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AH5      ; 360        ; 7        ; SDRAM_DQ[2]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH6      ; 354        ; 7        ; SDRAM_DQ[5]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH7      ; 352        ; 7        ; SDRAM_DQ[6]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH8      ; 351        ; 7        ; SDRAM_DQM[2]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH9      ; 349        ; 7        ; SDRAM_DQ[7]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH10     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AH11     ; 314        ; 7        ; SDRAM_DQ[25]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH12     ;            ; 7        ; VCCIO7                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH13     ; 297        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH14     ; 295        ; 7        ; SRAM_WE_N             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH15     ; 278        ; 10       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH16     ; 272        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH17     ; 258        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH18     ; 264        ; 12       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH19     ; 250        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH20     ; 245        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH21     ;            ; 8        ; VCCIO8                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH22     ; 231        ; 8        ; SE_A[14]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH23     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AH24     ; 218        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH25     ; 215        ; 8        ; SE_A[18]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH26     ; 216        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH27     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AH28     ; 189        ; 8        ; SE_A[8]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH29     ; 170        ; 1        ; FLASH_D[1]            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AH30     ; 168        ; 1        ; FLASH_D[0]            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AH31     ; 158        ; 1        ; FLASH_D[7]            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AH32     ; 156        ; 1        ; FLASH_D[6]            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AJ1      ; 375        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AJ2      ; 373        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AJ3      ; 369        ; 6        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AJ4      ; 371        ; 6        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AJ5      ; 362        ; 7        ; SDRAM_DQ[1]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ6      ; 344        ; 7        ; SDRAM_DQ[10]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ7      ; 336        ; 7        ; SDRAM_DQ[14]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ8      ; 328        ; 7        ; SDRAM_DQ[18]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ9      ;            ; 7        ; VREFB7                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AJ10     ; 329        ; 7        ; SDRAM_DQ[16]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ11     ; 313        ; 7        ; SDRAM_DQ[24]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ12     ; 306        ; 7        ; SDRAM_DQ[29]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ13     ; 288        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ14     ; 290        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ15     ; 276        ; 10       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ16     ; 279        ; 10       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ17     ; 268        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ18     ; 266        ; 12       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ19     ; 248        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ20     ; 247        ; 8        ; SE_A[10]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ21     ; 240        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ22     ; 235        ; 8        ; SE_A[13]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ23     ; 233        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ24     ;            ; 8        ; VREFB8                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AJ25     ; 219        ; 8        ; SE_A[17]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ26     ; 208        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ27     ; 200        ; 8        ; SE_A[3]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ28     ; 192        ; 8        ; SE_A[7]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ29     ; 172        ; 1        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AJ30     ; 174        ; 1        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AJ31     ; 166        ; 1        ; FLASH_D[3]            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AJ32     ; 164        ; 1        ; FLASH_D[2]            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AK1      ;            ; 6        ; VCCIO6                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AK2      ;            ; 7        ; VREFB7                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AK3      ; 366        ; 7        ; ^nIO_PULLUP           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AK4      ; 363        ; 7        ; SDRAM_RAS_N           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK5      ; 359        ; 7        ; SDRAM_DQM[0]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK6      ; 346        ; 7        ; SDRAM_DQ[9]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK7      ; 338        ; 7        ; SDRAM_DQ[13]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK8      ; 330        ; 7        ; SDRAM_DQ[17]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK9      ; 331        ; 7        ; SDRAM_WE_N            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK10     ; 315        ; 7        ; SRAM_BE_N[1]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK11     ; 311        ; 7        ; SRAM_BE_N[2]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK12     ; 305        ; 7        ; SDRAM_DQ[28]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK13     ; 291        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK14     ;            ; 7        ; VREFB7                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AK15     ; 281        ; 10       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK16     ; 277        ; 10       ; SDRAM_CLK             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK17     ; 270        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK18     ; 265        ; 12       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK19     ;            ; 8        ; VREFB8                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AK20     ; 251        ; 8        ; SE_A[9]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK21     ; 242        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK22     ; 234        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK23     ; 226        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK24     ; 224        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK25     ; 217        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK26     ; 205        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK27     ; 197        ; 8        ; SE_A[4]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK28     ; 195        ; 8        ; SE_D[26]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK29     ; 191        ; 8        ; SE_D[27]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK30     ; 179        ; 8        ; altera_reserved_ntrst ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; AK31     ;            ; 8        ; VREFB8                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AK32     ;            ; 1        ; VCCIO1                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AL1      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AL2      ; 364        ; 7        ; ^PORSEL               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AL3      ; 367        ; 7        ; ^nCEO                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AL4      ; 361        ; 7        ; SDRAM_DQ[0]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL5      ; 347        ; 7        ; SDRAM_DQM[3]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL6      ; 343        ; 7        ; SDRAM_CS_N            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL7      ; 339        ; 7        ; SDRAM_CKE             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL8      ; 335        ; 7        ; SDRAM_CAS_N           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL9      ; 327        ; 7        ; SDRAM_BA[0]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL10     ; 312        ; 7        ; SDRAM_DQ[26]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL11     ; 307        ; 7        ; SRAM_BE_N[3]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL12     ; 303        ; 7        ; SRAM_CS_N             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL13     ; 287        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AL14     ; 289        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AL15     ; 280        ; 10       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AL16     ; 275        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AL17     ; 269        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AL18     ; 267        ; 12       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AL19     ; 260        ; 12       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AL20     ; 249        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AL21     ; 243        ; 8        ; SE_A[11]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL22     ; 239        ; 8        ; SE_A[12]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL23     ; 227        ; 8        ; SE_A[15]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL24     ; 223        ; 8        ; SE_A[16]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL25     ; 211        ; 8        ; SE_A[19]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL26     ; 207        ; 8        ; SE_D[23]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL27     ; 203        ; 8        ; SE_D[24]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL28     ; 199        ; 8        ; SE_D[25]              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL29     ; 193        ; 8        ; SE_A[5]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AL30     ; 180        ; 8        ; ^nCONFIG              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AL31     ; 176        ; 8        ; altera_reserved_tdi   ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; AL32     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AM2      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AM3      ;            ; 7        ; VCCIO7                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AM4      ; 357        ; 7        ; SDRAM_DQ[3]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM5      ; 345        ; 7        ; SDRAM_DQ[8]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM6      ; 341        ; 7        ; SDRAM_DQ[11]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM7      ; 337        ; 7        ; SDRAM_DQ[12]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM8      ; 333        ; 7        ; SDRAM_DQ[15]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM9      ; 325        ; 7        ; SDRAM_DQ[19]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM10     ; 309        ; 7        ; SDRAM_DQ[27]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM11     ; 304        ; 7        ; SDRAM_DQ[30]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM12     ; 301        ; 7        ; SDRAM_DQ[31]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM13     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AM14     ; 285        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AM15     ;            ; 7        ; VCCIO7                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AM16     ; 273        ; 7        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AM17     ; 271        ; 8        ; PLD_CLOCKINPUT[1]     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM18     ;            ; 8        ; VCCIO8                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AM19     ; 261        ; 12       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AM20     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AM21     ; 241        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AM22     ; 237        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AM23     ; 225        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AM24     ; 221        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AM25     ; 210        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AM26     ; 209        ; 8        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AM27     ; 201        ; 8        ; SE_A[1]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM28     ; 202        ; 8        ; SE_A[2]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM29     ; 194        ; 8        ; SE_A[6]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AM30     ;            ; 8        ; VCCIO8                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AM31     ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 548        ; 4        ; ^MSEL0                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ;            ;          ; TEMPDIODEn            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 551        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 557        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 561        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 567        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 573        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 577        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 590        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 608        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 609        ; 4        ; Display_7_Segment[7]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 625        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 623        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 635        ; 9        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 637        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 643        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 645        ; 11       ; ADC_CLK               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 652        ; 11       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 663        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 669        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 673        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 685        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 689        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B25      ; 693        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B26      ; 697        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B27      ; 709        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B28      ; 713        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B29      ; 719        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B30      ; 733        ; 3        ; ^nSTATUS              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B31      ; 734        ; 3        ; ^DCLK                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B32      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 5        ; VCCIO5                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ;            ; 4        ; VREFB4                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ; 544        ; 4        ; altera_reserved_tdo   ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; C4       ; 549        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 553        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 560        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 569        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 576        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 575        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 589        ; 4        ; Display_7_Segment[4]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 593        ; 4        ; Display_7_Segment[3]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 605        ; 4        ; Display_7_Segment[0]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 621        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ;            ; 4        ; VREFB4                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 633        ; 9        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 636        ; 9        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 642        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 647        ; 11       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ;            ; 3        ; VREFB3                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; C20      ; 664        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C21      ; 670        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 675        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 686        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 688        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C25      ; 702        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C26      ; 699        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C27      ; 715        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C28      ; 717        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C29      ; 721        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C30      ; 735        ; 3        ; ^nCE                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C31      ;            ; 3        ; VREFB3                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; C32      ;            ; 2        ; VCCIO2                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 539        ; 5        ; ADC_DATA[0]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 537        ; 5        ; ADC_DATA[1]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 543        ; 5        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; D4       ; 541        ; 5        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; D5       ; 550        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 558        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 565        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 583        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ;            ; 4        ; VREFB4                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D10      ; 592        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 595        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 607        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 624        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D14      ; 622        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 632        ; 9        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 634        ; 9        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ; 644        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 646        ; 11       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 661        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 665        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 678        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ; 677        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D23      ; 679        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D24      ;            ; 3        ; VREFB3                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 701        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D26      ; 696        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D27      ; 712        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D28      ; 720        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D29      ; 2          ; 2        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; D30      ; 0          ; 2        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; D31      ; 6          ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D32      ; 4          ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 531        ; 5        ; ADC_DATA[4]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 529        ; 5        ; ADC_DATA[5]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ; 535        ; 5        ; ADC_DATA[2]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 533        ; 5        ; ADC_DATA[3]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 552        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E6       ; 568        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 566        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 582        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 585        ; 4        ; Display_7_Segment[5]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E11      ; 599        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ;            ; 4        ; VCCIO4                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E13      ; 615        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E14      ; 617        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 631        ; 9        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ; 640        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E17      ; 654        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E18      ; 648        ; 11       ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ; 662        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E20      ; 667        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E21      ;            ; 3        ; VCCIO3                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E22      ; 681        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E23      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E24      ; 703        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E25      ; 705        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E26      ; 707        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E27      ; 704        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E28      ; 723        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E29      ; 10         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E30      ; 8          ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E31      ; 26         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E32      ; 24         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 523        ; 5        ; ADC_DATA[8]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 521        ; 5        ; ADC_DATA[9]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 527        ; 5        ; ADC_DATA[6]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 525        ; 5        ; ADC_DATA[7]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ;            ; 5        ; VREFB5                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ; 546        ; 4        ; ^MSEL1                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 584        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 581        ; 4        ; Display_7_Segment[6]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 587        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 597        ; 4        ; Display_7_Segment[2]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 601        ; 4        ; Display_7_Segment[1]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 614        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 613        ; 4        ; PLD_RECONFIGREQ_N     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 619        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 638        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 656        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 653        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ; 655        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F20      ; 660        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F21      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F22      ; 680        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F23      ; 683        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F24      ; 729        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F25      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F26      ;            ;          ; GNDA_PLL7             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F27      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F28      ;            ; 2        ; VREFB2                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F29      ; 14         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F30      ; 12         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F31      ; 30         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F32      ; 28         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 515        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 513        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 519        ; 5        ; ADC_DATA[10]          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 517        ; 5        ; ADC_DATA[11]          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GNDA_PLL10            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GNDA_PLL10            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; TEMPDIODEp            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G10      ; 598        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 600        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 603        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ; 616        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; VCCA_PLL5             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; GNDA_PLL5             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G17      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G18      ;            ;          ; GNDA_PLL11            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G19      ; 657        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G20      ; 659        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G21      ; 706        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G22      ; 724        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G23      ; 725        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G24      ; 731        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G25      ; 732        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G26      ;            ;          ; GNDA_PLL7             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G27      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G28      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G29      ; 18         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G30      ; 16         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G31      ; 34         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G32      ; 32         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 507        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 505        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCD_PLL10            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; VCCA_PLL10            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 545        ; 4        ; ^MSEL3                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ; 562        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 564        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 578        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 594        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ;            ;          ; VCCD_PLL5             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GNDA_PLL5             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H17      ;            ;          ; VCCA_PLL11            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H18      ;            ;          ; GNDA_PLL11            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H19      ; 658        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H20      ; 674        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H21      ; 690        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H22      ; 722        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H23      ; 727        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H24      ; 730        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H25      ;            ;          ; VCCD_PLL7             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H26      ;            ;          ; VCCA_PLL7             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H27      ; 7          ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H28      ; 5          ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H29      ; 22         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H30      ; 20         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H31      ; 38         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H32      ; 36         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 503        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 501        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 511        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 509        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ;            ; 5        ; VREFB5                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 542        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 540        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 538        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 536        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J10      ; 547        ; 4        ; ^MSEL2                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 572        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J12      ; 570        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J13      ; 586        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J14      ; 602        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 618        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J16      ;            ; 9        ; VCC_PLL5_OUT          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ;            ; 11       ; VCC_PLL11_OUT         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J18      ;            ;          ; VCCD_PLL11            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J19      ; 676        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J20      ; 684        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J21      ; 698        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J22      ; 714        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J23      ; 726        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J24      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J25      ; 736        ; 3        ; ^CONF_DONE            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J26      ; 11         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J27      ; 9          ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J28      ;            ; 2        ; VREFB2                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; J29      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J30      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J31      ; 42         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J32      ; 40         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 495        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 493        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 499        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 497        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 522        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 520        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 534        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 532        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ; 556        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K12      ; 580        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K13      ; 596        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K14      ; 610        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K15      ; 626        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K16      ; 630        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 629        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 649        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K19      ; 666        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K20      ; 682        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K21      ; 700        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K22      ; 716        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K23      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K24      ; 3          ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 1          ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 19         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K27      ; 17         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K28      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K29      ; 46         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K30      ; 44         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K31      ; 50         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K32      ; 48         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 479        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 477        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 491        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 489        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ; 518        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L6       ; 516        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 526        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 524        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ; 530        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 528        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ; 554        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L13      ; 588        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L14      ; 604        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L15      ; 612        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L16      ; 620        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L17      ; 628        ; 4        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L18      ; 650        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L19      ; 668        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L20      ; 692        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L21      ; 708        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L22      ; 728        ; 3        ; RESERVED_INPUT        ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L23      ; 15         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L24      ; 13         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 27         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ; 25         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L27      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L28      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L29      ; 54         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L30      ; 52         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L31      ; 66         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L32      ; 64         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 471        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 469        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 483        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 481        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ;            ; 5        ; VCCIO5                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M6       ; 506        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ; 504        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M8       ; 510        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M9       ; 508        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M10      ; 514        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M11      ; 512        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M12      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ; 4        ; VCCPD4                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ; 4        ; VCCPD4                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M16      ;            ; 4        ; VCCIO4                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M17      ;            ; 3        ; VCCIO3                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 3        ; VCCPD3                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M20      ;            ; 3        ; VCCPD3                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M22      ; 23         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 21         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 31         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 29         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ; 39         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M27      ; 37         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M28      ;            ; 2        ; VCCIO2                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M29      ; 62         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M30      ; 60         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M31      ; 74         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M32      ; 72         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N1       ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ; 475        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 473        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 487        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ; 485        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N6       ; 502        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ; 500        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N8       ; 498        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N9       ; 496        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; 5        ; VCCPD5                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ;            ; 2        ; VCCPD2                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N22      ; 35         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N23      ; 33         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 43         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 41         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N26      ; 47         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N27      ; 45         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N28      ; 58         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N29      ; 56         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N30      ; 70         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N31      ; 68         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N32      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P1       ; 463        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 461        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ;            ; 5        ; VREFB5                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ; 486        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ; 484        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 490        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 488        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ; 494        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P9       ; 492        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P10      ; 482        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P11      ; 480        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P12      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 59         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 57         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P26      ; 55         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P27      ; 53         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P28      ; 51         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P29      ; 49         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P30      ;            ; 2        ; VREFB2                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; P31      ; 78         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P32      ; 76         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ;            ; 5        ; VCCIO5                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R2       ; 467        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 465        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 474        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 472        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 478        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 476        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ;            ;          ; GNDA_PLL4             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; VCCA_PLL4             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R10      ; 470        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R11      ; 468        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R12      ;            ; 5        ; VCCPD5                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R21      ;            ; 2        ; VCCPD2                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R22      ; 67         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R23      ; 65         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R24      ; 71         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 69         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ; 63         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R27      ; 61         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R28      ; 75         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R29      ; 73         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R30      ; 82         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R31      ; 80         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R32      ;            ; 2        ; VCCIO2                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T1       ; 457        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 459        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 456        ; 5        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 458        ; 5        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T5       ; 466        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 464        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GNDA_PLL4             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCD_PLL4             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ; 462        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ; 460        ; 5        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T12      ;            ; 5        ; VCCIO5                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T21      ;            ; 2        ; VCCIO2                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T22      ; 83         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 81         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ;            ;          ; VCCA_PLL1             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T25      ;            ;          ; GNDA_PLL1             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T26      ;            ;          ; GNDA_PLL1             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T27      ; 79         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T28      ; 77         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T29      ; 85         ; 2        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T30      ; 87         ; 2        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T31      ; 84         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T32      ; 86         ; 2        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U1       ; 455        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 453        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 454        ; 6        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U4       ; 452        ; 6        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U5       ; 450        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 448        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ;            ;          ; VCCD_PLL3             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ;            ;          ; GNDA_PLL3             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ;            ;          ; VCCA_PLL3             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U10      ; 446        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ; 444        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U12      ;            ; 6        ; VCCIO6                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U21      ;            ; 1        ; VCCIO1                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U22      ; 95         ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 93         ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ;            ;          ; VCCD_PLL1             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U25      ;            ;          ; GNDA_PLL2             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U26      ;            ;          ; GNDA_PLL2             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U27      ; 99         ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U28      ; 97         ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U29      ; 91         ; 1        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U30      ; 89         ; 1        ; GND+                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U31      ; 90         ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U32      ; 88         ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ;            ; 6        ; VCCIO6                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V2       ; 451        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 449        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 434        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 432        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 438        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 436        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ;          ; GNDA_PLL3             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V9       ; 442        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V10      ; 440        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V11      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ; 6        ; VCCPD6                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V21      ;            ; 1        ; VCCPD1                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V22      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V23      ; 107        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 105        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ;            ;          ; VCCD_PLL2             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V26      ;            ;          ; VCCA_PLL2             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V27      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V28      ; 103        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V29      ; 101        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V30      ; 94         ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V31      ; 92         ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V32      ;            ; 1        ; VCCIO1                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W1       ; 447        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 445        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ;            ; 6        ; VREFB6                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ; 422        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 420        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ; 426        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W7       ; 424        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W8       ; 430        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W9       ; 428        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W10      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W22      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ;            ;          ; NC                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ; 119        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 117        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 115        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W27      ; 113        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W28      ; 111        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W29      ; 109        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W30      ;            ; 1        ; VREFB1                ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W31      ; 98         ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W32      ; 96         ; 1        ; FLASH_RW_N            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y2       ; 443        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 441        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 431        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 429        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ; 418        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y7       ; 416        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y8       ; 414        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y9       ; 412        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y10      ; 410        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y11      ; 408        ; 6        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y12      ;            ; 6        ; VCCPD6                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y14      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y17      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y19      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCINT                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; 1        ; VCCPD1                ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y22      ; 135        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 133        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 131        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 129        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 123        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y27      ; 121        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y28      ; 118        ; 1        ; FLASH_A[19]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y29      ; 116        ; 1        ; FLASH_A[18]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y30      ; 106        ; 1        ; FLASH_WP_N            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y31      ; 104        ; 1        ; RESERVED_INPUT        ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y32      ;            ;          ; GND                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------+
; PLL Summary                                                                    ;
+----------------------------------+---------------------------------------------+
; Name                             ; sdram_pll:inst5|altpll:altpll_component|pll ;
+----------------------------------+---------------------------------------------+
; PLL type                         ; Enhanced                                    ;
; PLL mode                         ; Normal                                      ;
; Feedback source                  ; --                                          ;
; Compensate clock                 ; clock0                                      ;
; Switchover type                  ; --                                          ;
; Switchover on loss of clock      ; --                                          ;
; Switchover counter               ; --                                          ;
; Self reset on gated loss of lock ; Off                                         ;
; Gate lock counter                ; 10000                                       ;
; Input frequency 0                ; 100.0 MHz                                   ;
; Input frequency 1                ; --                                          ;
; Nominal PFD frequency            ; 20.0 MHz                                    ;
; Nominal VCO frequency            ; 639.8 MHz                                   ;
; VCO post scale                   ; --                                          ;
; VCO multiply                     ; --                                          ;
; VCO divide                       ; --                                          ;
; Freq min lock                    ; 96.4 MHz                                    ;
; Freq max lock                    ; 162.6 MHz                                   ;
; M VCO Tap                        ; 2                                           ;
; M Initial                        ; 3                                           ;
; M value                          ; 32                                          ;
; N value                          ; 5                                           ;
; M2 value                         ; --                                          ;
; N2 value                         ; --                                          ;
; SS counter                       ; --                                          ;
; Downspread                       ; --                                          ;
; Spread frequency                 ; --                                          ;
; Charge pump current              ; 77 uA                                       ;
; Loop filter resistance           ; 1.500000 KOhm                               ;
; Loop filter capacitance          ; 5 pF                                        ;
; Bandwidth                        ; 1.37 MHz (1.1 MHz to 2.41 MHz)              ;
; Real time reconfigurable         ; Off                                         ;
; Scan chain MIF file              ; --                                          ;
; Preserve counter order           ; Off                                         ;
; PLL location                     ; PLL_6                                       ;
; Inclk0 signal                    ; PLD_CLOCKINPUT[1]                           ;
; Inclk1 signal                    ; --                                          ;
; Inclk0 signal type               ; Dedicated Pin                               ;
; Inclk1 signal type               ; --                                          ;
+----------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                ;
+-----------------------------------------------+--------------+------+-----+------------------+-----------------+------------+---------+---------------+--------------+---------------+---------+---------+
; Name                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ;
+-----------------------------------------------+--------------+------+-----+------------------+-----------------+------------+---------+---------------+--------------+---------------+---------+---------+
; sdram_pll:inst5|altpll:altpll_component|_clk0 ; clock0       ; 8    ; 5   ; 160.0 MHz        ; 0 (0 ps)        ; 50/50      ; C0      ; 4             ; 2/2 Even     ; --            ; 3       ; 2       ;
; sdram_pll:inst5|altpll:altpll_component|_clk1 ; clock1       ; 8    ; 5   ; 160.0 MHz        ; -203 (-3516 ps) ; 50/50      ; C3      ; 4             ; 2/2 Even     ; --            ; 1       ; 0       ;
; sdram_pll:inst5|altpll:altpll_component|_clk2 ; clock2       ; 1    ; 10  ; 10.0 MHz         ; 0 (0 ps)        ; 50/50      ; C2      ; 64            ; 32/32 Even   ; --            ; 3       ; 2       ;
; sdram_pll:inst5|altpll:altpll_component|_clk3 ; clock3       ; 1    ; 40  ; 2.5 MHz          ; 0 (0 ps)        ; 50/50      ; C1      ; 256           ; 128/128 Even ; --            ; 3       ; 2       ;
+-----------------------------------------------+--------------+------+-----+------------------+-----------------+------------+---------+---------------+--------------+---------------+---------+---------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; HyperTransport                   ; 0 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.2-V HSTL                       ; 0 pF  ; Not Available                      ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; Differential 1.2-V HSTL          ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                            ; Combinational ALUTs ; ALMs        ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                                                                                                                                                           ; Library Name ;
;                                                                                                                                                       ;                     ;             ;                           ;               ;                   ;       ;      ;        ;              ;         ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                                                                                                                                                               ;              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |standard                                                                                                                                             ; 5990 (1)            ; 4259 (1)    ; 4158 (0)                  ; 297 (297)     ; 1973504           ; 2     ; 228  ; 2      ; 8            ; 0       ; 0         ; 1         ; 188  ; 0            ; 2726 (1)                       ; 1323 (0)           ; 2835 (0)                      ; |standard                                                                                                                                                                                                                                     ; work         ;
;    |sdram_pll:inst5|                                                                                                                                  ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|sdram_pll:inst5                                                                                                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                                                                                                                       ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|sdram_pll:inst5|altpll:altpll_component                                                                                                                                                                                             ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                                                             ; 79 (26)             ; 59 (15)     ; 68 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (13)                        ; 14 (1)             ; 54 (11)                       ; |standard|sld_hub:sld_hub_inst                                                                                                                                                                                                                ; work         ;
;       |lpm_decode:instruction_decoder|                                                                                                                ; 5 (0)               ; 3 (0)       ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (0)                         ; |standard|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                                                 ; work         ;
;          |decode_cpi:auto_generated|                                                                                                                  ; 5 (5)               ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |standard|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated                                                                                                                                                       ; work         ;
;       |lpm_shiftreg:jtag_ir_register|                                                                                                                 ; 0 (0)               ; 6 (6)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 9 (9)              ; 1 (1)                         ; |standard|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                                                  ; work         ;
;       |sld_dffex:BROADCAST|                                                                                                                           ; 2 (2)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |standard|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                                            ; work         ;
;       |sld_dffex:IRF_ENA_0|                                                                                                                           ; 0 (0)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |standard|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                                            ; work         ;
;       |sld_dffex:IRF_ENA|                                                                                                                             ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |standard|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                                              ; work         ;
;       |sld_dffex:IRSR|                                                                                                                                ; 8 (8)               ; 6 (6)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 7 (7)                         ; |standard|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                                                 ; work         ;
;       |sld_dffex:RESET|                                                                                                                               ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |standard|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                                                ; work         ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                                                                                                      ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                                                       ; work         ;
;       |sld_dffex:\GEN_IRF:2:IRF|                                                                                                                      ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF                                                                                                                                                                                       ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                                                                                                             ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                                              ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|                                                                                                             ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF                                                                                                                                                                              ; work         ;
;       |sld_jtag_state_machine:jtag_state_machine|                                                                                                     ; 19 (19)             ; 13 (13)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 18 (18)                       ; |standard|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                                                      ; work         ;
;       |sld_rom_sr:HUB_INFO_REG|                                                                                                                       ; 17 (17)             ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 9 (9)                         ; |standard|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                                                        ; work         ;
;    |std_2s60:inst|                                                                                                                                    ; 5910 (1)            ; 4202 (1)    ; 4090 (0)                  ; 0 (0)         ; 1973504           ; 2     ; 228  ; 2      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 2705 (1)                       ; 1309 (0)           ; 2781 (0)                      ; |standard|std_2s60:inst                                                                                                                                                                                                                       ; work         ;
;       |ad_buf:the_ad_buf|                                                                                                                             ; 276 (0)             ; 241 (0)     ; 298 (0)                   ; 0 (0)         ; 327680            ; 0     ; 80   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 88 (0)                         ; 123 (0)            ; 176 (0)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf                                                                                                                                                                                                     ; work         ;
;          |adBUF:the_adBUF|                                                                                                                            ; 276 (19)            ; 241 (56)    ; 298 (77)                  ; 0 (0)         ; 327680            ; 0     ; 80   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 88 (3)                         ; 123 (63)           ; 176 (14)                      ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF                                                                                                                                                                                     ; work         ;
;             |adFIFO:crossclk|                                                                                                                         ; 84 (0)              ; 80 (0)      ; 117 (0)                   ; 0 (0)         ; 65536             ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (0)                         ; 58 (0)             ; 59 (0)                        ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk                                                                                                                                                                     ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                              ; 84 (0)              ; 80 (0)      ; 117 (0)                   ; 0 (0)         ; 65536             ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (0)                         ; 58 (0)             ; 59 (0)                        ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component                                                                                                                                             ; work         ;
;                   |dcfifo_rtk1:auto_generated|                                                                                                        ; 84 (7)              ; 80 (16)     ; 117 (29)                  ; 0 (0)         ; 65536             ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (5)                         ; 58 (20)            ; 59 (2)                        ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated                                                                                                                  ; work         ;
;                      |a_graycounter_g3c:wrptr_gp|                                                                                                     ; 15 (15)             ; 12 (12)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 13 (13)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|a_graycounter_g3c:wrptr_gp                                                                                       ; work         ;
;                      |a_graycounter_h3c:wrptr_g1p|                                                                                                    ; 15 (15)             ; 10 (10)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 13 (13)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|a_graycounter_h3c:wrptr_g1p                                                                                      ; work         ;
;                      |a_graycounter_sa6:rdptr_g1p|                                                                                                    ; 18 (18)             ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 13 (13)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|a_graycounter_sa6:rdptr_g1p                                                                                      ; work         ;
;                      |alt_synch_pipe_iv7:rs_dgwp|                                                                                                     ; 0 (0)               ; 20 (0)      ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 20 (0)             ; 4 (0)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|alt_synch_pipe_iv7:rs_dgwp                                                                                       ; work         ;
;                         |dffpipe_c09:dffpipe12|                                                                                                       ; 0 (0)               ; 20 (20)     ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 20 (20)            ; 4 (4)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_c09:dffpipe12                                                                 ; work         ;
;                      |alt_synch_pipe_jv7:ws_dgrp|                                                                                                     ; 0 (0)               ; 20 (0)      ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 18 (0)             ; 6 (0)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|alt_synch_pipe_jv7:ws_dgrp                                                                                       ; work         ;
;                         |dffpipe_d09:dffpipe15|                                                                                                       ; 0 (0)               ; 20 (20)     ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 18 (18)            ; 6 (6)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_d09:dffpipe15                                                                 ; work         ;
;                      |altsyncram_jm01:fifo_ram|                                                                                                       ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536             ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|altsyncram_jm01:fifo_ram                                                                                         ; work         ;
;                      |dffpipe_c2e:rdaclr|                                                                                                             ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|dffpipe_c2e:rdaclr                                                                                               ; work         ;
;                      |mux_3v7:rdemp_eq_comp_lsb_mux|                                                                                                  ; 7 (7)               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 4 (4)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|mux_3v7:rdemp_eq_comp_lsb_mux                                                                                    ; work         ;
;                      |mux_3v7:rdemp_eq_comp_msb_mux|                                                                                                  ; 7 (7)               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 5 (5)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|mux_3v7:rdemp_eq_comp_msb_mux                                                                                    ; work         ;
;                      |mux_3v7:wrfull_eq_comp_lsb_mux|                                                                                                 ; 7 (7)               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 4 (4)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|mux_3v7:wrfull_eq_comp_lsb_mux                                                                                   ; work         ;
;                      |mux_3v7:wrfull_eq_comp_msb_mux|                                                                                                 ; 7 (7)               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 4 (4)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|mux_3v7:wrfull_eq_comp_msb_mux                                                                                   ; work         ;
;             |swBUF:buf0|                                                                                                                              ; 95 (0)              ; 57 (0)      ; 52 (0)                    ; 0 (0)         ; 131072            ; 0     ; 32   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 38 (0)                         ; 1 (0)              ; 51 (0)                        ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0                                                                                                                                                                          ; work         ;
;                |scfifo:scfifo_component|                                                                                                              ; 95 (0)              ; 57 (0)      ; 52 (0)                    ; 0 (0)         ; 131072            ; 0     ; 32   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 38 (0)                         ; 1 (0)              ; 51 (0)                        ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component                                                                                                                                                  ; work         ;
;                   |scfifo_dd31:auto_generated|                                                                                                        ; 95 (0)              ; 57 (0)      ; 52 (0)                    ; 0 (0)         ; 131072            ; 0     ; 32   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 38 (0)                         ; 1 (0)              ; 51 (0)                        ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated                                                                                                                       ; work         ;
;                      |a_dpfifo_s431:dpfifo|                                                                                                           ; 95 (57)             ; 57 (38)     ; 52 (17)                   ; 0 (0)         ; 131072            ; 0     ; 32   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 38 (35)                        ; 1 (1)              ; 51 (16)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo                                                                                                  ; work         ;
;                         |altsyncram_p4e1:FIFOram|                                                                                                     ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072            ; 0     ; 32   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|altsyncram_p4e1:FIFOram                                                                          ; work         ;
;                         |cntr_887:usedw_counter|                                                                                                      ; 13 (13)             ; 7 (7)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 12 (12)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_887:usedw_counter                                                                           ; work         ;
;                         |cntr_r7b:rd_ptr_msb|                                                                                                         ; 12 (12)             ; 7 (7)       ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 11 (11)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_r7b:rd_ptr_msb                                                                              ; work         ;
;                         |cntr_s7b:wr_ptr|                                                                                                             ; 14 (14)             ; 7 (7)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 12 (12)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_s7b:wr_ptr                                                                                  ; work         ;
;             |swBUF:buf1|                                                                                                                              ; 79 (0)              ; 50 (0)      ; 52 (0)                    ; 0 (0)         ; 131072            ; 0     ; 32   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (0)                         ; 1 (0)              ; 52 (0)                        ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1                                                                                                                                                                          ; work         ;
;                |scfifo:scfifo_component|                                                                                                              ; 79 (0)              ; 50 (0)      ; 52 (0)                    ; 0 (0)         ; 131072            ; 0     ; 32   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (0)                         ; 1 (0)              ; 52 (0)                        ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component                                                                                                                                                  ; work         ;
;                   |scfifo_dd31:auto_generated|                                                                                                        ; 79 (0)              ; 50 (0)      ; 52 (0)                    ; 0 (0)         ; 131072            ; 0     ; 32   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (0)                         ; 1 (0)              ; 52 (0)                        ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated                                                                                                                       ; work         ;
;                      |a_dpfifo_s431:dpfifo|                                                                                                           ; 79 (41)             ; 50 (30)     ; 52 (17)                   ; 0 (0)         ; 131072            ; 0     ; 32   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (21)                        ; 1 (1)              ; 52 (17)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo                                                                                                  ; work         ;
;                         |altsyncram_p4e1:FIFOram|                                                                                                     ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072            ; 0     ; 32   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|altsyncram_p4e1:FIFOram                                                                          ; work         ;
;                         |cntr_887:usedw_counter|                                                                                                      ; 13 (13)             ; 7 (7)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 12 (12)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_887:usedw_counter                                                                           ; work         ;
;                         |cntr_r7b:rd_ptr_msb|                                                                                                         ; 12 (12)             ; 7 (7)       ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 11 (11)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_r7b:rd_ptr_msb                                                                              ; work         ;
;                         |cntr_s7b:wr_ptr|                                                                                                             ; 14 (14)             ; 7 (7)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 12 (12)                       ; |standard|std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_s7b:wr_ptr                                                                                  ; work         ;
;       |ad_buf_s1_arbitrator:the_ad_buf_s1|                                                                                                            ; 31 (31)             ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 5 (5)              ; 12 (12)                       ; |standard|std_2s60:inst|ad_buf_s1_arbitrator:the_ad_buf_s1                                                                                                                                                                                    ; work         ;
;       |cpu:the_cpu|                                                                                                                                   ; 1586 (1406)         ; 1342 (1183) ; 1227 (1045)               ; 0 (0)         ; 1120512           ; 0     ; 20   ; 2      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 916 (847)                      ; 589 (505)          ; 638 (537)                     ; |standard|std_2s60:inst|cpu:the_cpu                                                                                                                                                                                                           ; work         ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                                             ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 524288            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                               ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 524288            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                  ; work         ;
;                |altsyncram_lqh1:auto_generated|                                                                                                       ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 524288            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_lqh1:auto_generated                                                                                                                   ; work         ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                                               ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576             ; 0     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                               ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576             ; 0     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                    ; work         ;
;                |altsyncram_aqh1:auto_generated|                                                                                                       ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576             ; 0     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_aqh1:auto_generated                                                                                                                     ; work         ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                        ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                               ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                              ; work         ;
;                |altsyncram_87f1:auto_generated|                                                                                                       ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated                                                                                                               ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                             ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 524288            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                               ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 524288            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                  ; work         ;
;                |altsyncram_hae1:auto_generated|                                                                                                       ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 524288            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_hae1:auto_generated                                                                                                                   ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                               ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                               ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                    ; work         ;
;                |altsyncram_5fi1:auto_generated|                                                                                                       ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated                                                                                                                     ; work         ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                            ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                           ; work         ;
;             |altmult_add:the_altmult_add|                                                                                                             ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add                                                                                                                                               ; work         ;
;                |mult_add_1f82:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated                                                                                                                  ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                            ; 171 (37)            ; 154 (32)    ; 182 (0)                   ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (34)                        ; 84 (0)             ; 100 (2)                       ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                           ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                                         ; 60 (0)              ; 74 (0)      ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (0)                         ; 51 (0)             ; 44 (0)                        ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                           ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                                        ; 5 (5)               ; 44 (44)     ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 45 (45)            ; 4 (4)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                             ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                              ; 51 (51)             ; 42 (42)     ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 6 (6)              ; 40 (40)                       ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                   ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                                     ; 4 (0)               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 1 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                          ; work         ;
;                   |sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|                                                                                  ; 4 (4)               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 1 (1)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst         ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                                           ; 10 (10)             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 5 (5)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                             ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                             ; 2 (2)               ; 26 (26)     ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 31 (31)            ; 2 (2)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                               ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                             ; 6 (6)               ; 6 (6)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 6 (6)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                               ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                                   ; 57 (57)             ; 40 (40)     ; 44 (44)                   ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 1 (1)              ; 43 (43)                       ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                     ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                          ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                ; work         ;
;                      |altsyncram_s892:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_s892:auto_generated ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                             ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                               ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                  ; work         ;
;                |altsyncram_oah1:auto_generated|                                                                                                       ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_oah1:auto_generated                                                                                                   ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                             ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                               ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                  ; work         ;
;                |altsyncram_pah1:auto_generated|                                                                                                       ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_pah1:auto_generated                                                                                                   ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                                          ; 10 (10)             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 1 (1)                         ; |standard|std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                         ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                                ; 253 (253)           ; 203 (203)   ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 118 (118)                      ; 1 (1)              ; 108 (108)                     ; |standard|std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                        ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                                  ; 165 (165)           ; 139 (139)   ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 92 (92)                        ; 1 (1)              ; 59 (59)                       ; |standard|std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                          ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                                    ; 75 (75)             ; 56 (56)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 26 (26)                        ; 6 (6)              ; 48 (48)                       ; |standard|std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                            ; work         ;
;       |ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|                                                                          ; 97 (97)             ; 71 (71)     ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 53 (53)                        ; 10 (10)            ; 38 (38)                       ; |standard|std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave                                                                                                                                                  ; work         ;
;       |ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|                                                                              ; 285 (285)           ; 200 (200)   ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 119 (119)                      ; 20 (20)            ; 146 (146)                     ; |standard|std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave                                                                                                                                                      ; work         ;
;       |high_res_timer:the_high_res_timer|                                                                                                             ; 117 (117)           ; 90 (90)     ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)                        ; 43 (43)            ; 77 (77)                       ; |standard|std_2s60:inst|high_res_timer:the_high_res_timer                                                                                                                                                                                     ; work         ;
;       |high_res_timer_s1_arbitrator:the_high_res_timer_s1|                                                                                            ; 2 (2)               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |standard|std_2s60:inst|high_res_timer_s1_arbitrator:the_high_res_timer_s1                                                                                                                                                                    ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                                                       ; 116 (32)            ; 101 (23)    ; 107 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (15)                        ; 35 (4)             ; 79 (16)                       ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart                                                                                                                                                                                               ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                              ; 36 (36)             ; 50 (50)     ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 31 (31)            ; 23 (23)                       ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                 ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                                  ; 25 (0)              ; 15 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                     ; work         ;
;             |scfifo:rfifo|                                                                                                                            ; 25 (0)              ; 15 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                        ; work         ;
;                |scfifo_7o21:auto_generated|                                                                                                           ; 25 (0)              ; 15 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated                                                                                                             ; work         ;
;                   |a_dpfifo_au21:dpfifo|                                                                                                              ; 25 (0)              ; 15 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo                                                                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                        ; 13 (7)              ; 9 (6)       ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 8 (2)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state                                                                ; work         ;
;                         |cntr_tk7:count_usedw|                                                                                                        ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw                                           ; work         ;
;                      |cntr_hkb:rd_ptr_count|                                                                                                          ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:rd_ptr_count                                                                  ; work         ;
;                      |cntr_hkb:wr_ptr|                                                                                                                ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:wr_ptr                                                                        ; work         ;
;                      |dpram_7i21:FIFOram|                                                                                                             ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram                                                                     ; work         ;
;                         |altsyncram_bul1:altsyncram2|                                                                                                 ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2                                         ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                                  ; 24 (0)              ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                     ; work         ;
;             |scfifo:wfifo|                                                                                                                            ; 24 (0)              ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                        ; work         ;
;                |scfifo_7o21:auto_generated|                                                                                                           ; 24 (0)              ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated                                                                                                             ; work         ;
;                   |a_dpfifo_au21:dpfifo|                                                                                                              ; 24 (0)              ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo                                                                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                        ; 12 (6)              ; 8 (5)       ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 8 (2)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state                                                                ; work         ;
;                         |cntr_tk7:count_usedw|                                                                                                        ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw                                           ; work         ;
;                      |cntr_hkb:rd_ptr_count|                                                                                                          ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:rd_ptr_count                                                                  ; work         ;
;                      |cntr_hkb:wr_ptr|                                                                                                                ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:wr_ptr                                                                        ; work         ;
;                      |dpram_7i21:FIFOram|                                                                                                             ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram                                                                     ; work         ;
;                         |altsyncram_bul1:altsyncram2|                                                                                                 ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2                                         ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                                        ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |standard|std_2s60:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                ; work         ;
;       |onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|                                                                                                 ; 58 (0)              ; 44 (0)      ; 2 (0)                     ; 0 (0)         ; 524288            ; 0     ; 128  ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (0)                         ; 2 (0)              ; 4 (0)                         ; |standard|std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes                                                                                                                                                                         ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                                  ; 58 (0)              ; 44 (0)      ; 2 (0)                     ; 0 (0)         ; 524288            ; 0     ; 128  ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (0)                         ; 2 (0)              ; 4 (0)                         ; |standard|std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram                                                                                                                                               ; work         ;
;             |altsyncram_oge1:auto_generated|                                                                                                          ; 58 (0)              ; 44 (2)      ; 2 (2)                     ; 0 (0)         ; 524288            ; 0     ; 128  ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (0)                         ; 2 (2)              ; 4 (0)                         ; |standard|std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated                                                                                                                ; work         ;
;                |decode_6pa:decode3|                                                                                                                   ; 8 (8)               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 1 (1)                         ; |standard|std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:decode3                                                                                             ; work         ;
;                |decode_6pa:deep_decode|                                                                                                               ; 4 (4)               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:deep_decode                                                                                         ; work         ;
;                |mux_3lb:mux2|                                                                                                                         ; 47 (47)             ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (30)                        ; 0 (0)              ; 3 (3)                         ; |standard|std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|mux_3lb:mux2                                                                                                   ; work         ;
;       |onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|                                                                                ; 76 (76)             ; 66 (66)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (23)                        ; 5 (5)              ; 52 (52)                       ; |standard|std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1                                                                                                                                                        ; work         ;
;       |reconfig_request_pio:the_reconfig_request_pio|                                                                                                 ; 3 (3)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |standard|std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio                                                                                                                                                                         ; work         ;
;       |reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|                                                                                ; 2 (2)               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |standard|std_2s60:inst|reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1                                                                                                                                                        ; work         ;
;       |sdram:the_sdram|                                                                                                                               ; 361 (294)           ; 252 (185)   ; 288 (163)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 117 (104)                      ; 68 (11)            ; 220 (165)                     ; |standard|std_2s60:inst|sdram:the_sdram                                                                                                                                                                                                       ; work         ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                                                      ; 67 (67)             ; 92 (92)     ; 125 (125)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)                        ; 57 (57)            ; 68 (68)                       ; |standard|std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                 ; work         ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                                                              ; 141 (90)            ; 103 (72)    ; 44 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (44)                        ; 6 (5)              ; 72 (41)                       ; |standard|std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                      ; work         ;
;          |rdv_fifo_for_std_2s60_burst_15_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_15_downstream_to_sdram_s1|                         ; 26 (26)             ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 1 (1)              ; 18 (18)                       ; |standard|std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_std_2s60_burst_15_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_15_downstream_to_sdram_s1                                                                   ; work         ;
;          |rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1|                         ; 26 (26)             ; 23 (23)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 0 (0)              ; 20 (20)                       ; |standard|std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1                                                                   ; work         ;
;       |std_2s60_burst_0:the_std_2s60_burst_0|                                                                                                         ; 36 (36)             ; 36 (36)     ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)                        ; 12 (12)            ; 26 (26)                       ; |standard|std_2s60:inst|std_2s60_burst_0:the_std_2s60_burst_0                                                                                                                                                                                 ; work         ;
;       |std_2s60_burst_0_downstream_arbitrator:the_std_2s60_burst_0_downstream|                                                                        ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_0_downstream_arbitrator:the_std_2s60_burst_0_downstream                                                                                                                                                ; work         ;
;       |std_2s60_burst_0_upstream_arbitrator:the_std_2s60_burst_0_upstream|                                                                            ; 42 (20)             ; 30 (16)     ; 19 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (12)                        ; 1 (0)              ; 19 (6)                        ; |standard|std_2s60:inst|std_2s60_burst_0_upstream_arbitrator:the_std_2s60_burst_0_upstream                                                                                                                                                    ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_0_upstream_module:burstcount_fifo_for_std_2s60_burst_0_upstream|                                         ; 7 (7)               ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 5 (5)                         ; |standard|std_2s60:inst|std_2s60_burst_0_upstream_arbitrator:the_std_2s60_burst_0_upstream|burstcount_fifo_for_std_2s60_burst_0_upstream_module:burstcount_fifo_for_std_2s60_burst_0_upstream                                                 ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_0_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_0_upstream|   ; 15 (15)             ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 8 (8)                         ; |standard|std_2s60:inst|std_2s60_burst_0_upstream_arbitrator:the_std_2s60_burst_0_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_0_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_0_upstream           ; work         ;
;       |std_2s60_burst_10:the_std_2s60_burst_10|                                                                                                       ; 9 (9)               ; 40 (40)     ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 23 (23)            ; 18 (18)                       ; |standard|std_2s60:inst|std_2s60_burst_10:the_std_2s60_burst_10                                                                                                                                                                               ; work         ;
;       |std_2s60_burst_10_downstream_arbitrator:the_std_2s60_burst_10_downstream|                                                                      ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_10_downstream_arbitrator:the_std_2s60_burst_10_downstream                                                                                                                                              ; work         ;
;       |std_2s60_burst_10_upstream_arbitrator:the_std_2s60_burst_10_upstream|                                                                          ; 42 (19)             ; 26 (13)     ; 19 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (11)                        ; 0 (0)              ; 19 (6)                        ; |standard|std_2s60:inst|std_2s60_burst_10_upstream_arbitrator:the_std_2s60_burst_10_upstream                                                                                                                                                  ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_10_upstream_module:burstcount_fifo_for_std_2s60_burst_10_upstream|                                       ; 7 (7)               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 6 (6)                         ; |standard|std_2s60:inst|std_2s60_burst_10_upstream_arbitrator:the_std_2s60_burst_10_upstream|burstcount_fifo_for_std_2s60_burst_10_upstream_module:burstcount_fifo_for_std_2s60_burst_10_upstream                                             ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream|               ; 16 (16)             ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 0 (0)              ; 8 (8)                         ; |standard|std_2s60:inst|std_2s60_burst_10_upstream_arbitrator:the_std_2s60_burst_10_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream                     ; work         ;
;       |std_2s60_burst_11:the_std_2s60_burst_11|                                                                                                       ; 10 (10)             ; 34 (34)     ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 20 (20)            ; 18 (18)                       ; |standard|std_2s60:inst|std_2s60_burst_11:the_std_2s60_burst_11                                                                                                                                                                               ; work         ;
;       |std_2s60_burst_11_downstream_arbitrator:the_std_2s60_burst_11_downstream|                                                                      ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_11_downstream_arbitrator:the_std_2s60_burst_11_downstream                                                                                                                                              ; work         ;
;       |std_2s60_burst_11_upstream_arbitrator:the_std_2s60_burst_11_upstream|                                                                          ; 42 (19)             ; 31 (15)     ; 19 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 21 (12)                        ; 2 (0)              ; 17 (5)                        ; |standard|std_2s60:inst|std_2s60_burst_11_upstream_arbitrator:the_std_2s60_burst_11_upstream                                                                                                                                                  ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_11_upstream_module:burstcount_fifo_for_std_2s60_burst_11_upstream|                                       ; 7 (7)               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 2 (2)              ; 4 (4)                         ; |standard|std_2s60:inst|std_2s60_burst_11_upstream_arbitrator:the_std_2s60_burst_11_upstream|burstcount_fifo_for_std_2s60_burst_11_upstream_module:burstcount_fifo_for_std_2s60_burst_11_upstream                                             ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream|               ; 16 (16)             ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 0 (0)              ; 8 (8)                         ; |standard|std_2s60:inst|std_2s60_burst_11_upstream_arbitrator:the_std_2s60_burst_11_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream                     ; work         ;
;       |std_2s60_burst_12:the_std_2s60_burst_12|                                                                                                       ; 8 (8)               ; 34 (34)     ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 21 (21)            ; 20 (20)                       ; |standard|std_2s60:inst|std_2s60_burst_12:the_std_2s60_burst_12                                                                                                                                                                               ; work         ;
;       |std_2s60_burst_12_downstream_arbitrator:the_std_2s60_burst_12_downstream|                                                                      ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |standard|std_2s60:inst|std_2s60_burst_12_downstream_arbitrator:the_std_2s60_burst_12_downstream                                                                                                                                              ; work         ;
;       |std_2s60_burst_12_upstream_arbitrator:the_std_2s60_burst_12_upstream|                                                                          ; 42 (19)             ; 31 (14)     ; 19 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (12)                        ; 1 (0)              ; 18 (5)                        ; |standard|std_2s60:inst|std_2s60_burst_12_upstream_arbitrator:the_std_2s60_burst_12_upstream                                                                                                                                                  ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_12_upstream_module:burstcount_fifo_for_std_2s60_burst_12_upstream|                                       ; 7 (7)               ; 5 (5)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 5 (5)                         ; |standard|std_2s60:inst|std_2s60_burst_12_upstream_arbitrator:the_std_2s60_burst_12_upstream|burstcount_fifo_for_std_2s60_burst_12_upstream_module:burstcount_fifo_for_std_2s60_burst_12_upstream                                             ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream|               ; 16 (16)             ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 0 (0)              ; 8 (8)                         ; |standard|std_2s60:inst|std_2s60_burst_12_upstream_arbitrator:the_std_2s60_burst_12_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream                     ; work         ;
;       |std_2s60_burst_13:the_std_2s60_burst_13|                                                                                                       ; 7 (7)               ; 8 (8)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 3 (3)              ; 7 (7)                         ; |standard|std_2s60:inst|std_2s60_burst_13:the_std_2s60_burst_13                                                                                                                                                                               ; work         ;
;       |std_2s60_burst_13_downstream_arbitrator:the_std_2s60_burst_13_downstream|                                                                      ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_13_downstream_arbitrator:the_std_2s60_burst_13_downstream                                                                                                                                              ; work         ;
;       |std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|                                                                          ; 43 (23)             ; 27 (15)     ; 19 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 21 (15)                        ; 0 (0)              ; 19 (5)                        ; |standard|std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream                                                                                                                                                  ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_13_upstream_module:burstcount_fifo_for_std_2s60_burst_13_upstream|                                       ; 6 (6)               ; 4 (4)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |standard|std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|burstcount_fifo_for_std_2s60_burst_13_upstream_module:burstcount_fifo_for_std_2s60_burst_13_upstream                                             ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream|               ; 15 (15)             ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 8 (8)                         ; |standard|std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream                     ; work         ;
;       |std_2s60_burst_14:the_std_2s60_burst_14|                                                                                                       ; 8 (8)               ; 8 (8)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 2 (2)              ; 7 (7)                         ; |standard|std_2s60:inst|std_2s60_burst_14:the_std_2s60_burst_14                                                                                                                                                                               ; work         ;
;       |std_2s60_burst_14_downstream_arbitrator:the_std_2s60_burst_14_downstream|                                                                      ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_14_downstream_arbitrator:the_std_2s60_burst_14_downstream                                                                                                                                              ; work         ;
;       |std_2s60_burst_14_upstream_arbitrator:the_std_2s60_burst_14_upstream|                                                                          ; 47 (24)             ; 32 (19)     ; 19 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (16)                        ; 1 (0)              ; 19 (6)                        ; |standard|std_2s60:inst|std_2s60_burst_14_upstream_arbitrator:the_std_2s60_burst_14_upstream                                                                                                                                                  ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_14_upstream_module:burstcount_fifo_for_std_2s60_burst_14_upstream|                                       ; 7 (7)               ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 5 (5)                         ; |standard|std_2s60:inst|std_2s60_burst_14_upstream_arbitrator:the_std_2s60_burst_14_upstream|burstcount_fifo_for_std_2s60_burst_14_upstream_module:burstcount_fifo_for_std_2s60_burst_14_upstream                                             ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream|               ; 16 (16)             ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 0 (0)              ; 8 (8)                         ; |standard|std_2s60:inst|std_2s60_burst_14_upstream_arbitrator:the_std_2s60_burst_14_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream                     ; work         ;
;       |std_2s60_burst_15:the_std_2s60_burst_15|                                                                                                       ; 36 (36)             ; 47 (47)     ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)                        ; 25 (25)            ; 39 (39)                       ; |standard|std_2s60:inst|std_2s60_burst_15:the_std_2s60_burst_15                                                                                                                                                                               ; work         ;
;       |std_2s60_burst_15_downstream_arbitrator:the_std_2s60_burst_15_downstream|                                                                      ; 2 (2)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_15_downstream_arbitrator:the_std_2s60_burst_15_downstream                                                                                                                                              ; work         ;
;       |std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|                                                                          ; 99 (20)             ; 57 (13)     ; 56 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (13)                        ; 0 (0)              ; 56 (5)                        ; |standard|std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream                                                                                                                                                  ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream|                                       ; 36 (36)             ; 20 (20)     ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 0 (0)              ; 27 (27)                       ; |standard|std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream                                             ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_15_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_15_upstream| ; 43 (43)             ; 26 (26)     ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)                        ; 0 (0)              ; 24 (24)                       ; |standard|std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_15_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_15_upstream       ; work         ;
;       |std_2s60_burst_16:the_std_2s60_burst_16|                                                                                                       ; 94 (94)             ; 101 (101)   ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (34)                        ; 45 (45)            ; 68 (68)                       ; |standard|std_2s60:inst|std_2s60_burst_16:the_std_2s60_burst_16                                                                                                                                                                               ; work         ;
;       |std_2s60_burst_16_downstream_arbitrator:the_std_2s60_burst_16_downstream|                                                                      ; 3 (3)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_16_downstream_arbitrator:the_std_2s60_burst_16_downstream                                                                                                                                              ; work         ;
;       |std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|                                                                          ; 114 (31)            ; 71 (20)     ; 56 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 53 (20)                        ; 5 (0)              ; 55 (9)                        ; |standard|std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream                                                                                                                                                  ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream|                                       ; 37 (37)             ; 22 (22)     ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 1 (1)              ; 26 (26)                       ; |standard|std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream                                             ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream|               ; 46 (46)             ; 31 (31)     ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (24)                        ; 4 (4)              ; 20 (20)                       ; |standard|std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream                     ; work         ;
;       |std_2s60_burst_17:the_std_2s60_burst_17|                                                                                                       ; 53 (53)             ; 35 (35)     ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)                        ; 5 (5)              ; 17 (17)                       ; |standard|std_2s60:inst|std_2s60_burst_17:the_std_2s60_burst_17                                                                                                                                                                               ; work         ;
;       |std_2s60_burst_17_downstream_arbitrator:the_std_2s60_burst_17_downstream|                                                                      ; 3 (3)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_17_downstream_arbitrator:the_std_2s60_burst_17_downstream                                                                                                                                              ; work         ;
;       |std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|                                                                          ; 56 (24)             ; 36 (17)     ; 24 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (16)                        ; 2 (0)              ; 23 (6)                        ; |standard|std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream                                                                                                                                                  ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_17_upstream_module:burstcount_fifo_for_std_2s60_burst_17_upstream|                                       ; 13 (13)             ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 2 (2)              ; 7 (7)                         ; |standard|std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|burstcount_fifo_for_std_2s60_burst_17_upstream_module:burstcount_fifo_for_std_2s60_burst_17_upstream                                             ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream|               ; 20 (20)             ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 10 (10)                       ; |standard|std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream                     ; work         ;
;       |std_2s60_burst_18:the_std_2s60_burst_18|                                                                                                       ; 26 (26)             ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 0 (0)              ; 16 (16)                       ; |standard|std_2s60:inst|std_2s60_burst_18:the_std_2s60_burst_18                                                                                                                                                                               ; work         ;
;       |std_2s60_burst_18_downstream_arbitrator:the_std_2s60_burst_18_downstream|                                                                      ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_18_downstream_arbitrator:the_std_2s60_burst_18_downstream                                                                                                                                              ; work         ;
;       |std_2s60_burst_18_upstream_arbitrator:the_std_2s60_burst_18_upstream|                                                                          ; 44 (14)             ; 29 (10)     ; 24 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (6)                         ; 0 (0)              ; 25 (6)                        ; |standard|std_2s60:inst|std_2s60_burst_18_upstream_arbitrator:the_std_2s60_burst_18_upstream                                                                                                                                                  ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_18_upstream_module:burstcount_fifo_for_std_2s60_burst_18_upstream|                                       ; 12 (12)             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 9 (9)                         ; |standard|std_2s60:inst|std_2s60_burst_18_upstream_arbitrator:the_std_2s60_burst_18_upstream|burstcount_fifo_for_std_2s60_burst_18_upstream_module:burstcount_fifo_for_std_2s60_burst_18_upstream                                             ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_18_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_18_upstream| ; 18 (18)             ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 0 (0)              ; 10 (10)                       ; |standard|std_2s60:inst|std_2s60_burst_18_upstream_arbitrator:the_std_2s60_burst_18_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_18_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_18_upstream       ; work         ;
;       |std_2s60_burst_1:the_std_2s60_burst_1|                                                                                                         ; 88 (88)             ; 96 (96)     ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (42)                        ; 12 (12)            ; 76 (76)                       ; |standard|std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1                                                                                                                                                                                 ; work         ;
;       |std_2s60_burst_1_downstream_arbitrator:the_std_2s60_burst_1_downstream|                                                                        ; 2 (2)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_1_downstream_arbitrator:the_std_2s60_burst_1_downstream                                                                                                                                                ; work         ;
;       |std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|                                                                            ; 50 (29)             ; 37 (25)     ; 19 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (16)                        ; 1 (0)              ; 25 (11)                       ; |standard|std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream                                                                                                                                                    ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_1_upstream_module:burstcount_fifo_for_std_2s60_burst_1_upstream|                                         ; 6 (6)               ; 5 (5)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 5 (5)                         ; |standard|std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|burstcount_fifo_for_std_2s60_burst_1_upstream_module:burstcount_fifo_for_std_2s60_burst_1_upstream                                                 ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream|                 ; 15 (15)             ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 9 (9)                         ; |standard|std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream                         ; work         ;
;       |std_2s60_burst_2:the_std_2s60_burst_2|                                                                                                         ; 42 (42)             ; 54 (54)     ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 22 (22)            ; 51 (51)                       ; |standard|std_2s60:inst|std_2s60_burst_2:the_std_2s60_burst_2                                                                                                                                                                                 ; work         ;
;       |std_2s60_burst_2_downstream_arbitrator:the_std_2s60_burst_2_downstream|                                                                        ; 2 (2)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_2_downstream_arbitrator:the_std_2s60_burst_2_downstream                                                                                                                                                ; work         ;
;       |std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|                                                                            ; 64 (23)             ; 42 (16)     ; 32 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (13)                        ; 1 (0)              ; 31 (7)                        ; |standard|std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream                                                                                                                                                    ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_2_upstream_module:burstcount_fifo_for_std_2s60_burst_2_upstream|                                         ; 16 (16)             ; 11 (11)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 1 (1)              ; 11 (11)                       ; |standard|std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|burstcount_fifo_for_std_2s60_burst_2_upstream_module:burstcount_fifo_for_std_2s60_burst_2_upstream                                                 ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_2_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_2_upstream|   ; 25 (25)             ; 15 (15)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 0 (0)              ; 13 (13)                       ; |standard|std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_2_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_2_upstream           ; work         ;
;       |std_2s60_burst_3:the_std_2s60_burst_3|                                                                                                         ; 122 (122)           ; 95 (95)     ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 51 (51)                        ; 25 (25)            ; 74 (74)                       ; |standard|std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3                                                                                                                                                                                 ; work         ;
;       |std_2s60_burst_3_downstream_arbitrator:the_std_2s60_burst_3_downstream|                                                                        ; 4 (4)               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_3_downstream_arbitrator:the_std_2s60_burst_3_downstream                                                                                                                                                ; work         ;
;       |std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|                                                                            ; 74 (30)             ; 52 (20)     ; 33 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (20)                        ; 2 (0)              ; 32 (8)                        ; |standard|std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream                                                                                                                                                    ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_3_upstream_module:burstcount_fifo_for_std_2s60_burst_3_upstream|                                         ; 16 (16)             ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 2 (2)              ; 10 (10)                       ; |standard|std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|burstcount_fifo_for_std_2s60_burst_3_upstream_module:burstcount_fifo_for_std_2s60_burst_3_upstream                                                 ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream|                 ; 28 (28)             ; 21 (21)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 0 (0)              ; 14 (14)                       ; |standard|std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream                         ; work         ;
;       |std_2s60_burst_4:the_std_2s60_burst_4|                                                                                                         ; 39 (39)             ; 58 (58)     ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)                        ; 17 (17)            ; 39 (39)                       ; |standard|std_2s60:inst|std_2s60_burst_4:the_std_2s60_burst_4                                                                                                                                                                                 ; work         ;
;       |std_2s60_burst_4_downstream_arbitrator:the_std_2s60_burst_4_downstream|                                                                        ; 5 (5)               ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 1 (1)              ; 1 (1)                         ; |standard|std_2s60:inst|std_2s60_burst_4_downstream_arbitrator:the_std_2s60_burst_4_downstream                                                                                                                                                ; work         ;
;       |std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream|                                                                            ; 57 (15)             ; 39 (11)     ; 30 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (7)                         ; 1 (0)              ; 30 (6)                        ; |standard|std_2s60:inst|std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream                                                                                                                                                    ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_4_upstream_module:burstcount_fifo_for_std_2s60_burst_4_upstream|                                         ; 17 (17)             ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 1 (1)              ; 11 (11)                       ; |standard|std_2s60:inst|std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream|burstcount_fifo_for_std_2s60_burst_4_upstream_module:burstcount_fifo_for_std_2s60_burst_4_upstream                                                 ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_4_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_4_upstream|   ; 25 (25)             ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 0 (0)              ; 13 (13)                       ; |standard|std_2s60:inst|std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_4_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_4_upstream           ; work         ;
;       |std_2s60_burst_5:the_std_2s60_burst_5|                                                                                                         ; 133 (133)           ; 129 (129)   ; 131 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 54 (54)                        ; 32 (32)            ; 100 (100)                     ; |standard|std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5                                                                                                                                                                                 ; work         ;
;       |std_2s60_burst_5_downstream_arbitrator:the_std_2s60_burst_5_downstream|                                                                        ; 5 (5)               ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 2 (2)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_5_downstream_arbitrator:the_std_2s60_burst_5_downstream                                                                                                                                                ; work         ;
;       |std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|                                                                            ; 73 (29)             ; 49 (24)     ; 30 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (21)                        ; 1 (0)              ; 29 (5)                        ; |standard|std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream                                                                                                                                                    ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_5_upstream_module:burstcount_fifo_for_std_2s60_burst_5_upstream|                                         ; 15 (15)             ; 9 (9)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 1 (1)              ; 11 (11)                       ; |standard|std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|burstcount_fifo_for_std_2s60_burst_5_upstream_module:burstcount_fifo_for_std_2s60_burst_5_upstream                                                 ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream|                 ; 29 (29)             ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)                        ; 0 (0)              ; 13 (13)                       ; |standard|std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream                         ; work         ;
;       |std_2s60_burst_6:the_std_2s60_burst_6|                                                                                                         ; 37 (37)             ; 47 (47)     ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)                        ; 18 (18)            ; 30 (30)                       ; |standard|std_2s60:inst|std_2s60_burst_6:the_std_2s60_burst_6                                                                                                                                                                                 ; work         ;
;       |std_2s60_burst_6_downstream_arbitrator:the_std_2s60_burst_6_downstream|                                                                        ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_6_downstream_arbitrator:the_std_2s60_burst_6_downstream                                                                                                                                                ; work         ;
;       |std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|                                                                            ; 56 (26)             ; 38 (19)     ; 24 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (18)                        ; 0 (0)              ; 25 (6)                        ; |standard|std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream                                                                                                                                                    ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_6_upstream_module:burstcount_fifo_for_std_2s60_burst_6_upstream|                                         ; 14 (14)             ; 8 (8)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 9 (9)                         ; |standard|std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|burstcount_fifo_for_std_2s60_burst_6_upstream_module:burstcount_fifo_for_std_2s60_burst_6_upstream                                                 ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_6_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_6_upstream|   ; 17 (17)             ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 0 (0)              ; 10 (10)                       ; |standard|std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_6_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_6_upstream           ; work         ;
;       |std_2s60_burst_7:the_std_2s60_burst_7|                                                                                                         ; 89 (89)             ; 100 (100)   ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 31 (31)                        ; 14 (14)            ; 85 (85)                       ; |standard|std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7                                                                                                                                                                                 ; work         ;
;       |std_2s60_burst_7_downstream_arbitrator:the_std_2s60_burst_7_downstream|                                                                        ; 2 (2)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |standard|std_2s60:inst|std_2s60_burst_7_downstream_arbitrator:the_std_2s60_burst_7_downstream                                                                                                                                                ; work         ;
;       |std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|                                                                            ; 64 (31)             ; 50 (27)     ; 24 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (20)                        ; 2 (0)              ; 27 (10)                       ; |standard|std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream                                                                                                                                                    ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_7_upstream_module:burstcount_fifo_for_std_2s60_burst_7_upstream|                                         ; 13 (13)             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 2 (2)              ; 7 (7)                         ; |standard|std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|burstcount_fifo_for_std_2s60_burst_7_upstream_module:burstcount_fifo_for_std_2s60_burst_7_upstream                                                 ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream|                 ; 20 (20)             ; 17 (17)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 10 (10)                       ; |standard|std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream                         ; work         ;
;       |std_2s60_burst_8:the_std_2s60_burst_8|                                                                                                         ; 8 (8)               ; 54 (54)     ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 16 (16)            ; 38 (38)                       ; |standard|std_2s60:inst|std_2s60_burst_8:the_std_2s60_burst_8                                                                                                                                                                                 ; work         ;
;       |std_2s60_burst_8_downstream_arbitrator:the_std_2s60_burst_8_downstream|                                                                        ; 38 (38)             ; 35 (35)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 1 (1)              ; 33 (33)                       ; |standard|std_2s60:inst|std_2s60_burst_8_downstream_arbitrator:the_std_2s60_burst_8_downstream                                                                                                                                                ; work         ;
;       |std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|                                                                            ; 78 (26)             ; 51 (17)     ; 32 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (16)                        ; 0 (0)              ; 32 (5)                        ; |standard|std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream                                                                                                                                                    ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream|                                         ; 20 (20)             ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 0 (0)              ; 12 (12)                       ; |standard|std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|burstcount_fifo_for_std_2s60_burst_8_upstream_module:burstcount_fifo_for_std_2s60_burst_8_upstream                                                 ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream|   ; 32 (32)             ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 0 (0)              ; 15 (15)                       ; |standard|std_2s60:inst|std_2s60_burst_8_upstream_arbitrator:the_std_2s60_burst_8_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_8_upstream           ; work         ;
;       |std_2s60_burst_9:the_std_2s60_burst_9|                                                                                                         ; 23 (23)             ; 107 (107)   ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 13 (13)            ; 112 (112)                     ; |standard|std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9                                                                                                                                                                                 ; work         ;
;       |std_2s60_burst_9_downstream_arbitrator:the_std_2s60_burst_9_downstream|                                                                        ; 36 (36)             ; 37 (37)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 36 (36)                       ; |standard|std_2s60:inst|std_2s60_burst_9_downstream_arbitrator:the_std_2s60_burst_9_downstream                                                                                                                                                ; work         ;
;       |std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|                                                                            ; 92 (30)             ; 64 (22)     ; 30 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 49 (17)                        ; 0 (0)              ; 36 (10)                       ; |standard|std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream                                                                                                                                                    ; work         ;
;          |burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream|                                         ; 27 (27)             ; 18 (18)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)                        ; 0 (0)              ; 12 (12)                       ; |standard|std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|burstcount_fifo_for_std_2s60_burst_9_upstream_module:burstcount_fifo_for_std_2s60_burst_9_upstream                                                 ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream|                 ; 35 (35)             ; 27 (27)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 0 (0)              ; 14 (14)                       ; |standard|std_2s60:inst|std_2s60_burst_9_upstream_arbitrator:the_std_2s60_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_9_upstream                         ; work         ;
;       |std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|                                                                        ; 1 (1)               ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |standard|std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch                                                                                                                                                ; work         ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                                               ; 116 (116)           ; 90 (90)     ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (34)                        ; 44 (44)            ; 76 (76)                       ; |standard|std_2s60:inst|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                       ; work         ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                              ; 2 (2)               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |standard|std_2s60:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                      ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                        ; 2 (2)               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |standard|std_2s60:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                ; work         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                    ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; Name                 ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ; DQS bus ; NDQS bus ; DQS output ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; ADC_DATA[3]          ; Input    ; 0             ; 0             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ADC_DATA[2]          ; Input    ; 0             ; 0             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ADC_DATA[1]          ; Input    ; 0             ; 0             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ADC_DATA[0]          ; Input    ; 0             ; 0             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; PLD_CLOCKINPUT[1]    ; Input    ; --            ; --            ; --                    ; --  ; --   ; --      ; --       ; --         ;
; PLD_CLEAR_N          ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ENET_INTRQ[0]        ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ADC_DATA[11]         ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ADC_DATA[10]         ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ADC_DATA[9]          ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ADC_DATA[8]          ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ADC_DATA[7]          ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ADC_DATA[6]          ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ADC_DATA[5]          ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ADC_DATA[4]          ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; ENET_ADS_N           ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; ENET_AEN             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; SDRAM_CLK            ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; FLASH_WP_N           ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; FLASH_OE_N           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_RW_N           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ENET_IOR_N           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ENET_IOW_N           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SRAM_OE_N            ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SRAM_CS_N            ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SRAM_WE_N            ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_CAS_N          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_CKE            ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; SDRAM_CS_N           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_RAS_N          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_WE_N           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_CS_N           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ADC_CLK              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Display_7_Segment[7] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Display_7_Segment[6] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Display_7_Segment[5] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Display_7_Segment[4] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Display_7_Segment[3] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Display_7_Segment[2] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Display_7_Segment[1] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Display_7_Segment[0] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; ENET_BE_N[3]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ENET_BE_N[2]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ENET_BE_N[1]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ENET_BE_N[0]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[23]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[22]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[21]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[20]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[19]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[18]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[17]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[16]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[15]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[14]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[13]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[12]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[11]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[10]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[9]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[8]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[7]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[6]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[5]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[4]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[3]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[2]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[1]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_A[0]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[11]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[10]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[9]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[8]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[7]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[6]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[5]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[4]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[3]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[2]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[1]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_A[0]           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_BA[1]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_BA[0]          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQM[3]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQM[2]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQM[1]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQM[0]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[19]             ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[18]             ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[17]             ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[16]             ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[15]             ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[14]             ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[13]             ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[12]             ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[11]             ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[10]             ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[9]              ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[8]              ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[7]              ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[6]              ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[5]              ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[4]              ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[3]              ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[2]              ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SE_A[1]              ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SRAM_BE_N[3]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SRAM_BE_N[2]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SRAM_BE_N[1]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; SRAM_BE_N[0]         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; PLD_RECONFIGREQ_N    ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; FLASH_D[7]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_D[6]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_D[5]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_D[4]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_D[3]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_D[2]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_D[1]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; FLASH_D[0]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[31]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[30]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[29]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[28]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[27]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[26]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[25]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[24]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[23]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[22]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[21]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[20]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[19]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[18]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[17]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[16]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[15]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[14]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[13]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[12]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[11]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[10]             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[9]              ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[8]              ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[7]              ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[6]              ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[5]              ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[4]              ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[3]              ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[2]              ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[1]              ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SE_D[0]              ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[31]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[30]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[29]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[28]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[27]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[26]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[25]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[24]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[23]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[22]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[21]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[20]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[19]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[18]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[17]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[16]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[15]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[14]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[13]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[12]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[11]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[10]         ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[9]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[8]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[7]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[6]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[5]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[4]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[3]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[2]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[1]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; SDRAM_DQ[0]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_DATA[3]                                                                                                            ;                   ;         ;
; ADC_DATA[2]                                                                                                            ;                   ;         ;
; ADC_DATA[1]                                                                                                            ;                   ;         ;
; ADC_DATA[0]                                                                                                            ;                   ;         ;
; PLD_CLOCKINPUT[1]                                                                                                      ;                   ;         ;
; PLD_CLEAR_N                                                                                                            ;                   ;         ;
;      - std_2s60:inst|reset_n_sources~1                                                                                 ; 0                 ; 7       ;
; ENET_INTRQ[0]                                                                                                          ;                   ;         ;
;      - std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_irq_from_the_lan91c111~feeder ; 1                 ; 7       ;
; ADC_DATA[11]                                                                                                           ;                   ;         ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di0[7]~66                                                     ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di2[7]~69                                                     ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di1[7]~69                                                     ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di3[7]~69                                                     ; 0                 ; 7       ;
; ADC_DATA[10]                                                                                                           ;                   ;         ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di2[6]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di0[6]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di1[6]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di3[6]~feeder                                                 ; 0                 ; 7       ;
; ADC_DATA[9]                                                                                                            ;                   ;         ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di2[5]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di0[5]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di1[5]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di3[5]~feeder                                                 ; 0                 ; 7       ;
; ADC_DATA[8]                                                                                                            ;                   ;         ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di1[4]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di3[4]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di0[4]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di2[4]~feeder                                                 ; 0                 ; 7       ;
; ADC_DATA[7]                                                                                                            ;                   ;         ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di2[3]                                                        ; 1                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di1[3]                                                        ; 1                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di0[3]                                                        ; 1                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di3[3]~feeder                                                 ; 1                 ; 7       ;
; ADC_DATA[6]                                                                                                            ;                   ;         ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di2[2]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di3[2]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di1[2]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di0[2]~feeder                                                 ; 0                 ; 7       ;
; ADC_DATA[5]                                                                                                            ;                   ;         ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di3[1]                                                        ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di1[1]                                                        ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di0[1]                                                        ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di2[1]~feeder                                                 ; 0                 ; 7       ;
; ADC_DATA[4]                                                                                                            ;                   ;         ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di2[0]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di3[0]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di1[0]~feeder                                                 ; 0                 ; 7       ;
;      - std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|a2di0[0]~feeder                                                 ; 0                 ; 7       ;
; PLD_RECONFIGREQ_N                                                                                                      ;                   ;         ;
;      - std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|read_mux_out~51                                     ; 0                 ; 7       ;
; FLASH_D[7]                                                                                                             ;                   ;         ;
; FLASH_D[6]                                                                                                             ;                   ;         ;
; FLASH_D[5]                                                                                                             ;                   ;         ;
; FLASH_D[4]                                                                                                             ;                   ;         ;
; FLASH_D[3]                                                                                                             ;                   ;         ;
; FLASH_D[2]                                                                                                             ;                   ;         ;
; FLASH_D[1]                                                                                                             ;                   ;         ;
; FLASH_D[0]                                                                                                             ;                   ;         ;
; SE_D[31]                                                                                                               ;                   ;         ;
; SE_D[30]                                                                                                               ;                   ;         ;
; SE_D[29]                                                                                                               ;                   ;         ;
; SE_D[28]                                                                                                               ;                   ;         ;
; SE_D[27]                                                                                                               ;                   ;         ;
; SE_D[26]                                                                                                               ;                   ;         ;
; SE_D[25]                                                                                                               ;                   ;         ;
; SE_D[24]                                                                                                               ;                   ;         ;
; SE_D[23]                                                                                                               ;                   ;         ;
; SE_D[22]                                                                                                               ;                   ;         ;
; SE_D[21]                                                                                                               ;                   ;         ;
; SE_D[20]                                                                                                               ;                   ;         ;
; SE_D[19]                                                                                                               ;                   ;         ;
; SE_D[18]                                                                                                               ;                   ;         ;
; SE_D[17]                                                                                                               ;                   ;         ;
; SE_D[16]                                                                                                               ;                   ;         ;
; SE_D[15]                                                                                                               ;                   ;         ;
; SE_D[14]                                                                                                               ;                   ;         ;
; SE_D[13]                                                                                                               ;                   ;         ;
; SE_D[12]                                                                                                               ;                   ;         ;
; SE_D[11]                                                                                                               ;                   ;         ;
; SE_D[10]                                                                                                               ;                   ;         ;
; SE_D[9]                                                                                                                ;                   ;         ;
; SE_D[8]                                                                                                                ;                   ;         ;
; SE_D[7]                                                                                                                ;                   ;         ;
; SE_D[6]                                                                                                                ;                   ;         ;
; SE_D[5]                                                                                                                ;                   ;         ;
; SE_D[4]                                                                                                                ;                   ;         ;
; SE_D[3]                                                                                                                ;                   ;         ;
; SE_D[2]                                                                                                                ;                   ;         ;
; SE_D[1]                                                                                                                ;                   ;         ;
; SE_D[0]                                                                                                                ;                   ;         ;
; SDRAM_DQ[31]                                                                                                           ;                   ;         ;
; SDRAM_DQ[30]                                                                                                           ;                   ;         ;
; SDRAM_DQ[29]                                                                                                           ;                   ;         ;
; SDRAM_DQ[28]                                                                                                           ;                   ;         ;
; SDRAM_DQ[27]                                                                                                           ;                   ;         ;
; SDRAM_DQ[26]                                                                                                           ;                   ;         ;
; SDRAM_DQ[25]                                                                                                           ;                   ;         ;
; SDRAM_DQ[24]                                                                                                           ;                   ;         ;
; SDRAM_DQ[23]                                                                                                           ;                   ;         ;
; SDRAM_DQ[22]                                                                                                           ;                   ;         ;
; SDRAM_DQ[21]                                                                                                           ;                   ;         ;
; SDRAM_DQ[20]                                                                                                           ;                   ;         ;
; SDRAM_DQ[19]                                                                                                           ;                   ;         ;
; SDRAM_DQ[18]                                                                                                           ;                   ;         ;
; SDRAM_DQ[17]                                                                                                           ;                   ;         ;
; SDRAM_DQ[16]                                                                                                           ;                   ;         ;
; SDRAM_DQ[15]                                                                                                           ;                   ;         ;
; SDRAM_DQ[14]                                                                                                           ;                   ;         ;
; SDRAM_DQ[13]                                                                                                           ;                   ;         ;
; SDRAM_DQ[12]                                                                                                           ;                   ;         ;
; SDRAM_DQ[11]                                                                                                           ;                   ;         ;
; SDRAM_DQ[10]                                                                                                           ;                   ;         ;
; SDRAM_DQ[9]                                                                                                            ;                   ;         ;
; SDRAM_DQ[8]                                                                                                            ;                   ;         ;
; SDRAM_DQ[7]                                                                                                            ;                   ;         ;
; SDRAM_DQ[6]                                                                                                            ;                   ;         ;
; SDRAM_DQ[5]                                                                                                            ;                   ;         ;
; SDRAM_DQ[4]                                                                                                            ;                   ;         ;
; SDRAM_DQ[3]                                                                                                            ;                   ;         ;
; SDRAM_DQ[2]                                                                                                            ;                   ;         ;
; SDRAM_DQ[1]                                                                                                            ;                   ;         ;
; SDRAM_DQ[0]                                                                                                            ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; PLD_CLOCKINPUT[1]                                                                                                                                                                                                                                   ; PIN_AM17           ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                        ; JTAG_X0_Y26_N1     ; 149     ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                        ; JTAG_X0_Y26_N1     ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sdram_pll:inst5|altpll:altpll_component|_clk0                                                                                                                                                                                                       ; PLL_6              ; 4267    ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sdram_pll:inst5|altpll:altpll_component|_clk2                                                                                                                                                                                                       ; PLL_6              ; 69      ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sdram_pll:inst5|altpll:altpll_component|_clk3                                                                                                                                                                                                       ; PLL_6              ; 80      ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                                                                                                                     ; LCFF_X23_Y25_N5    ; 57      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:sld_hub_inst|GEN_SHADOW_IRF~1                                                                                                                                                                                                               ; LCCOMB_X24_Y25_N24 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|IRF_ENABLE[1]~122                                                                                                                                                                                                              ; LCCOMB_X24_Y25_N6  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|IRF_ENA_ENABLE                                                                                                                                                                                                                 ; LCCOMB_X24_Y26_N6  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|comb~71                                                                                                                                                                                                                        ; LCCOMB_X24_Y26_N20 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                                                                           ; LCFF_X26_Y26_N19   ; 28      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]~689                                                                                                                                                                                                        ; LCCOMB_X23_Y25_N30 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                                             ; LCFF_X23_Y26_N25   ; 13      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                                                                            ; LCFF_X25_Y26_N3    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                                                                            ; LCFF_X25_Y26_N11   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                                                                             ; LCFF_X25_Y26_N7    ; 49      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                                                                             ; LCFF_X24_Y26_N15   ; 12      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Equal0~25                                                                                                                                                                                              ; LCCOMB_X21_Y25_N24 ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]~1308                                                                                                                                                                                        ; LCCOMB_X25_Y25_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal~16                                                                                                                                                                                        ; LCCOMB_X24_Y25_N22 ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~207                                                                                                                                                                                    ; LCCOMB_X25_Y25_N6  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|dffpipe_c2e:rdaclr|dffe12a[0]                                                                                                    ; LCFF_X77_Y28_N19   ; 14      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|int_wrfull                                                                                                                       ; LCCOMB_X54_Y15_N10 ; 22      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|rdcnt_addr_ena                                                                                                                   ; LCCOMB_X52_Y16_N22 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|valid_rdreq~32                                                                                                                   ; LCCOMB_X52_Y16_N12 ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|current_byte.00                                                                                                                                                                                     ; LCFF_X58_Y13_N11   ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|current_byte.01                                                                                                                                                                                     ; LCFF_X58_Y13_N15   ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|current_byte.10                                                                                                                                                                                     ; LCFF_X58_Y13_N1    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|current_byte.11                                                                                                                                                                                     ; LCFF_X58_Y13_N29   ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_887:usedw_counter|_~25                                                                                      ; LCCOMB_X51_Y27_N24 ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_r7b:rd_ptr_msb|_~23                                                                                         ; LCCOMB_X55_Y30_N28 ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_s7b:wr_ptr|_~25                                                                                             ; LCCOMB_X52_Y19_N22 ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|rd_ptr_lsb~2                                                                                                     ; LCCOMB_X54_Y28_N12 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|valid_rreq                                                                                                       ; LCCOMB_X50_Y28_N18 ; 51      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|valid_wreq                                                                                                       ; LCCOMB_X52_Y19_N26 ; 48      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_887:usedw_counter|_~25                                                                                      ; LCCOMB_X50_Y12_N2  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_r7b:rd_ptr_msb|_~23                                                                                         ; LCCOMB_X46_Y4_N12  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|cntr_s7b:wr_ptr|_~25                                                                                             ; LCCOMB_X52_Y16_N28 ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|rd_ptr_lsb~2                                                                                                     ; LCCOMB_X50_Y8_N28  ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|valid_rreq                                                                                                       ; LCCOMB_X49_Y12_N18 ; 63      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|valid_wreq                                                                                                       ; LCCOMB_X52_Y16_N20 ; 48      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf_s1_arbitrator:the_ad_buf_s1|ad_buf_s1_arb_winner~111                                                                                                                                                                           ; LCCOMB_X50_Y16_N22 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ad_buf_s1_arbitrator:the_ad_buf_s1|end_xfer_arb_share_counter_term_ad_buf_s1~332                                                                                                                                                      ; LCCOMB_X50_Y16_N26 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_dc_rd_data_cnt[2]~73                                                                                                                                                                                                    ; LCCOMB_X46_Y22_N30 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_dc_rd_data_cnt[2]~74                                                                                                                                                                                                    ; LCCOMB_X46_Y23_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_dc_wb_en                                                                                                                                                                                                                ; LCCOMB_X38_Y16_N2  ; 4       ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                            ; LCFF_X45_Y23_N9    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                ; LCFF_X41_Y19_N3    ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_dc_xfer_wr_active                                                                                                                                                                                                       ; LCFF_X40_Y22_N27   ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_ienable_reg[3]~112                                                                                                                                                                                                      ; LCCOMB_X48_Y26_N22 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_ld_align_byte1_fill                                                                                                                                                                                                     ; LCFF_X41_Y24_N17   ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                               ; LCFF_X40_Y24_N31   ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171                                                                                                                                                                                                       ; LCCOMB_X45_Y26_N22 ; 579     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_slow_inst_result_en~135                                                                                                                                                                                                 ; LCCOMB_X45_Y24_N14 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                       ; LCFF_X49_Y32_N19   ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|D_br_pred_not_taken                                                                                                                                                                                                       ; LCCOMB_X48_Y30_N10 ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|D_ctrl_src2_choose_imm~103                                                                                                                                                                                                ; LCCOMB_X49_Y30_N14 ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|D_ic_fill_starting                                                                                                                                                                                                        ; LCCOMB_X46_Y33_N30 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|D_src1_hazard_E                                                                                                                                                                                                           ; LCCOMB_X48_Y32_N2  ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|E_iw[0]                                                                                                                                                                                                                   ; LCFF_X48_Y28_N3    ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|E_iw[4]                                                                                                                                                                                                                   ; LCFF_X48_Y28_N27   ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|E_src2[11]~194                                                                                                                                                                                                            ; LCCOMB_X49_Y30_N28 ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|E_src2[22]~193                                                                                                                                                                                                            ; LCCOMB_X49_Y30_N20 ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|Equal177~101                                                                                                                                                                                                              ; LCCOMB_X40_Y24_N4  ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|F_iw~0                                                                                                                                                                                                                    ; LCCOMB_X37_Y32_N28 ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|F_stall                                                                                                                                                                                                                   ; LCCOMB_X46_Y33_N14 ; 142     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|M_ctrl_mem                                                                                                                                                                                                                ; LCFF_X44_Y25_N25   ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                         ; LCFF_X46_Y28_N21   ; 32      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                              ; LCFF_X45_Y31_N11   ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|always93~9                                                                                                                                                                                                                ; LCCOMB_X45_Y26_N24 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jxuir                                                       ; LCFF_X26_Y25_N21   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|prejxdr                                                     ; LCFF_X27_Y25_N27   ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0                                      ; LCCOMB_X30_Y25_N14 ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~91                                     ; LCCOMB_X30_Y25_N0  ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]~6433                                                       ; LCCOMB_X27_Y24_N12 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]~6439                                                       ; LCCOMB_X26_Y25_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]~6429                                                        ; LCCOMB_X26_Y25_N2  ; 29      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]~6430                                                        ; LCCOMB_X26_Y25_N12 ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|virtual_state_sdr~20    ; LCCOMB_X26_Y25_N18 ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|virtual_state_uir~14    ; LCCOMB_X26_Y25_N30 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~8                                                                                                             ; LCCOMB_X33_Y24_N6  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[0]~261                                                                                                                          ; LCCOMB_X30_Y25_N28 ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[0]~262                                                                                                                          ; LCCOMB_X30_Y25_N30 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[1]~5104                                                                                                                                     ; LCCOMB_X30_Y25_N20 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[23]~5103                                                                                                                                    ; LCCOMB_X30_Y25_N10 ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                               ; LCFF_X29_Y22_N21   ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|comb~48                                                                                                                                             ; LCCOMB_X32_Y23_N16 ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|dc_data_wr_port_en                                                                                                                                                                                                        ; LCCOMB_X46_Y24_N12 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|dc_tag_wr_port_en                                                                                                                                                                                                         ; LCCOMB_X46_Y24_N26 ; 6       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|i_readdatavalid_d1                                                                                                                                                                                                        ; LCFF_X36_Y20_N1    ; 4       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset_en~1                                                                                                                                                                                                    ; LCCOMB_X46_Y34_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_en                                                                                                                                                                                                     ; LCCOMB_X45_Y34_N10 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                 ; LCCOMB_X45_Y34_N14 ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                               ; LCCOMB_X45_Y28_N12 ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|ic_tag_wren                                                                                                                                                                                                               ; LCCOMB_X46_Y34_N14 ; 9       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu:the_cpu|reset_d1                                                                                                                                                                                                                  ; LCFF_X45_Y34_N17   ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|always2~0                                                                                                                                                                              ; LCCOMB_X36_Y21_N22 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|always3~0                                                                                                                                                                              ; LCCOMB_X36_Y21_N8  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|always4~0                                                                                                                                                                              ; LCCOMB_X36_Y24_N28 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|always2~0                                                                                                                                                                ; LCCOMB_X36_Y17_N28 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|always3~0                                                                                                                                                                ; LCCOMB_X36_Y16_N4  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|always4~0                                                                                                                                                                ; LCCOMB_X36_Y17_N2  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_winner~39                                                                                                                                        ; LCCOMB_X30_Y21_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|end_xfer_arb_share_counter_term_cpu_jtag_debug_module~69                                                                                                                   ; LCCOMB_X32_Y21_N2  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|end_xfer_arb_share_counter_term_ext_flash_bus_avalon_slave~58                                                                                                    ; LCCOMB_X23_Y12_N22 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_winner~32                                                                                                                         ; LCCOMB_X26_Y12_N16 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_in_a_write_cycle~1                                                                                                                                  ; LCCOMB_X25_Y12_N24 ; 11      ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|std_2s60_burst_2_downstream_read_data_valid_ext_flash_s1_shift_register[1]                                                                                       ; LCFF_X23_Y16_N5    ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|std_2s60_burst_3_downstream_read_data_valid_ext_flash_s1_shift_register[1]                                                                                       ; LCFF_X29_Y13_N3    ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|time_to_write~102                                                                                                                                                    ; LCCOMB_X29_Y4_N8   ; 32      ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|high_res_timer:the_high_res_timer|always0~0                                                                                                                                                                                           ; LCCOMB_X45_Y17_N24 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|high_res_timer:the_high_res_timer|always0~1                                                                                                                                                                                           ; LCCOMB_X45_Y18_N6  ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|high_res_timer:the_high_res_timer|control_wr_strobe                                                                                                                                                                                   ; LCCOMB_X44_Y17_N18 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|high_res_timer:the_high_res_timer|period_h_wr_strobe                                                                                                                                                                                  ; LCCOMB_X44_Y15_N14 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|high_res_timer:the_high_res_timer|period_l_wr_strobe                                                                                                                                                                                  ; LCCOMB_X44_Y15_N6  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|high_res_timer:the_high_res_timer|snap_strobe~13                                                                                                                                                                                      ; LCCOMB_X44_Y15_N0  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                         ; LCCOMB_X23_Y21_N24 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]~2682                                                                                                                                                ; LCCOMB_X26_Y25_N14 ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]~155                                                                                                                                                    ; LCCOMB_X24_Y24_N20 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]~156                                                                                                                                                    ; LCCOMB_X24_Y24_N2  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|fifo_rd~29                                                                                                                                                                                                    ; LCCOMB_X24_Y18_N8  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|fifo_wr                                                                                                                                                                                                       ; LCFF_X24_Y18_N7    ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|ien_AE~22                                                                                                                                                                                                     ; LCCOMB_X24_Y18_N0  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|_~28                                                                           ; LCCOMB_X24_Y18_N28 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|_~28                                                                           ; LCCOMB_X23_Y21_N22 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|rd_wfifo                                                                                                                                                                                                      ; LCCOMB_X23_Y21_N16 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|read_0                                                                                                                                                                                                        ; LCFF_X24_Y18_N23   ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|jtag_uart:the_jtag_uart|wr_rfifo                                                                                                                                                                                                      ; LCCOMB_X24_Y22_N22 ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:decode3|w_anode1081w[2]~37                                                                                          ; LCCOMB_X32_Y20_N26 ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:decode3|w_anode1081w[2]~38                                                                                          ; LCCOMB_X32_Y20_N22 ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:decode3|w_anode1094w[2]~35                                                                                          ; LCCOMB_X32_Y20_N18 ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:decode3|w_anode1102w[2]~35                                                                                          ; LCCOMB_X32_Y20_N12 ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:decode3|w_anode1110w[2]~37                                                                                          ; LCCOMB_X32_Y24_N6  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:deep_decode|w_anode1094w[2]~219                                                                                     ; LCCOMB_X32_Y20_N0  ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:deep_decode|w_anode1094w[2]~220                                                                                     ; LCCOMB_X32_Y20_N4  ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|decode_6pa:deep_decode|w_anode1094w[2]~221                                                                                     ; LCCOMB_X32_Y20_N30 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|end_xfer_arb_share_counter_term_onchip_ram_64_kbytes_s1~1                                                                                                              ; LCCOMB_X30_Y20_N8  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_arb_winner~175                                                                                                                                 ; LCCOMB_X30_Y17_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|data_dir                                                                                                                                                                                ; LCFF_X42_Y16_N1    ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|reset_n_sources~1                                                                                                                                                                                                                     ; LCCOMB_X29_Y16_N16 ; 2       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; std_2s60:inst|sdram:the_sdram|WideOr16~1                                                                                                                                                                                                            ; LCCOMB_X54_Y3_N30  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram:the_sdram|always5~0                                                                                                                                                                                                             ; LCCOMB_X50_Y5_N28  ; 34      ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram:the_sdram|m_addr[11]~346                                                                                                                                                                                                        ; LCCOMB_X55_Y3_N14  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[56]~610                                                                                                                                                 ; LCCOMB_X46_Y7_N18  ; 59      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[56]~610                                                                                                                                                 ; LCCOMB_X46_Y7_N28  ; 59      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|end_xfer_arb_share_counter_term_sdram_s1~12                                                                                                                                                          ; LCCOMB_X45_Y7_N0   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_std_2s60_burst_15_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_15_downstream_to_sdram_s1|always1~3                                                                         ; LCCOMB_X49_Y8_N12  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1|always0~1                                                                         ; LCCOMB_X48_Y8_N28  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1|always10~1                                                                        ; LCCOMB_X46_Y8_N26  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1|always12~3                                                                        ; LCCOMB_X46_Y8_N28  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1|always15~0                                                                        ; LCCOMB_X45_Y8_N12  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1|always2~1                                                                         ; LCCOMB_X48_Y8_N10  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1|always4~1                                                                         ; LCCOMB_X48_Y8_N26  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1|always6~1                                                                         ; LCCOMB_X49_Y8_N18  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1_module:rdv_fifo_for_std_2s60_burst_16_downstream_to_sdram_s1|always8~1                                                                         ; LCCOMB_X49_Y8_N16  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_winner~32                                                                                                                                                                               ; LCCOMB_X45_Y7_N8   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_0:the_std_2s60_burst_0|always15~0                                                                                                                                                                                      ; LCCOMB_X27_Y22_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_0:the_std_2s60_burst_0|data_counter[2]~238                                                                                                                                                                             ; LCCOMB_X26_Y20_N24 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_0:the_std_2s60_burst_0|read_address_offset[2]~88                                                                                                                                                                       ; LCCOMB_X27_Y22_N26 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_0:the_std_2s60_burst_0|state_idle                                                                                                                                                                                      ; LCFF_X25_Y22_N3    ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_0:the_std_2s60_burst_0|transactions_remaining_reg[0]~227                                                                                                                                                               ; LCCOMB_X28_Y22_N22 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_0_downstream_arbitrator:the_std_2s60_burst_0_downstream|r_0~62                                                                                                                                                         ; LCCOMB_X33_Y21_N10 ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_0_upstream_arbitrator:the_std_2s60_burst_0_upstream|always3~0                                                                                                                                                          ; LCCOMB_X27_Y22_N10 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_0_upstream_arbitrator:the_std_2s60_burst_0_upstream|burstcount_fifo_for_std_2s60_burst_0_upstream_module:burstcount_fifo_for_std_2s60_burst_0_upstream|always0~1                                                       ; LCCOMB_X25_Y22_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_0_upstream_arbitrator:the_std_2s60_burst_0_upstream|burstcount_fifo_for_std_2s60_burst_0_upstream_module:burstcount_fifo_for_std_2s60_burst_0_upstream|always2~3                                                       ; LCCOMB_X27_Y22_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_0_upstream_arbitrator:the_std_2s60_burst_0_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_0_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_0_upstream|always1~3                 ; LCCOMB_X25_Y22_N18 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_0_upstream_arbitrator:the_std_2s60_burst_0_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_0_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_0_upstream|always5~0                 ; LCCOMB_X25_Y22_N6  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_10_downstream_arbitrator:the_std_2s60_burst_10_downstream|r_2~29                                                                                                                                                       ; LCCOMB_X30_Y18_N28 ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_10_upstream_arbitrator:the_std_2s60_burst_10_upstream|always3~0                                                                                                                                                        ; LCCOMB_X29_Y18_N22 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_10_upstream_arbitrator:the_std_2s60_burst_10_upstream|burstcount_fifo_for_std_2s60_burst_10_upstream_module:burstcount_fifo_for_std_2s60_burst_10_upstream|always0~1                                                   ; LCCOMB_X29_Y18_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_10_upstream_arbitrator:the_std_2s60_burst_10_upstream|burstcount_fifo_for_std_2s60_burst_10_upstream_module:burstcount_fifo_for_std_2s60_burst_10_upstream|always2~3                                                   ; LCCOMB_X29_Y18_N4  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_10_upstream_arbitrator:the_std_2s60_burst_10_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream|always1~3                           ; LCCOMB_X33_Y12_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_10_upstream_arbitrator:the_std_2s60_burst_10_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_10_upstream|always5~0                           ; LCCOMB_X33_Y12_N18 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_11_downstream_arbitrator:the_std_2s60_burst_11_downstream|r_0~5                                                                                                                                                        ; LCCOMB_X38_Y14_N22 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_11_upstream_arbitrator:the_std_2s60_burst_11_upstream|always3~0                                                                                                                                                        ; LCCOMB_X33_Y15_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_11_upstream_arbitrator:the_std_2s60_burst_11_upstream|burstcount_fifo_for_std_2s60_burst_11_upstream_module:burstcount_fifo_for_std_2s60_burst_11_upstream|always0~1                                                   ; LCCOMB_X34_Y15_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_11_upstream_arbitrator:the_std_2s60_burst_11_upstream|burstcount_fifo_for_std_2s60_burst_11_upstream_module:burstcount_fifo_for_std_2s60_burst_11_upstream|always2~3                                                   ; LCCOMB_X34_Y15_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_11_upstream_arbitrator:the_std_2s60_burst_11_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream|always1~3                           ; LCCOMB_X34_Y12_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_11_upstream_arbitrator:the_std_2s60_burst_11_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_11_upstream|always5~0                           ; LCCOMB_X34_Y12_N18 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_12_downstream_arbitrator:the_std_2s60_burst_12_downstream|r_0~29                                                                                                                                                       ; LCCOMB_X38_Y15_N8  ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_12_upstream_arbitrator:the_std_2s60_burst_12_upstream|always3~0                                                                                                                                                        ; LCCOMB_X45_Y12_N24 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_12_upstream_arbitrator:the_std_2s60_burst_12_upstream|burstcount_fifo_for_std_2s60_burst_12_upstream_module:burstcount_fifo_for_std_2s60_burst_12_upstream|always0~1                                                   ; LCCOMB_X44_Y12_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_12_upstream_arbitrator:the_std_2s60_burst_12_upstream|burstcount_fifo_for_std_2s60_burst_12_upstream_module:burstcount_fifo_for_std_2s60_burst_12_upstream|always2~3                                                   ; LCCOMB_X44_Y12_N6  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_12_upstream_arbitrator:the_std_2s60_burst_12_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream|always1~3                           ; LCCOMB_X46_Y12_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_12_upstream_arbitrator:the_std_2s60_burst_12_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_12_upstream|always5~0                           ; LCCOMB_X46_Y12_N18 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_13_downstream_arbitrator:the_std_2s60_burst_13_downstream|r_0~29                                                                                                                                                       ; LCCOMB_X42_Y16_N16 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|always3~0                                                                                                                                                        ; LCCOMB_X41_Y12_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|burstcount_fifo_for_std_2s60_burst_13_upstream_module:burstcount_fifo_for_std_2s60_burst_13_upstream|always0~1                                                   ; LCCOMB_X41_Y12_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|burstcount_fifo_for_std_2s60_burst_13_upstream_module:burstcount_fifo_for_std_2s60_burst_13_upstream|always2~3                                                   ; LCCOMB_X41_Y12_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream|always1~3                           ; LCCOMB_X40_Y12_N16 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_13_upstream_arbitrator:the_std_2s60_burst_13_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_13_upstream|always5~0                           ; LCCOMB_X40_Y12_N10 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_14_downstream_arbitrator:the_std_2s60_burst_14_downstream|r_2~3                                                                                                                                                        ; LCCOMB_X38_Y17_N4  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_14_upstream_arbitrator:the_std_2s60_burst_14_upstream|always3~0                                                                                                                                                        ; LCCOMB_X38_Y18_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_14_upstream_arbitrator:the_std_2s60_burst_14_upstream|burstcount_fifo_for_std_2s60_burst_14_upstream_module:burstcount_fifo_for_std_2s60_burst_14_upstream|always0~1                                                   ; LCCOMB_X38_Y18_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_14_upstream_arbitrator:the_std_2s60_burst_14_upstream|burstcount_fifo_for_std_2s60_burst_14_upstream_module:burstcount_fifo_for_std_2s60_burst_14_upstream|always2~3                                                   ; LCCOMB_X37_Y18_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_14_upstream_arbitrator:the_std_2s60_burst_14_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream|always1~3                           ; LCCOMB_X40_Y14_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_14_upstream_arbitrator:the_std_2s60_burst_14_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_14_upstream|always5~0                           ; LCCOMB_X40_Y14_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15:the_std_2s60_burst_15|always15~0                                                                                                                                                                                    ; LCCOMB_X21_Y10_N24 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15:the_std_2s60_burst_15|data_counter[2]~360                                                                                                                                                                           ; LCCOMB_X21_Y10_N12 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15:the_std_2s60_burst_15|read_address_offset[1]~88                                                                                                                                                                     ; LCCOMB_X21_Y11_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15:the_std_2s60_burst_15|state_idle                                                                                                                                                                                    ; LCFF_X21_Y10_N1    ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15:the_std_2s60_burst_15|transactions_remaining_reg[0]~317                                                                                                                                                             ; LCCOMB_X20_Y11_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_downstream_arbitrator:the_std_2s60_burst_15_downstream|r_0~61                                                                                                                                                       ; LCCOMB_X45_Y7_N6   ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|always3~0                                                                                                                                                        ; LCCOMB_X21_Y12_N12 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream|always0~1                                                   ; LCCOMB_X21_Y12_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream|always10~1                                                  ; LCCOMB_X21_Y9_N28  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream|always12~1                                                  ; LCCOMB_X20_Y10_N6  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream|always14~1                                                  ; LCCOMB_X20_Y9_N14  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream|always16~3                                                  ; LCCOMB_X20_Y9_N30  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream|always1~3                                                   ; LCCOMB_X21_Y9_N20  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream|always2~1                                                   ; LCCOMB_X21_Y12_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream|always4~1                                                   ; LCCOMB_X21_Y12_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream|always6~1                                                   ; LCCOMB_X21_Y11_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|burstcount_fifo_for_std_2s60_burst_15_upstream_module:burstcount_fifo_for_std_2s60_burst_15_upstream|always8~1                                                   ; LCCOMB_X21_Y11_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_15_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_15_upstream|always19~0            ; LCCOMB_X20_Y12_N12 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_15_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_15_upstream|always1~3             ; LCCOMB_X19_Y10_N22 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_15_upstream_arbitrator:the_std_2s60_burst_15_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_15_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_15_upstream|updated_one_count~282 ; LCCOMB_X20_Y12_N26 ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16:the_std_2s60_burst_16|data_counter[3]~202                                                                                                                                                                           ; LCCOMB_X42_Y9_N8   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16:the_std_2s60_burst_16|enable_state_change~115                                                                                                                                                                       ; LCCOMB_X41_Y10_N22 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16:the_std_2s60_burst_16|pending_register_enable                                                                                                                                                                       ; LCCOMB_X42_Y10_N28 ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16:the_std_2s60_burst_16|read_address_offset[2]~129                                                                                                                                                                    ; LCCOMB_X45_Y10_N2  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16:the_std_2s60_burst_16|transactions_remaining_reg[0]~96                                                                                                                                                              ; LCCOMB_X42_Y11_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16:the_std_2s60_burst_16|write_address_offset[2]~134                                                                                                                                                                   ; LCCOMB_X44_Y11_N16 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_downstream_arbitrator:the_std_2s60_burst_16_downstream|r_0~102                                                                                                                                                      ; LCCOMB_X42_Y10_N24 ; 76      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|always3~0                                                                                                                                                        ; LCCOMB_X42_Y8_N12  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream|always0~1                                                   ; LCCOMB_X40_Y9_N2   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream|always10~1                                                  ; LCCOMB_X40_Y8_N14  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream|always12~1                                                  ; LCCOMB_X41_Y8_N14  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream|always14~1                                                  ; LCCOMB_X41_Y8_N16  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream|always16~3                                                  ; LCCOMB_X41_Y8_N22  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream|always1~3                                                   ; LCCOMB_X40_Y8_N12  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream|always2~1                                                   ; LCCOMB_X40_Y9_N20  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream|always4~1                                                   ; LCCOMB_X40_Y9_N0   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream|always6~1                                                   ; LCCOMB_X40_Y10_N20 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|burstcount_fifo_for_std_2s60_burst_16_upstream_module:burstcount_fifo_for_std_2s60_burst_16_upstream|always8~1                                                   ; LCCOMB_X40_Y10_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|comb~136                                                                                                                                                         ; LCCOMB_X41_Y11_N10 ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream|always19~0                          ; LCCOMB_X38_Y11_N10 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream|always1~3                           ; LCCOMB_X41_Y9_N22  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream|updated_one_count~236               ; LCCOMB_X38_Y11_N16 ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17:the_std_2s60_burst_17|data_counter[3]~158                                                                                                                                                                           ; LCCOMB_X40_Y13_N2  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17:the_std_2s60_burst_17|enable_state_change~20                                                                                                                                                                        ; LCCOMB_X46_Y13_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17:the_std_2s60_burst_17|pending_register_enable                                                                                                                                                                       ; LCCOMB_X44_Y13_N4  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17:the_std_2s60_burst_17|transactions_remaining_reg[0]~96                                                                                                                                                              ; LCCOMB_X45_Y13_N18 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17:the_std_2s60_burst_17|transactions_remaining~0                                                                                                                                                                      ; LCCOMB_X44_Y13_N10 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17_downstream_arbitrator:the_std_2s60_burst_17_downstream|r_0~147                                                                                                                                                      ; LCCOMB_X49_Y16_N20 ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|always3~0                                                                                                                                                        ; LCCOMB_X42_Y13_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|burstcount_fifo_for_std_2s60_burst_17_upstream_module:burstcount_fifo_for_std_2s60_burst_17_upstream|always0~1                                                   ; LCCOMB_X41_Y13_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|burstcount_fifo_for_std_2s60_burst_17_upstream_module:burstcount_fifo_for_std_2s60_burst_17_upstream|always1~3                                                   ; LCCOMB_X42_Y12_N20 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|burstcount_fifo_for_std_2s60_burst_17_upstream_module:burstcount_fifo_for_std_2s60_burst_17_upstream|always2~1                                                   ; LCCOMB_X41_Y13_N0  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|burstcount_fifo_for_std_2s60_burst_17_upstream_module:burstcount_fifo_for_std_2s60_burst_17_upstream|always4~3                                                   ; LCCOMB_X41_Y13_N20 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream|always1~3                           ; LCCOMB_X41_Y14_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_17_upstream_arbitrator:the_std_2s60_burst_17_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_17_upstream|always7~0                           ; LCCOMB_X41_Y13_N6  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_18:the_std_2s60_burst_18|always15~0                                                                                                                                                                                    ; LCCOMB_X27_Y23_N16 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_18:the_std_2s60_burst_18|data_counter[1]~260                                                                                                                                                                           ; LCCOMB_X32_Y23_N10 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_18:the_std_2s60_burst_18|transactions_remaining_reg[2]~593                                                                                                                                                             ; LCCOMB_X33_Y23_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_18_downstream_arbitrator:the_std_2s60_burst_18_downstream|r_0~141                                                                                                                                                      ; LCCOMB_X49_Y16_N8  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_18_upstream_arbitrator:the_std_2s60_burst_18_upstream|always3~0                                                                                                                                                        ; LCCOMB_X32_Y23_N20 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_18_upstream_arbitrator:the_std_2s60_burst_18_upstream|burstcount_fifo_for_std_2s60_burst_18_upstream_module:burstcount_fifo_for_std_2s60_burst_18_upstream|always0~1                                                   ; LCCOMB_X26_Y23_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_18_upstream_arbitrator:the_std_2s60_burst_18_upstream|burstcount_fifo_for_std_2s60_burst_18_upstream_module:burstcount_fifo_for_std_2s60_burst_18_upstream|always1~3                                                   ; LCCOMB_X27_Y23_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_18_upstream_arbitrator:the_std_2s60_burst_18_upstream|burstcount_fifo_for_std_2s60_burst_18_upstream_module:burstcount_fifo_for_std_2s60_burst_18_upstream|always2~1                                                   ; LCCOMB_X26_Y23_N4  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_18_upstream_arbitrator:the_std_2s60_burst_18_upstream|burstcount_fifo_for_std_2s60_burst_18_upstream_module:burstcount_fifo_for_std_2s60_burst_18_upstream|always4~3                                                   ; LCCOMB_X27_Y23_N10 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_18_upstream_arbitrator:the_std_2s60_burst_18_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_18_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_18_upstream|always1~3             ; LCCOMB_X25_Y23_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_18_upstream_arbitrator:the_std_2s60_burst_18_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_18_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_18_upstream|always7~0             ; LCCOMB_X25_Y23_N0  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|data_counter[3]~162                                                                                                                                                                             ; LCCOMB_X40_Y17_N24 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|enable_state_change~25                                                                                                                                                                          ; LCCOMB_X41_Y18_N24 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|pending_register_enable                                                                                                                                                                         ; LCCOMB_X41_Y18_N30 ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|read_address_offset[1]~134                                                                                                                                                                      ; LCCOMB_X40_Y16_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|transactions_remaining_reg[0]~96                                                                                                                                                                ; LCCOMB_X41_Y16_N8  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1:the_std_2s60_burst_1|transactions_remaining~0                                                                                                                                                                        ; LCCOMB_X41_Y18_N18 ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1_downstream_arbitrator:the_std_2s60_burst_1_downstream|r_0~301                                                                                                                                                        ; LCCOMB_X33_Y21_N12 ; 60      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|always3~0                                                                                                                                                          ; LCCOMB_X41_Y15_N12 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|burstcount_fifo_for_std_2s60_burst_1_upstream_module:burstcount_fifo_for_std_2s60_burst_1_upstream|always0~1                                                       ; LCCOMB_X41_Y15_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|burstcount_fifo_for_std_2s60_burst_1_upstream_module:burstcount_fifo_for_std_2s60_burst_1_upstream|always2~3                                                       ; LCCOMB_X41_Y15_N18 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream|always1~3                               ; LCCOMB_X40_Y15_N14 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_1_upstream_arbitrator:the_std_2s60_burst_1_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_1_upstream|always5~0                               ; LCCOMB_X37_Y14_N22 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2:the_std_2s60_burst_2|always15~0                                                                                                                                                                                      ; LCCOMB_X23_Y16_N18 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2:the_std_2s60_burst_2|data_counter[0]~143                                                                                                                                                                             ; LCCOMB_X23_Y16_N26 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2:the_std_2s60_burst_2|read_address_offset[2]~92                                                                                                                                                                       ; LCCOMB_X23_Y15_N30 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2:the_std_2s60_burst_2|state_idle                                                                                                                                                                                      ; LCFF_X23_Y16_N7    ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2:the_std_2s60_burst_2|transactions_remaining_reg[0]~209                                                                                                                                                               ; LCCOMB_X23_Y15_N28 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2_downstream_arbitrator:the_std_2s60_burst_2_downstream|r_0~67                                                                                                                                                         ; LCCOMB_X23_Y16_N28 ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|always3~0                                                                                                                                                          ; LCCOMB_X23_Y18_N12 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|burstcount_fifo_for_std_2s60_burst_2_upstream_module:burstcount_fifo_for_std_2s60_burst_2_upstream|always0~1                                                       ; LCCOMB_X21_Y18_N20 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|burstcount_fifo_for_std_2s60_burst_2_upstream_module:burstcount_fifo_for_std_2s60_burst_2_upstream|always1~3                                                       ; LCCOMB_X20_Y18_N20 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|burstcount_fifo_for_std_2s60_burst_2_upstream_module:burstcount_fifo_for_std_2s60_burst_2_upstream|always2~1                                                       ; LCCOMB_X21_Y18_N24 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|burstcount_fifo_for_std_2s60_burst_2_upstream_module:burstcount_fifo_for_std_2s60_burst_2_upstream|always4~1                                                       ; LCCOMB_X21_Y18_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|burstcount_fifo_for_std_2s60_burst_2_upstream_module:burstcount_fifo_for_std_2s60_burst_2_upstream|always6~3                                                       ; LCCOMB_X21_Y18_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_2_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_2_upstream|always1~3                 ; LCCOMB_X21_Y19_N6  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_2_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_2_upstream|always9~0                 ; LCCOMB_X23_Y17_N18 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_2_upstream_arbitrator:the_std_2s60_burst_2_upstream|std_2s60_burst_2_upstream_next_burst_count[5]~450                                                                                                                  ; LCCOMB_X23_Y17_N22 ; 42      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|data_counter[5]~304                                                                                                                                                                             ; LCCOMB_X28_Y15_N30 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|enable_state_change~112                                                                                                                                                                         ; LCCOMB_X25_Y14_N12 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|pending_register_enable                                                                                                                                                                         ; LCCOMB_X28_Y14_N2  ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|read_address_offset[0]~92                                                                                                                                                                       ; LCCOMB_X33_Y14_N20 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3:the_std_2s60_burst_3|transactions_remaining~0                                                                                                                                                                        ; LCCOMB_X30_Y14_N28 ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3_downstream_arbitrator:the_std_2s60_burst_3_downstream|r_0~161                                                                                                                                                        ; LCCOMB_X32_Y14_N30 ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|always3~0                                                                                                                                                          ; LCCOMB_X29_Y13_N18 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|burstcount_fifo_for_std_2s60_burst_3_upstream_module:burstcount_fifo_for_std_2s60_burst_3_upstream|always0~1                                                       ; LCCOMB_X30_Y13_N20 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|burstcount_fifo_for_std_2s60_burst_3_upstream_module:burstcount_fifo_for_std_2s60_burst_3_upstream|always1~3                                                       ; LCCOMB_X29_Y13_N20 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|burstcount_fifo_for_std_2s60_burst_3_upstream_module:burstcount_fifo_for_std_2s60_burst_3_upstream|always2~1                                                       ; LCCOMB_X30_Y13_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|burstcount_fifo_for_std_2s60_burst_3_upstream_module:burstcount_fifo_for_std_2s60_burst_3_upstream|always4~1                                                       ; LCCOMB_X30_Y13_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|burstcount_fifo_for_std_2s60_burst_3_upstream_module:burstcount_fifo_for_std_2s60_burst_3_upstream|always6~3                                                       ; LCCOMB_X30_Y13_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|comb~109                                                                                                                                                           ; LCCOMB_X37_Y14_N28 ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream|always1~3                               ; LCCOMB_X32_Y12_N22 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_3_upstream_arbitrator:the_std_2s60_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_3_upstream|always9~0                               ; LCCOMB_X36_Y12_N24 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4:the_std_2s60_burst_4|always15~0                                                                                                                                                                                      ; LCCOMB_X28_Y5_N8   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4:the_std_2s60_burst_4|data_counter[1]~261                                                                                                                                                                             ; LCCOMB_X27_Y13_N16 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4:the_std_2s60_burst_4|read_address_offset[1]~124                                                                                                                                                                      ; LCCOMB_X27_Y5_N4   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4:the_std_2s60_burst_4|state_idle                                                                                                                                                                                      ; LCFF_X27_Y12_N9    ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4:the_std_2s60_burst_4|transactions_remaining_reg[2]~581                                                                                                                                                               ; LCCOMB_X27_Y5_N6   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4_downstream_arbitrator:the_std_2s60_burst_4_downstream|r_0~170                                                                                                                                                        ; LCCOMB_X28_Y5_N6   ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream|always3~0                                                                                                                                                          ; LCCOMB_X26_Y10_N20 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream|burstcount_fifo_for_std_2s60_burst_4_upstream_module:burstcount_fifo_for_std_2s60_burst_4_upstream|always0~1                                                       ; LCCOMB_X25_Y16_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream|burstcount_fifo_for_std_2s60_burst_4_upstream_module:burstcount_fifo_for_std_2s60_burst_4_upstream|always1~3                                                       ; LCCOMB_X24_Y16_N16 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream|burstcount_fifo_for_std_2s60_burst_4_upstream_module:burstcount_fifo_for_std_2s60_burst_4_upstream|always2~1                                                       ; LCCOMB_X25_Y16_N10 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream|burstcount_fifo_for_std_2s60_burst_4_upstream_module:burstcount_fifo_for_std_2s60_burst_4_upstream|always4~1                                                       ; LCCOMB_X25_Y16_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream|burstcount_fifo_for_std_2s60_burst_4_upstream_module:burstcount_fifo_for_std_2s60_burst_4_upstream|always6~3                                                       ; LCCOMB_X24_Y16_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_4_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_4_upstream|always1~3                 ; LCCOMB_X27_Y13_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_4_upstream_arbitrator:the_std_2s60_burst_4_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_4_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_4_upstream|always9~0                 ; LCCOMB_X27_Y13_N18 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|data_counter[0]~207                                                                                                                                                                             ; LCCOMB_X34_Y11_N22 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|pending_register_enable                                                                                                                                                                         ; LCCOMB_X30_Y10_N20 ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5:the_std_2s60_burst_5|read_address_offset[2]~138                                                                                                                                                                      ; LCCOMB_X32_Y7_N24  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5_downstream_arbitrator:the_std_2s60_burst_5_downstream|r_0~166                                                                                                                                                        ; LCCOMB_X28_Y10_N8  ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|always3~0                                                                                                                                                          ; LCCOMB_X34_Y9_N6   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|burstcount_fifo_for_std_2s60_burst_5_upstream_module:burstcount_fifo_for_std_2s60_burst_5_upstream|always0~1                                                       ; LCCOMB_X32_Y9_N10  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|burstcount_fifo_for_std_2s60_burst_5_upstream_module:burstcount_fifo_for_std_2s60_burst_5_upstream|always1~3                                                       ; LCCOMB_X33_Y9_N4   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|burstcount_fifo_for_std_2s60_burst_5_upstream_module:burstcount_fifo_for_std_2s60_burst_5_upstream|always2~1                                                       ; LCCOMB_X32_Y9_N20  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|burstcount_fifo_for_std_2s60_burst_5_upstream_module:burstcount_fifo_for_std_2s60_burst_5_upstream|always4~1                                                       ; LCCOMB_X32_Y9_N12  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|burstcount_fifo_for_std_2s60_burst_5_upstream_module:burstcount_fifo_for_std_2s60_burst_5_upstream|always6~3                                                       ; LCCOMB_X33_Y9_N16  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream|always1~3                               ; LCCOMB_X32_Y13_N18 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_5_upstream_arbitrator:the_std_2s60_burst_5_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_5_upstream|always9~0                               ; LCCOMB_X34_Y13_N8  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6:the_std_2s60_burst_6|always15~0                                                                                                                                                                                      ; LCCOMB_X28_Y17_N4  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6:the_std_2s60_burst_6|data_counter[0]~321                                                                                                                                                                             ; LCCOMB_X26_Y17_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6:the_std_2s60_burst_6|read_address_offset[0]~120                                                                                                                                                                      ; LCCOMB_X28_Y17_N6  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6:the_std_2s60_burst_6|state_idle                                                                                                                                                                                      ; LCFF_X26_Y17_N27   ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6:the_std_2s60_burst_6|transactions_remaining_reg[1]~569                                                                                                                                                               ; LCCOMB_X27_Y17_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6_downstream_arbitrator:the_std_2s60_burst_6_downstream|r_0~79                                                                                                                                                         ; LCCOMB_X28_Y17_N2  ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|always3~0                                                                                                                                                          ; LCCOMB_X26_Y16_N6  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|burstcount_fifo_for_std_2s60_burst_6_upstream_module:burstcount_fifo_for_std_2s60_burst_6_upstream|always0~1                                                       ; LCCOMB_X27_Y16_N4  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|burstcount_fifo_for_std_2s60_burst_6_upstream_module:burstcount_fifo_for_std_2s60_burst_6_upstream|always1~3                                                       ; LCCOMB_X26_Y16_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|burstcount_fifo_for_std_2s60_burst_6_upstream_module:burstcount_fifo_for_std_2s60_burst_6_upstream|always2~1                                                       ; LCCOMB_X27_Y16_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|burstcount_fifo_for_std_2s60_burst_6_upstream_module:burstcount_fifo_for_std_2s60_burst_6_upstream|always4~3                                                       ; LCCOMB_X26_Y16_N14 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_6_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_6_upstream|always1~3                 ; LCCOMB_X25_Y20_N30 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_6_upstream_arbitrator:the_std_2s60_burst_6_upstream|rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_6_upstream_module:rdv_fifo_for_cpu_instruction_master_to_std_2s60_burst_6_upstream|always7~0                 ; LCCOMB_X25_Y20_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|data_counter[0]~158                                                                                                                                                                             ; LCCOMB_X28_Y16_N6  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|enable_state_change~25                                                                                                                                                                          ; LCCOMB_X34_Y16_N0  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|pending_register_enable                                                                                                                                                                         ; LCCOMB_X33_Y16_N26 ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|read_address_offset[1]~121                                                                                                                                                                      ; LCCOMB_X32_Y15_N20 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|transactions_remaining_reg[0]~96                                                                                                                                                                ; LCCOMB_X32_Y16_N22 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7:the_std_2s60_burst_7|transactions_remaining~0                                                                                                                                                                        ; LCCOMB_X32_Y16_N16 ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7_downstream_arbitrator:the_std_2s60_burst_7_downstream|r_0~89                                                                                                                                                         ; LCCOMB_X29_Y20_N8  ; 65      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|always3~0                                                                                                                                                          ; LCCOMB_X28_Y15_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|burstcount_fifo_for_std_2s60_burst_7_upstream_module:burstcount_fifo_for_std_2s60_burst_7_upstream|always0~1                                                       ; LCCOMB_X29_Y15_N20 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|burstcount_fifo_for_std_2s60_burst_7_upstream_module:burstcount_fifo_for_std_2s60_burst_7_upstream|always1~3                                                       ; LCCOMB_X29_Y15_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|burstcount_fifo_for_std_2s60_burst_7_upstream_module:burstcount_fifo_for_std_2s60_burst_7_upstream|always2~1                                                       ; LCCOMB_X29_Y15_N24 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|burstcount_fifo_for_std_2s60_burst_7_upstream_module:burstcount_fifo_for_std_2s60_burst_7_upstream|always4~3                                                       ; LCCOMB_X29_Y15_N0  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream|always1~3                               ; LCCOMB_X30_Y15_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_7_upstream_arbitrator:the_std_2s60_burst_7_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_7_upstream|always7~0                               ; LCCOMB_X34_Y14_N8  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_8_downstream_arbitrator:the_std_2s60_burst_8_downstream|r_0~212                                                                                                                                                        ; LCCOMB_X27_Y10_N22 ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_burst_9_downstream_arbitrator:the_std_2s60_burst_9_downstream|r_0~286                                                                                                                                                        ; LCCOMB_X29_Y10_N28 ; 76      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|data_out                                                                                                                                                       ; LCFF_X50_Y12_N25   ; 3558    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|data_out                                                                                                                                                       ; LCFF_X50_Y12_N25   ; 179     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sys_clk_timer:the_sys_clk_timer|always0~0                                                                                                                                                                                             ; LCCOMB_X27_Y21_N22 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sys_clk_timer:the_sys_clk_timer|always0~1                                                                                                                                                                                             ; LCCOMB_X27_Y20_N26 ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sys_clk_timer:the_sys_clk_timer|control_wr_strobe                                                                                                                                                                                     ; LCCOMB_X28_Y21_N24 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_wr_strobe                                                                                                                                                                                    ; LCCOMB_X28_Y21_N8  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_wr_strobe                                                                                                                                                                                    ; LCCOMB_X28_Y21_N30 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; std_2s60:inst|sys_clk_timer:the_sys_clk_timer|snap_strobe~13                                                                                                                                                                                        ; LCCOMB_X29_Y17_N30 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                             ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                     ; JTAG_X0_Y26_N1     ; 149     ; Global Clock         ; GCLK1            ; --                        ;
; sdram_pll:inst5|altpll:altpll_component|_clk0                                                                                                    ; PLL_6              ; 4267    ; Global Clock         ; GCLK5            ; --                        ;
; sdram_pll:inst5|altpll:altpll_component|_clk2                                                                                                    ; PLL_6              ; 69      ; Global Clock         ; GCLK7            ; --                        ;
; sdram_pll:inst5|altpll:altpll_component|_clk3                                                                                                    ; PLL_6              ; 80      ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                  ; LCFF_X23_Y25_N5    ; 57      ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                          ; LCFF_X23_Y26_N25   ; 13      ; Global Clock         ; GCLK0            ; --                        ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|dffpipe_c2e:rdaclr|dffe12a[0] ; LCFF_X77_Y28_N19   ; 14      ; Global Clock         ; GCLK11           ; --                        ;
; std_2s60:inst|reset_n_sources~1                                                                                                                  ; LCCOMB_X29_Y16_N16 ; 2       ; Global Clock         ; GCLK2            ; --                        ;
; std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|data_out                                                    ; LCFF_X50_Y12_N25   ; 3558    ; Global Clock         ; GCLK6            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; std_2s60:inst|cpu:the_cpu|A_mem_stall_nxt~171                                                                                                                                                                                         ; 580     ;
; std_2s60:inst|cpu:the_cpu|d_read                                                                                                                                                                                                      ; 194     ;
; std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|data_out                                                                                                                                         ; 178     ;
; std_2s60:inst|cpu:the_cpu|F_stall                                                                                                                                                                                                     ; 143     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[11]~2084                                                                                                                 ; 128     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[10]~2083                                                                                                                 ; 128     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[9]~2082                                                                                                                  ; 128     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[8]~2081                                                                                                                  ; 128     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[7]~2080                                                                                                                  ; 128     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[6]~2079                                                                                                                  ; 128     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[5]~2078                                                                                                                  ; 128     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[4]~2077                                                                                                                  ; 128     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[3]~2076                                                                                                                  ; 128     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[2]~2075                                                                                                                  ; 128     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[1]~2074                                                                                                                  ; 128     ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[0]~2073                                                                                                                  ; 128     ;
; std_2s60:inst|cpu:the_cpu|i_read                                                                                                                                                                                                      ; 123     ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                                                                                 ; 85      ;
; std_2s60:inst|cpu:the_cpu|E_ctrl_alu_subtract                                                                                                                                                                                         ; 84      ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|std_2s60_burst_15_downstream_qualified_request_sdram_s1~34                                                                                                                             ; 84      ;
; std_2s60:inst|cpu:the_cpu|d_write                                                                                                                                                                                                     ; 84      ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|std_2s60_burst_16_downstream_qualified_request_sdram_s1~39                                                                                                                             ; 83      ;
; std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[1]                                                                                                                                                                 ; 81      ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|valid_wreq                                                                                         ; 80      ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|valid_wreq                                                                                         ; 80      ;
; std_2s60:inst|std_2s60_burst_16_downstream_arbitrator:the_std_2s60_burst_16_downstream|r_0~102                                                                                                                                        ; 76      ;
; std_2s60:inst|std_2s60_burst_9_downstream_arbitrator:the_std_2s60_burst_9_downstream|r_0~286                                                                                                                                          ; 76      ;
; std_2s60:inst|sdram:the_sdram|m_state.010000000~68                                                                                                                                                                                    ; 75      ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~257                                                                                                                                               ; 75      ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~241                                                                                                                                               ; 75      ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~253                                                                                                                                               ; 74      ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~237                                                                                                                                               ; 74      ;
; std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|std_2s60_burst_4_downstream_qualified_request_ext_ram_s1~55                                                                                            ; 71      ;
; std_2s60:inst|std_2s60_burst_7_downstream_arbitrator:the_std_2s60_burst_7_downstream|r_0~89                                                                                                                                           ; 65      ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|valid_rreq                                                                                         ; 63      ;
; std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|std_2s60_burst_7_downstream_arbiterlock~56                                                                                                               ; 63      ;
; std_2s60:inst|sdram:the_sdram|m_state~204                                                                                                                                                                                             ; 62      ;
; std_2s60:inst|cpu:the_cpu|A_mem_bypass_pending                                                                                                                                                                                        ; 61      ;
; std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                          ; 61      ;
; std_2s60:inst|std_2s60_burst_5_downstream_arbitrator:the_std_2s60_burst_5_downstream|r_0~166                                                                                                                                          ; 61      ;
; std_2s60:inst|std_2s60_burst_1_downstream_arbitrator:the_std_2s60_burst_1_downstream|r_0~301                                                                                                                                          ; 60      ;
; std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]                                                                                                                          ; 60      ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[56]~610                                                                                                                                   ; 59      ;
; std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[56]~610                                                                                                                                   ; 59      ;
; std_2s60:inst|sdram:the_sdram|Selector45~205                                                                                                                                                                                          ; 59      ;
; std_2s60:inst|sdram:the_sdram|Selector45~203                                                                                                                                                                                          ; 59      ;
; std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|std_2s60_burst_0_downstream_qualified_request_cpu_jtag_debug_module~33                                                                                       ; 57      ;
; std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|std_2s60_burst_1_downstream_qualified_request_cpu_jtag_debug_module~38                                                                                       ; 56      ;
; std_2s60:inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                            ; 56      ;
; std_2s60:inst|std_2s60_burst_16_upstream_arbitrator:the_std_2s60_burst_16_upstream|rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream_module:rdv_fifo_for_cpu_data_master_to_std_2s60_burst_16_upstream|updated_one_count~232 ; 56      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF                             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|altsyncram_jm01:fifo_ram|ALTSYNCRAM                                                                                         ; M4K  ; Simple Dual Port ; Dual Clocks  ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 65536  ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 0     ; 16   ; 0      ; None                            ; M4K_X70_Y17, M4K_X70_Y8, M4K_X70_Y9, M4K_X70_Y11, M4K_X47_Y12, M4K_X70_Y19, M4K_X70_Y18, M4K_X70_Y16, M4K_X70_Y14, M4K_X70_Y13, M4K_X70_Y12, M4K_X70_Y10, M4K_X47_Y11, M4K_X70_Y15, M4K_X47_Y14, M4K_X47_Y13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf0|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|altsyncram_p4e1:FIFOram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 0     ; 32   ; 0      ; None                            ; M4K_X70_Y31, M4K_X70_Y42, M4K_X70_Y33, M4K_X70_Y36, M4K_X47_Y30, M4K_X70_Y38, M4K_X47_Y32, M4K_X47_Y26, M4K_X70_Y27, M4K_X47_Y33, M4K_X47_Y42, M4K_X70_Y25, M4K_X70_Y24, M4K_X70_Y30, M4K_X70_Y34, M4K_X70_Y39, M4K_X70_Y41, M4K_X47_Y34, M4K_X70_Y35, M4K_X47_Y29, M4K_X70_Y29, M4K_X47_Y31, M4K_X70_Y23, M4K_X70_Y40, M4K_X47_Y27, M4K_X47_Y28, M4K_X70_Y32, M4K_X70_Y28, M4K_X70_Y37, M4K_X47_Y40, M4K_X70_Y26, M4K_X47_Y41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|swBUF:buf1|scfifo:scfifo_component|scfifo_dd31:auto_generated|a_dpfifo_s431:dpfifo|altsyncram_p4e1:FIFOram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 0     ; 32   ; 0      ; None                            ; M4K_X47_Y8, M4K_X70_Y3, M4K_X39_Y2, M4K_X47_Y4, M4K_X39_Y3, M4K_X31_Y5, M4K_X39_Y7, M4K_X70_Y7, M4K_X39_Y5, M4K_X39_Y4, M4K_X47_Y10, M4K_X47_Y3, M4K_X39_Y8, M4K_X39_Y10, M4K_X47_Y9, M4K_X70_Y4, M4K_X47_Y5, M4K_X47_Y1, M4K_X70_Y5, M4K_X31_Y4, M4K_X70_Y6, M4K_X31_Y3, M4K_X47_Y6, M4K_X31_Y8, M4K_X39_Y1, M4K_X39_Y6, M4K_X47_Y7, M4K_X31_Y6, M4K_X31_Y9, M4K_X39_Y9, M4K_X47_Y2, M4K_X31_Y7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; std_2s60:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_lqh1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 32           ; 16384        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 16384                       ; 32                          ; 16384                       ; 32                          ; 524288              ; 0     ; 0    ; 1      ; None                            ; MRAM_X51_Y20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; std_2s60:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_aqh1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 12           ; 2048         ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 24576  ; 2048                        ; 12                          ; 2048                        ; 12                          ; 24576               ; 0     ; 6    ; 0      ; cpu_dc_tag_ram.mif              ; M4K_X39_Y24, M4K_X47_Y23, M4K_X47_Y25, M4K_X39_Y25, M4K_X39_Y23, M4K_X47_Y24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; std_2s60:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 0     ; 1    ; 0      ; None                            ; M4K_X39_Y16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_hae1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 32           ; 16384        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 16384                       ; 32                          ; 16384                       ; 32                          ; 524288              ; 0     ; 0    ; 1      ; None                            ; MRAM_X51_Y33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 18           ; 2048         ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 36864  ; 2048                        ; 18                          ; 2048                        ; 18                          ; 36864               ; 0     ; 9    ; 0      ; cpu_ic_tag_ram.mif              ; M4K_X47_Y38, M4K_X47_Y37, M4K_X47_Y35, M4K_X47_Y39, M4K_X39_Y39, M4K_X39_Y38, M4K_X39_Y36, M4K_X39_Y33, M4K_X39_Y35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_s892:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 0     ; 2    ; 0      ; cpu_ociram_default_contents.mif ; M4K_X31_Y24, M4K_X31_Y23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_oah1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0     ; 1    ; 0      ; cpu_rf_ram_a.mif                ; M4K_X39_Y29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_pah1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0     ; 1    ; 0      ; cpu_rf_ram_b.mif                ; M4K_X39_Y28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                            ; M512_X22_Y22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                            ; M512_X22_Y20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_oge1:auto_generated|ALTSYNCRAM                                                                                                                ; M4K  ; Single Port      ; Single Clock ; 16384        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 16384                       ; 32                          ; --                          ; --                          ; 524288              ; 0     ; 128  ; 0      ; ethernet_standard.hex           ; M4K_X8_Y18, M4K_X8_Y19, M4K_X8_Y21, M4K_X8_Y17, M4K_X8_Y26, M4K_X8_Y27, M4K_X31_Y44, M4K_X31_Y33, M4K_X8_Y16, M4K_X8_Y12, M4K_X8_Y11, M4K_X8_Y14, M4K_X31_Y28, M4K_X31_Y41, M4K_X31_Y18, M4K_X8_Y33, M4K_X8_Y47, M4K_X70_Y22, M4K_X39_Y49, M4K_X31_Y51, M4K_X31_Y37, M4K_X31_Y29, M4K_X39_Y19, M4K_X39_Y27, M4K_X70_Y20, M4K_X39_Y20, M4K_X70_Y21, M4K_X47_Y20, M4K_X47_Y43, M4K_X8_Y39, M4K_X8_Y46, M4K_X39_Y51, M4K_X8_Y42, M4K_X8_Y25, M4K_X39_Y32, M4K_X39_Y40, M4K_X39_Y30, M4K_X39_Y31, M4K_X39_Y37, M4K_X39_Y46, M4K_X31_Y19, M4K_X8_Y30, M4K_X31_Y20, M4K_X8_Y20, M4K_X8_Y29, M4K_X8_Y31, M4K_X8_Y22, M4K_X8_Y23, M4K_X47_Y44, M4K_X47_Y46, M4K_X8_Y36, M4K_X39_Y34, M4K_X31_Y32, M4K_X31_Y50, M4K_X31_Y26, M4K_X31_Y49, M4K_X39_Y47, M4K_X8_Y41, M4K_X39_Y43, M4K_X47_Y47, M4K_X47_Y17, M4K_X47_Y19, M4K_X47_Y18, M4K_X47_Y16, M4K_X47_Y49, M4K_X31_Y36, M4K_X31_Y25, M4K_X39_Y44, M4K_X39_Y17, M4K_X39_Y18, M4K_X47_Y15, M4K_X39_Y15, M4K_X31_Y10, M4K_X31_Y13, M4K_X31_Y17, M4K_X31_Y16, M4K_X8_Y10, M4K_X8_Y9, M4K_X8_Y13, M4K_X31_Y14, M4K_X31_Y38, M4K_X8_Y28, M4K_X8_Y40, M4K_X8_Y32, M4K_X39_Y11, M4K_X39_Y13, M4K_X39_Y12, M4K_X39_Y14, M4K_X31_Y27, M4K_X39_Y50, M4K_X31_Y35, M4K_X47_Y48, M4K_X39_Y22, M4K_X39_Y26, M4K_X47_Y36, M4K_X39_Y42, M4K_X31_Y47, M4K_X8_Y24, M4K_X31_Y45, M4K_X8_Y45, M4K_X31_Y40, M4K_X31_Y22, M4K_X31_Y30, M4K_X8_Y44, M4K_X47_Y21, M4K_X47_Y22, M4K_X39_Y21, M4K_X39_Y45, M4K_X31_Y12, M4K_X8_Y15, M4K_X31_Y11, M4K_X31_Y15, M4K_X39_Y48, M4K_X8_Y35, M4K_X8_Y34, M4K_X39_Y41, M4K_X31_Y34, M4K_X31_Y43, M4K_X31_Y48, M4K_X31_Y46, M4K_X8_Y37, M4K_X8_Y38, M4K_X47_Y45, M4K_X31_Y31, M4K_X31_Y42, M4K_X8_Y43, M4K_X31_Y39, M4K_X31_Y21 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                           ;
+----------------------------------+-------------+---------------------+-------------------+
; Statistic                        ; Number Used ; Available per Block ; Maximum Available ;
+----------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)       ; 0           ; 8                   ; 288               ;
; Simple Multipliers (18-bit)      ; 0           ; 4                   ; 144               ;
; Simple Multipliers (36-bit)      ; 1           ; 1                   ; 36                ;
; Multiply Accumulators (18-bit)   ; 0           ; 2                   ; 72                ;
; Two-Multipliers Adders (9-bit)   ; 0           ; 4                   ; 144               ;
; Two-Multipliers Adders (18-bit)  ; 0           ; 2                   ; 72                ;
; Four-Multipliers Adders (9-bit)  ; 0           ; 2                   ; 72                ;
; Four-Multipliers Adders (18-bit) ; 0           ; 1                   ; 36                ;
; Dynamic DSP Blocks               ; 0           ; 1                   ; 36                ;
; DSP Blocks                       ; 1           ; --                  ; 36                ;
; DSP Block 9-bit Elements         ; 8           ; 8                   ; 288               ;
; Signed Multipliers               ; 0           ; --                  ; --                ;
; Unsigned Multipliers             ; 0           ; --                  ; --                ;
; Mixed Sign Multipliers           ; 0           ; --                  ; --                ;
; Variable Sign Multipliers        ; 1           ; --                  ; --                ;
; Dedicated Shift Register Chains  ; 0           ; --                  ; --                ;
+----------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                            ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X35_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1 ;                            ; DSPMULT_X35_Y31_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
;    std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2 ;                            ; DSPMULT_X35_Y30_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
;    std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult3 ;                            ; DSPMULT_X35_Y29_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
;    std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult4 ;                            ; DSPMULT_X35_Y28_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+----------------------------------------------------------------------+
; Interconnect Usage Summary                                           ;
+-------------------------------------------+--------------------------+
; Interconnect Resource Type                ; Usage                    ;
+-------------------------------------------+--------------------------+
; Block interconnects                       ; 16,944 / 185,060 ( 9 % ) ;
; C16 interconnects                         ; 526 / 5,226 ( 10 % )     ;
; C4 interconnects                          ; 8,796 / 135,872 ( 6 % )  ;
; DPA clocks                                ; 0 / 8 ( 0 % )            ;
; DQS bus muxes                             ; 0 / 36 ( 0 % )           ;
; DQS-18 I/O buses                          ; 0 / 8 ( 0 % )            ;
; DQS-36 I/O buses                          ; 0 / 4 ( 0 % )            ;
; DQS-4 I/O buses                           ; 0 / 36 ( 0 % )           ;
; DQS-9 I/O buses                           ; 0 / 18 ( 0 % )           ;
; Differential I/O clocks                   ; 0 / 32 ( 0 % )           ;
; Direct links                              ; 1,936 / 185,060 ( 1 % )  ;
; Global clocks                             ; 9 / 16 ( 56 % )          ;
; Local interconnects                       ; 3,329 / 48,352 ( 7 % )   ;
; NDQS bus muxes                            ; 0 / 36 ( 0 % )           ;
; NDQS-18 I/O buses                         ; 0 / 8 ( 0 % )            ;
; NDQS-36 I/O buses                         ; 0 / 4 ( 0 % )            ;
; NDQS-4 I/O buses                          ; 0 / 36 ( 0 % )           ;
; NDQS-9 I/O buses                          ; 0 / 18 ( 0 % )           ;
; PLL transmitter or receiver load enables  ; 0 / 16 ( 0 % )           ;
; PLL transmitter or receiver synch. clocks ; 0 / 16 ( 0 % )           ;
; R24 interconnects                         ; 610 / 5,202 ( 12 % )     ;
; R24/C16 interconnect drivers              ; 922 / 15,912 ( 6 % )     ;
; R4 interconnects                          ; 13,159 / 212,368 ( 6 % ) ;
; Regional clocks                           ; 0 / 32 ( 0 % )           ;
+-------------------------------------------+--------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 7.22) ; Number of LABs  (Total = 590) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 23                            ;
; 2                                          ; 17                            ;
; 3                                          ; 12                            ;
; 4                                          ; 9                             ;
; 5                                          ; 10                            ;
; 6                                          ; 19                            ;
; 7                                          ; 34                            ;
; 8                                          ; 466                           ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.51) ; Number of LABs  (Total = 590) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 480                           ;
; 1 Clock                            ; 524                           ;
; 1 Clock enable                     ; 205                           ;
; 1 Sync. clear                      ; 42                            ;
; 1 Sync. load                       ; 66                            ;
; 2 Async. clears                    ; 5                             ;
; 2 Clock enables                    ; 101                           ;
; 2 Clocks                           ; 18                            ;
; 3 Clock enables                    ; 37                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.38) ; Number of LABs  (Total = 590) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 4                             ;
; 1                                            ; 15                            ;
; 2                                            ; 18                            ;
; 3                                            ; 5                             ;
; 4                                            ; 7                             ;
; 5                                            ; 6                             ;
; 6                                            ; 8                             ;
; 7                                            ; 6                             ;
; 8                                            ; 14                            ;
; 9                                            ; 12                            ;
; 10                                           ; 15                            ;
; 11                                           ; 10                            ;
; 12                                           ; 21                            ;
; 13                                           ; 24                            ;
; 14                                           ; 35                            ;
; 15                                           ; 25                            ;
; 16                                           ; 47                            ;
; 17                                           ; 43                            ;
; 18                                           ; 45                            ;
; 19                                           ; 30                            ;
; 20                                           ; 35                            ;
; 21                                           ; 36                            ;
; 22                                           ; 27                            ;
; 23                                           ; 21                            ;
; 24                                           ; 22                            ;
; 25                                           ; 14                            ;
; 26                                           ; 15                            ;
; 27                                           ; 4                             ;
; 28                                           ; 11                            ;
; 29                                           ; 5                             ;
; 30                                           ; 1                             ;
; 31                                           ; 3                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.92) ; Number of LABs  (Total = 590) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 4                             ;
; 1                                               ; 40                            ;
; 2                                               ; 35                            ;
; 3                                               ; 23                            ;
; 4                                               ; 43                            ;
; 5                                               ; 38                            ;
; 6                                               ; 43                            ;
; 7                                               ; 49                            ;
; 8                                               ; 60                            ;
; 9                                               ; 43                            ;
; 10                                              ; 49                            ;
; 11                                              ; 33                            ;
; 12                                              ; 36                            ;
; 13                                              ; 28                            ;
; 14                                              ; 23                            ;
; 15                                              ; 19                            ;
; 16                                              ; 12                            ;
; 17                                              ; 6                             ;
; 18                                              ; 2                             ;
; 19                                              ; 4                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.85) ; Number of LABs  (Total = 590) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 1                             ;
; 3                                            ; 7                             ;
; 4                                            ; 7                             ;
; 5                                            ; 13                            ;
; 6                                            ; 22                            ;
; 7                                            ; 17                            ;
; 8                                            ; 17                            ;
; 9                                            ; 19                            ;
; 10                                           ; 21                            ;
; 11                                           ; 22                            ;
; 12                                           ; 19                            ;
; 13                                           ; 23                            ;
; 14                                           ; 21                            ;
; 15                                           ; 14                            ;
; 16                                           ; 21                            ;
; 17                                           ; 30                            ;
; 18                                           ; 25                            ;
; 19                                           ; 33                            ;
; 20                                           ; 12                            ;
; 21                                           ; 18                            ;
; 22                                           ; 17                            ;
; 23                                           ; 20                            ;
; 24                                           ; 24                            ;
; 25                                           ; 11                            ;
; 26                                           ; 16                            ;
; 27                                           ; 14                            ;
; 28                                           ; 18                            ;
; 29                                           ; 14                            ;
; 30                                           ; 12                            ;
; 31                                           ; 14                            ;
; 32                                           ; 15                            ;
; 33                                           ; 14                            ;
; 34                                           ; 13                            ;
; 35                                           ; 10                            ;
; 36                                           ; 14                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 31    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 23    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                                ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                         ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                         ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                         ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks            ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks                   ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks                   ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O       ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O       ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O       ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O       ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O       ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O       ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O       ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O       ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O       ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000032 ; I/O Properties Checks for Multiple I/Os ; I/O registers and SERDES should not be used at the same XY location.                                 ; Critical ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks                 ; Current density for consecutive I/Os should not exceed 250mA for row I/Os and 250mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks              ; Single-ended outputs should be 1 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000037 ; SI Related Distance Checks              ; Single-ended I/O and differential I/O should not coexist in a PLL output I/O bank.                   ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000038 ; SI Related SSO Limit Checks             ; Single-ended outputs and High-speed LVDS should not coexist in an I/O bank.                          ; High     ; No High-speed LVDS found.                                                ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks             ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Inapplicable ; IO_000040 ; SI Related SSO Limit Checks             ; The total drive strength of single ended outputs in a DPA bank should not exceed 120mA.              ; High     ; No DPA found.                                                            ; I/O  ;                   ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules             ; IO_000001 ; IO_000002 ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000032    ; IO_000033 ; IO_000034    ; IO_000037    ; IO_000038    ; IO_000042    ; IO_000040    ;
+-----------------------+-----------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Total Pass            ; 188       ; 188       ; 188       ; 0            ; 0            ; 188       ; 188       ; 0            ; 188       ; 188       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 188       ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked       ; 0         ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable    ; 0         ; 0         ; 0         ; 188          ; 188          ; 0         ; 0         ; 188          ; 0         ; 0         ; 188          ; 188          ; 188          ; 188          ; 188          ; 188          ; 188          ; 188          ; 188          ; 188          ; 188          ; 188          ; 188          ; 188          ; 188          ; 0         ; 188          ; 188          ; 188          ; 188          ; 188          ;
; Total Fail            ; 0         ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ENET_ADS_N            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ENET_AEN              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK             ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_WP_N            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_OE_N            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[3]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[2]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[1]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[0]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_RW_N            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ENET_IOR_N            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ENET_IOW_N            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_OE_N             ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_CS_N             ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_WE_N             ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CAS_N           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE             ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CS_N            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_N           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_WE_N            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_CS_N            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CLK               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Display_7_Segment[7]  ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Display_7_Segment[6]  ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Display_7_Segment[5]  ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Display_7_Segment[4]  ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Display_7_Segment[3]  ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Display_7_Segment[2]  ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Display_7_Segment[1]  ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Display_7_Segment[0]  ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ENET_BE_N[3]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ENET_BE_N[2]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ENET_BE_N[1]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ENET_BE_N[0]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[23]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[22]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[21]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[20]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[19]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[18]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[17]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[16]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[15]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[14]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[13]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[12]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[11]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[10]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[9]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[8]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[7]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[6]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[5]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[4]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[3]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[2]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[1]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_A[0]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[3]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[2]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[1]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[0]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[19]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[18]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[17]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[16]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[15]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[14]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[13]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[12]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[11]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[10]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[9]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[8]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[7]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[6]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[5]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[4]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[3]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[2]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_A[1]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_BE_N[3]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_BE_N[2]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_BE_N[1]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_BE_N[0]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo   ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PLD_RECONFIGREQ_N     ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_D[7]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_D[6]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_D[5]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_D[4]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_D[3]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_D[2]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_D[1]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_D[0]            ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[31]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[30]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[29]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[28]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[27]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[26]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[25]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[24]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[23]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[22]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[21]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[20]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[19]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[18]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[17]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[16]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[15]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[14]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[13]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[12]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[11]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[10]              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[9]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[8]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[7]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[6]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[5]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[4]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[3]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[2]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[1]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SE_D[0]               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[31]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[30]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[29]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[28]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[27]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[26]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[25]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[24]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[23]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[22]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[21]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[20]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[19]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[18]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[17]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[16]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PLD_CLOCKINPUT[1]     ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms   ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck   ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi   ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_ntrst ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PLD_CLEAR_N           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ENET_INTRQ[0]         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[11]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[10]          ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[9]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[8]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[7]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[6]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[5]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DATA[4]           ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+-----------------------+-----------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Passive Serial      ;
; Error detection CRC                          ; Off                 ;
; Configuration Voltage Level                  ; Auto                ;
; Force Configuration Voltage Level            ; Off                 ;
; nWS, nRS, nCS, CS                            ; Unreserved          ;
; RDYnBUSY                                     ; Unreserved          ;
; Data[7..1]                                   ; Unreserved          ;
; Data[0]                                      ; Unreserved          ;
; ASDO,nCSO                                    ; Unreserved          ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+--------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                  ;
+--------------------------------------------------------------------------+-----------------------------+
; Name                                                                     ; Value                       ;
+--------------------------------------------------------------------------+-----------------------------+
; Mid Wire Use - Fit Attempt 1                                             ; 7                           ;
; Mid Slack - Fit Attempt 1                                                ; -126                        ;
; Internal Atom Count - Fit Attempt 1                                      ; 9612                        ;
; LE/ALM Count - Fit Attempt 1                                             ; 3858                        ;
; LAB Count - Fit Attempt 1                                                ; 594                         ;
; Outputs per Lab - Fit Attempt 1                                          ; 7.345                       ;
; Inputs per LAB - Fit Attempt 1                                           ; 16.754                      ;
; Global Inputs per LAB - Fit Attempt 1                                    ; 1.877                       ;
; LAB Constraint 'CE + async load' - Fit Attempt 1                         ; 0:94;1:255;2:166;3:79       ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1            ; 0:502;1:92                  ;
; LAB Constraint 'non-global controls' - Fit Attempt 1                     ; 0:82;1:177;2:221;3:102;4:12 ;
; LAB Constraint 'deterministic LABSMUXA/LABSMUXB overuse' - Fit Attempt 1 ; 0:87;1:201;2:205;3:99;4:2   ;
; LAB Constraint 'deterministic LABSMUXE/LABSMUXF overuse' - Fit Attempt 1 ; 0:89;1:223;2:196;3:78;4:8   ;
; LAB Constraint 'global controls' - Fit Attempt 1                         ; 0:24;1:36;2:526;3:5;4:3     ;
; LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1       ; 0:594                       ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1              ; 0:24;1:190;2:174;3:206      ;
; LAB Constraint 'clock constraint' - Fit Attempt 1                        ; 0:24;1:548;2:22             ;
; LAB Constraint 'carry chain tie-off constraint' - Fit Attempt 1          ; 0:522;1:44;2:28             ;
; LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1         ; 0:594                       ;
; LAB Constraint 'aload_aclr pair' - Fit Attempt 1                         ; 0:24;1:535;2:35             ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1                  ; 0:254;1:340                 ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1              ; 0:551;1:43                  ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1                ; 0:576;1:18                  ;
; LEs in Chains - Fit Attempt 1                                            ; 575                         ;
; LEs in Long Chains - Fit Attempt 1                                       ; 216                         ;
; LABs with Chains - Fit Attempt 1                                         ; 72                          ;
; LABs with Multiple Chains - Fit Attempt 1                                ; 3                           ;
; Time - Fit Attempt 1                                                     ; 25                          ;
; Time in tsm_tan.dll - Fit Attempt 1                                      ; 1.501                       ;
+--------------------------------------------------------------------------+-----------------------------+


+------------------------------------------------+
; Advanced Data - Placement                      ;
+--------------------------------------+---------+
; Name                                 ; Value   ;
+--------------------------------------+---------+
; Early Wire Use - Fit Attempt 1       ; 4       ;
; Early Slack - Fit Attempt 1          ; -4998   ;
; Mid Wire Use - Fit Attempt 1         ; 7       ;
; Mid Slack - Fit Attempt 1            ; -921    ;
; Late Wire Use - Fit Attempt 1        ; 7       ;
; Late Slack - Fit Attempt 1           ; -992    ;
; Peak Regional Wire - Fit Attempt 1   ; 35.104  ;
; Time - Fit Attempt 1                 ; 669     ;
; Time in fit_fsyn.dll - Fit Attempt 1 ; 544.703 ;
; Time in tsm_tan.dll - Fit Attempt 1  ; 124.508 ;
+--------------------------------------+---------+


+----------------------------------------------+
; Advanced Data - Routing                      ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Early Slack - Fit Attempt 1         ; 894    ;
; Early Wire Use - Fit Attempt 1      ; 8      ;
; Peak Regional Wire - Fit Attempt 1  ; 29     ;
; Mid Slack - Fit Attempt 1           ; -25    ;
; Late Slack - Fit Attempt 1          ; -25    ;
; Late Wire Use - Fit Attempt 1       ; 8      ;
; Time - Fit Attempt 1                ; 46     ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 16.126 ;
+-------------------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Dec 07 18:39:07 2009
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off standard -c standard
Info: Selected device EP2S60F1020C3 for design "standard"
Info: Implemented PLL "sdram_pll:inst5|altpll:altpll_component|pll" as Enhanced PLL type
    Info: Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for sdram_pll:inst5|altpll:altpll_component|_clk0 port
    Info: Implementing clock multiplication of 8, clock division of 5, and phase shift of -203 degrees (-3516 ps) for sdram_pll:inst5|altpll:altpll_component|_clk1 port
    Info: Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for sdram_pll:inst5|altpll:altpll_component|_clk2 port
    Info: Implementing clock multiplication of 1, clock division of 40, and phase shift of 0 degrees (0 ps) for sdram_pll:inst5|altpll:altpll_component|_clk3 port
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2S60F1020C3ES is compatible
    Info: Device EP2S90F1020C3 is compatible
    Info: Device EP2S130F1020C3 is compatible
    Info: Device EP2S180F1020C3 is compatible
Info: DATA[0] dual-purpose pin not reserved
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Fitter is using the Classic Timing Analyzer
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Automatically promoted node sdram_pll:inst5|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_6)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info: Automatically promoted node sdram_pll:inst5|altpll:altpll_component|_clk1 (placed in counter C3 of PLL_6)
    Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X41_Y0_N7
Info: Automatically promoted node sdram_pll:inst5|altpll:altpll_component|_clk2 (placed in counter C2 of PLL_6)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info: Automatically promoted node sdram_pll:inst5|altpll:altpll_component|_clk3 (placed in counter C1 of PLL_6)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node std_2s60:inst|sdram:the_sdram|active_addr[18]
        Info: Destination node std_2s60:inst|sdram:the_sdram|active_addr[8]
        Info: Destination node std_2s60:inst|sdram:the_sdram|active_addr[21]
        Info: Destination node std_2s60:inst|sdram:the_sdram|active_addr[12]
        Info: Destination node std_2s60:inst|sdram:the_sdram|active_addr[16]
        Info: Destination node std_2s60:inst|sdram:the_sdram|active_addr[13]
        Info: Destination node std_2s60:inst|sdram:the_sdram|active_addr[10]
        Info: Destination node std_2s60:inst|sdram:the_sdram|active_addr[19]
        Info: Destination node std_2s60:inst|sdram:the_sdram|active_addr[15]
        Info: Destination node std_2s60:inst|sdram:the_sdram|active_addr[17]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node sld_hub:sld_hub_inst|CLR_SIGNAL 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node std_2s60:inst|ad_buf:the_ad_buf|adBUF:the_adBUF|adFIFO:crossclk|dcfifo:dcfifo_component|dcfifo_rtk1:auto_generated|dffpipe_c2e:rdaclr|dffe12a[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~427
        Info: Destination node sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5
Info: Automatically promoted node std_2s60:inst|reset_n_sources~1 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Info: Ignoring invalid fast I/O register assignments
Info: Finished register packing
    Extra Info: Packed 297 registers into blocks of type I/O
    Extra Info: Created 110 register duplicates
Warning: PLL "sdram_pll:inst5|altpll:altpll_component|pll" output port clk[2] feeds output pin "ADC_CLK" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 8 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:02:40
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "CF_POWER" is assigned to location or region, but does not exist in design
    Warning: Node "Display_7_Segment[10]" is assigned to location or region, but does not exist in design
    Warning: Node "Display_7_Segment[11]" is assigned to location or region, but does not exist in design
    Warning: Node "Display_7_Segment[12]" is assigned to location or region, but does not exist in design
    Warning: Node "Display_7_Segment[13]" is assigned to location or region, but does not exist in design
    Warning: Node "Display_7_Segment[14]" is assigned to location or region, but does not exist in design
    Warning: Node "Display_7_Segment[15]" is assigned to location or region, but does not exist in design
    Warning: Node "Display_7_Segment[8]" is assigned to location or region, but does not exist in design
    Warning: Node "Display_7_Segment[9]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATACS_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_IOCHRDY" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_LDEV_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_SRDY_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_W_R_N" is assigned to location or region, but does not exist in design
    Warning: Node "INIT_DONE" is assigned to location or region, but does not exist in design
    Warning: Node "LCD[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_E" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "MICTOR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "MICTOR[20]" is assigned to location or region, but does not exist in design
    Warning: Node "MICTOR[21]" is assigned to location or region, but does not exist in design
    Warning: Node "MICTOR[22]" is assigned to location or region, but does not exist in design
    Warning: Node "MICTOR[23]" is assigned to location or region, but does not exist in design
    Warning: Node "MICTOR[24]" is assigned to location or region, but does not exist in design
    Warning: Node "PLD_CLKOUT" is assigned to location or region, but does not exist in design
    Warning: Node "PLD_CLOCKINPUT[2]" is assigned to location or region, but does not exist in design
    Warning: Node "PLD_MICTORCLK" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO1_CLKIN" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_CLKIN" is assigned to location or region, but does not exist in design
    Warning: Node "RXD[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[32]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[33]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[34]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[35]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[36]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[37]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[38]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[39]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[40]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[41]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[42]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[43]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[44]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[45]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[46]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[47]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[48]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[49]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[50]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[51]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[52]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[53]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[54]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[55]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[56]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[57]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[58]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[59]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[60]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[61]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[62]" is assigned to location or region, but does not exist in design
    Warning: Node "SDRAM_DQ[63]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[10]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[11]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[12]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[13]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[14]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[15]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[16]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[17]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[8]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DATA[9]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_TRIGOUT" is assigned to location or region, but does not exist in design
    Warning: Node "TXD[1]" is assigned to location or region, but does not exist in design
    Warning: Node "USER_PB[0]" is assigned to location or region, but does not exist in design
    Warning: Node "USER_PB[1]" is assigned to location or region, but does not exist in design
    Warning: Node "USER_PB[2]" is assigned to location or region, but does not exist in design
    Warning: Node "USER_PB[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_BLANK_n" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_CLOCK" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_HSYNC" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_VSYNC" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:03:20
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:25
Info: Fitter placement operations beginning
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 630 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 165 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm fanout splitting
Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 99 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:09:04
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:11:09
Info: Estimated most critical path is register to register delay of 5.845 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y8; Fanout = 6; REG Node = 'std_2s60:inst|std_2s60_burst_9:the_std_2s60_burst_9|reg_downstream_read'
    Info: 2: + IC(0.244 ns) + CELL(0.545 ns) = 0.789 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~226'
    Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.824 ns; Loc. = LAB_X29_Y8; Fanout = 1; COMB Node = 'std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~230'
    Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.859 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~234'
    Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.894 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~238'
    Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.929 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~242'
    Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.964 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~246'
    Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.999 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~250'
    Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 1.124 ns; Loc. = LAB_X29_Y8; Fanout = 73; COMB Node = 'std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~253'
    Info: 10: + IC(0.128 ns) + CELL(0.272 ns) = 1.524 ns; Loc. = LAB_X29_Y8; Fanout = 39; COMB Node = 'std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|outgoing_ext_ram_bus_data~5377'
    Info: 11: + IC(0.774 ns) + CELL(0.272 ns) = 2.570 ns; Loc. = LAB_X30_Y4; Fanout = 1; COMB Node = 'std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|outgoing_ext_ram_bus_data~5383'
    Info: 12: + IC(2.997 ns) + CELL(0.278 ns) = 5.845 ns; Loc. = IOC_X76_Y0_N1; Fanout = 1; REG Node = 'std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[29]'
    Info: Total cell delay = 1.702 ns ( 29.12 % )
    Info: Total interconnect delay = 4.143 ns ( 70.88 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 6% of the available device resources
    Info: Peak interconnect usage is 28% of the available device resources in the region that extends from location X33_Y13 to location X44_Y25
Info: Fitter routing operations ending: elapsed time is 00:00:46
Info: Duplicated 19 combinational logic cells to improve design speed or routability
Info: Started post-fitting delay annotation
Warning: Found 168 output pins without output pin load capacitance assignment
    Info: Pin "ENET_ADS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_AEN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_WP_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_RW_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_IOR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_IOW_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ADC_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Display_7_Segment[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Display_7_Segment[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Display_7_Segment[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Display_7_Segment[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Display_7_Segment[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Display_7_Segment[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Display_7_Segment[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Display_7_Segment[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_BE_N[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_BE_N[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_BE_N[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_BE_N[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_BA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_BA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQM[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQM[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQM[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQM[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_A[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_BE_N[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_BE_N[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_BE_N[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_BE_N[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PLD_RECONFIGREQ_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SE_D[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Following 12 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin ENET_ADS_N has GND driving its datain port
    Info: Pin ENET_AEN has GND driving its datain port
    Info: Pin FLASH_WP_N has VCC driving its datain port
    Info: Pin SDRAM_CKE has VCC driving its datain port
    Info: Pin Display_7_Segment[7] has VCC driving its datain port
    Info: Pin Display_7_Segment[6] has GND driving its datain port
    Info: Pin Display_7_Segment[5] has GND driving its datain port
    Info: Pin Display_7_Segment[4] has GND driving its datain port
    Info: Pin Display_7_Segment[3] has VCC driving its datain port
    Info: Pin Display_7_Segment[2] has GND driving its datain port
    Info: Pin Display_7_Segment[1] has GND driving its datain port
    Info: Pin Display_7_Segment[0] has GND driving its datain port
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|time_to_write~102
        Info: Type bidirectional pin SE_D[12] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[21] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[30] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[23] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[16] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[0] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[25] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[9] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[18] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[27] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[11] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[20] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[4] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[29] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[13] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[22] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[31] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[15] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[24] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[8] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[17] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[1] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[26] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[10] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[19] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[3] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[28] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[5] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SE_D[14] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: std_2s60:inst|sdram:the_sdram|always5~0
        Info: Type bidirectional pin SDRAM_DQ[12] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[21] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[30] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[23] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[16] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[0] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[25] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[9] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[18] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[27] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[11] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[20] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[4] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[29] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[13] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[22] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[31] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[15] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[24] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[8] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[17] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[1] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[26] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[10] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[19] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[3] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[28] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[5] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin SDRAM_DQ[14] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_in_a_write_cycle~1
        Info: Type bidirectional pin FLASH_D[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FLASH_D[0] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FLASH_D[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FLASH_D[4] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FLASH_D[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FLASH_D[1] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FLASH_D[3] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FLASH_D[5] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|data_dir
        Info: Type bidirectional pin PLD_RECONFIGREQ_N uses the 3.3-V LVTTL I/O standard
Info: Generated suppressed messages file H:/Project/Ethernet/standard.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 136 warnings
    Info: Peak virtual memory: 332 megabytes
    Info: Processing ended: Mon Dec 07 18:55:54 2009
    Info: Elapsed time: 00:16:47
    Info: Total CPU time (on all processors): 00:16:45


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in H:/Project/Ethernet/standard.fit.smsg.


