# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do DE2_NET_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlib system_0
# vmap system_0 system_0
# Modifying modelsim.ini
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis {C:/vhdl_fpu/DE2_NET/system_0/synthesis/system_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0
# 
# Top level modules:
# 	system_0
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SRAM_16Bit_512K.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SRAM_16Bit_512K
# 
# Top level modules:
# 	SRAM_16Bit_512K
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SEG7_LUT.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SEG7_LUT
# 
# Top level modules:
# 	SEG7_LUT
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/SEG7_LUT_8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SEG7_LUT_8
# 
# Top level modules:
# 	SEG7_LUT_8
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DM9000A_IF
# 
# Top level modules:
# 	DM9000A_IF
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/Img_RAM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Img_RAM
# 
# Top level modules:
# 	Img_RAM
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VGA_NIOS_CTRL
# 
# Top level modules:
# 	VGA_NIOS_CTRL
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VGA_OSD_RAM
# 
# Top level modules:
# 	VGA_OSD_RAM
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AUDIO_DAC_FIFO
# 
# Top level modules:
# 	AUDIO_DAC_FIFO
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FIFO_16_256
# 
# Top level modules:
# 	FIFO_16_256
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sysid_qsys_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_sysid_qsys_0
# 
# Top level modules:
# 	system_0_sysid_qsys_0
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_cfi_flash_0
# 
# Top level modules:
# 	system_0_cfi_flash_0
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_tri_state_bridge_0_pinSharer_0
# 
# Top level modules:
# 	system_0_tri_state_bridge_0_pinSharer_0
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ISP1362_IF
# 
# Top level modules:
# 	ISP1362_IF
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_SD_CLK.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_SD_CLK
# 
# Top level modules:
# 	system_0_SD_CLK
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_SD_DAT.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_SD_DAT
# 
# Top level modules:
# 	system_0_SD_DAT
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_switch_pio.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_switch_pio
# 
# Top level modules:
# 	system_0_switch_pio
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_button_pio.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_button_pio
# 
# Top level modules:
# 	system_0_button_pio
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_led_green.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_led_green
# 
# Top level modules:
# 	system_0_led_green
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_led_red.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_led_red
# 
# Top level modules:
# 	system_0_led_red
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_lcd_16207_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_lcd_16207_0
# 
# Top level modules:
# 	system_0_lcd_16207_0
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_timer_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_timer_0
# 
# Top level modules:
# 	system_0_timer_0
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_uart_0_tx
# -- Compiling module system_0_uart_0_rx_stimulus_source
# -- Compiling module system_0_uart_0_rx
# -- Compiling module system_0_uart_0_regs
# -- Compiling module system_0_uart_0
# 
# Top level modules:
# 	system_0_uart_0
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_jtag_uart_0_sim_scfifo_w
# -- Compiling module system_0_jtag_uart_0_scfifo_w
# -- Compiling module system_0_jtag_uart_0_sim_scfifo_r
# -- Compiling module system_0_jtag_uart_0_scfifo_r
# -- Compiling module system_0_jtag_uart_0
# 
# Top level modules:
# 	system_0_jtag_uart_0
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_epcs_controller_sub
# -- Compiling module tornado_system_0_epcs_controller_atom
# -- Compiling module system_0_epcs_controller
# 
# Top level modules:
# 	system_0_epcs_controller
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_sdram_0_input_efifo_module
# -- Compiling module system_0_sdram_0
# 
# Top level modules:
# 	system_0_sdram_0
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_sdram_0_test_component_ram_module
# -- Compiling module system_0_sdram_0_test_component
# 
# Top level modules:
# 	system_0_sdram_0_test_component
# vlog -vlog01compat -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VGA_Controller
# 
# Top level modules:
# 	VGA_Controller
# vlog -vlog01compat -work work +incdir+C:/vhdl_fpu/DE2_NET {C:/vhdl_fpu/DE2_NET/I2C_AV_Config.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module I2C_AV_Config
# 
# Top level modules:
# 	I2C_AV_Config
# vlog -vlog01compat -work work +incdir+C:/vhdl_fpu/DE2_NET {C:/vhdl_fpu/DE2_NET/I2C_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module I2C_Controller
# 
# Top level modules:
# 	I2C_Controller
# vlog -vlog01compat -work work +incdir+C:/vhdl_fpu/DE2_NET {C:/vhdl_fpu/DE2_NET/SDRAM_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SDRAM_PLL
# 
# Top level modules:
# 	SDRAM_PLL
# vlog -vlog01compat -work work +incdir+C:/vhdl_fpu/DE2_NET {C:/vhdl_fpu/DE2_NET/Audio_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Audio_PLL
# 
# Top level modules:
# 	Audio_PLL
# vlog -vlog01compat -work work +incdir+C:/vhdl_fpu/DE2_NET {C:/vhdl_fpu/DE2_NET/de2_net.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DE2_NET
# 
# Top level modules:
# 	DE2_NET
# vlog -vlog01compat -work work +incdir+C:/vhdl_fpu/DE2_NET {C:/vhdl_fpu/DE2_NET/reset_delay.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Reset_Delay
# ** Warning: C:/vhdl_fpu/DE2_NET/reset_delay.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	Reset_Delay
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_irq_mapper
# 
# Top level modules:
# 	system_0_irq_mapper
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_rsp_xbar_mux_001
# 
# Top level modules:
# 	system_0_rsp_xbar_mux_001
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_rsp_xbar_mux
# 
# Top level modules:
# 	system_0_rsp_xbar_mux
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux_006.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_rsp_xbar_demux_006
# 
# Top level modules:
# 	system_0_rsp_xbar_demux_006
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_rsp_xbar_demux
# 
# Top level modules:
# 	system_0_rsp_xbar_demux
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_cmd_xbar_mux
# 
# Top level modules:
# 	system_0_cmd_xbar_mux
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_cmd_xbar_demux_001
# 
# Top level modules:
# 	system_0_cmd_xbar_demux_001
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_cmd_xbar_demux
# 
# Top level modules:
# 	system_0_cmd_xbar_demux
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# -- Compiling module altera_merlin_burst_adapter_full
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_traffic_limiter
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_024.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_id_router_024_default_decode
# -- Compiling module system_0_id_router_024
# 
# Top level modules:
# 	system_0_id_router_024
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_id_router_006_default_decode
# -- Compiling module system_0_id_router_006
# 
# Top level modules:
# 	system_0_id_router_006
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_id_router_003_default_decode
# -- Compiling module system_0_id_router_003
# 
# Top level modules:
# 	system_0_id_router_003
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_id_router_001_default_decode
# -- Compiling module system_0_id_router_001
# 
# Top level modules:
# 	system_0_id_router_001
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_id_router_default_decode
# -- Compiling module system_0_id_router
# 
# Top level modules:
# 	system_0_id_router
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_addr_router_001_default_decode
# -- Compiling module system_0_addr_router_001
# 
# Top level modules:
# 	system_0_addr_router_001
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_addr_router_default_decode
# -- Compiling module system_0_addr_router
# 
# Top level modules:
# 	system_0_addr_router
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv(584): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv(469): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv(470): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_tristate_controller_aggregator
# 
# Top level modules:
# 	altera_tristate_controller_aggregator
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_tristate_controller_translator
# 
# Top level modules:
# 	altera_tristate_controller_translator
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_std_arbitrator_core
# -- Compiling module altera_merlin_std_arb_adder
# 
# Top level modules:
# 	altera_merlin_std_arbitrator_core
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_tri_state_bridge_0_pinSharer_0_arbiter
# 
# Top level modules:
# 	system_0_tri_state_bridge_0_pinSharer_0_arbiter
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_tri_state_bridge_0_pinSharer_0_pin_sharer
# 
# Top level modules:
# 	system_0_tri_state_bridge_0_pinSharer_0_pin_sharer
# vlog -sv -work system_0 +incdir+C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module system_0_tri_state_bridge_0_bridge_0
# 
# Top level modules:
# 	system_0_tri_state_bridge_0_bridge_0
# vcom -93 -work system_0 {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/web_interface.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface
# -- Compiling architecture a_web_interface of web_interface
# vcom -93 -work system_0 {C:/vhdl_fpu/DE2_NET/system_0/synthesis/submodules/reg_32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_32
# -- Compiling architecture a_reg_32 of reg_32
# 
do ../../vhdl/web_interface/teste.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_32
# -- Compiling architecture a_reg_32 of reg_32
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface
# -- Compiling architecture a_web_interface of web_interface
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface_tb
# -- Compiling architecture a_web_interface_tb of web_interface_tb
# ** Error: ../../vhdl/web_interface/web_interface_tb.vhd(34): (vcom-1272) Length of formal "ADD" is 3; length of actual is 2.
# 
# ** Error: ../../vhdl/web_interface/web_interface_tb.vhd(48): (vcom-1272) Length of expected is 2; length of actual is 3.
# 
# ** Error: ../../vhdl/web_interface/web_interface_tb.vhd(52): (vcom-1272) Length of expected is 2; length of actual is 3.
# 
# ** Error: ../../vhdl/web_interface/web_interface_tb.vhd(56): (vcom-1272) Length of expected is 2; length of actual is 3.
# 
# ** Error: ../../vhdl/web_interface/web_interface_tb.vhd(70): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../../vhdl/web_interface/teste.do line 4
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work {../../vhdl/web_interface/web_interface_tb.vhd}"
do ../../vhdl/web_interface/teste.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_32
# -- Compiling architecture a_reg_32 of reg_32
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface
# -- Compiling architecture a_web_interface of web_interface
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface_tb
# -- Compiling architecture a_web_interface_tb of web_interface_tb
# ** Error: ../../vhdl/web_interface/web_interface_tb.vhd(34): (vcom-1272) Length of formal "ADD" is 4; length of actual is 2.
# 
# ** Error: ../../vhdl/web_interface/web_interface_tb.vhd(48): (vcom-1272) Length of expected is 2; length of actual is 4.
# 
# ** Error: ../../vhdl/web_interface/web_interface_tb.vhd(52): (vcom-1272) Length of expected is 2; length of actual is 4.
# 
# ** Error: ../../vhdl/web_interface/web_interface_tb.vhd(56): (vcom-1272) Length of expected is 2; length of actual is 4.
# 
# ** Error: ../../vhdl/web_interface/web_interface_tb.vhd(70): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../../vhdl/web_interface/teste.do line 4
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work {../../vhdl/web_interface/web_interface_tb.vhd}"
do ../../vhdl/web_interface/teste.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_32
# -- Compiling architecture a_reg_32 of reg_32
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface
# -- Compiling architecture a_web_interface of web_interface
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface_tb
# -- Compiling architecture a_web_interface_tb of web_interface_tb
# vsim rtl_work.web_interface_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.web_interface_tb(a_web_interface_tb)
# Loading rtl_work.web_interface(a_web_interface)
# Loading rtl_work.reg_32(a_reg_32)
# ** Warning: (vsim-8683) Uninitialized out port /web_interface_tb/DUT/READDATA(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
do ../../vhdl/web_interface/teste.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_32
# -- Compiling architecture a_reg_32 of reg_32
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface
# -- Compiling architecture a_web_interface of web_interface
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface_tb
# -- Compiling architecture a_web_interface_tb of web_interface_tb
# vsim rtl_work.web_interface_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.web_interface_tb(a_web_interface_tb)
# Loading rtl_work.web_interface(a_web_interface)
# Loading rtl_work.reg_32(a_reg_32)
# ** Warning: (vsim-8683) Uninitialized out port /web_interface_tb/DUT/READDATA(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
do ../../vhdl/web_interface/teste.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_32
# -- Compiling architecture a_reg_32 of reg_32
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface
# -- Compiling architecture a_web_interface of web_interface
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface_tb
# -- Compiling architecture a_web_interface_tb of web_interface_tb
# vsim rtl_work.web_interface_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.web_interface_tb(a_web_interface_tb)
# Loading rtl_work.web_interface(a_web_interface)
# Loading rtl_work.reg_32(a_reg_32)
# ** Warning: (vsim-8683) Uninitialized out port /web_interface_tb/DUT/READDATA(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
do ../../vhdl/web_interface/teste.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_32
# -- Compiling architecture a_reg_32 of reg_32
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface
# -- Compiling architecture a_web_interface of web_interface
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface_tb
# -- Compiling architecture a_web_interface_tb of web_interface_tb
# vsim rtl_work.web_interface_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.web_interface_tb(a_web_interface_tb)
# Loading rtl_work.web_interface(a_web_interface)
# Loading rtl_work.reg_32(a_reg_32)
# ** Warning: (vsim-8683) Uninitialized out port /web_interface_tb/DUT/READDATA(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
do ../../vhdl/web_interface/teste.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_32
# -- Compiling architecture a_reg_32 of reg_32
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface
# -- Compiling architecture a_web_interface of web_interface
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface_tb
# -- Compiling architecture a_web_interface_tb of web_interface_tb
# vsim rtl_work.web_interface_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.web_interface_tb(a_web_interface_tb)
# Loading rtl_work.web_interface(a_web_interface)
# Loading rtl_work.reg_32(a_reg_32)
do ../../vhdl/web_interface/teste.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_32
# -- Compiling architecture a_reg_32 of reg_32
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface
# -- Compiling architecture a_web_interface of web_interface
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface_tb
# -- Compiling architecture a_web_interface_tb of web_interface_tb
# vsim rtl_work.web_interface_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.web_interface_tb(a_web_interface_tb)
# Loading rtl_work.web_interface(a_web_interface)
# Loading rtl_work.reg_32(a_reg_32)
do ../../vhdl/web_interface/teste.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_32
# -- Compiling architecture a_reg_32 of reg_32
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface
# -- Compiling architecture a_web_interface of web_interface
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity web_interface_tb
# -- Compiling architecture a_web_interface_tb of web_interface_tb
# vsim rtl_work.web_interface_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.web_interface_tb(a_web_interface_tb)
# Loading rtl_work.web_interface(a_web_interface)
# Loading rtl_work.reg_32(a_reg_32)
