
---------- Begin Simulation Statistics ----------
final_tick                               169775816000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 324265                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687612                       # Number of bytes of host memory used
host_op_rate                                   324901                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   308.39                       # Real time elapsed on the host
host_tick_rate                              550522916                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.169776                       # Number of seconds simulated
sim_ticks                                169775816000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693800                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095458                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101894                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727832                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477954                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.697758                       # CPI: cycles per instruction
system.cpu.discardedOps                        190880                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610539                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402786                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001551                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36636514                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.589012                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        169775816                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133139302                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       220033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        456945                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1527                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1054361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1096                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2109746                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1096                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              85274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       151446                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68579                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151646                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151646                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85274                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       693865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 693865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24855424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24855424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            236920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  236920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              236920                       # Request fanout histogram
system.membus.respLayer1.occupancy         1284590500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1062729000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            671780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1107904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          167280                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383605                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       671022                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3163370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3165131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    128709440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128773632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          221069                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9692544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1276455                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002056                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045293                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1273831     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2624      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1276455                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4023152000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3163884996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2274000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               818369                       # number of demand (read+write) hits
system.l2.demand_hits::total                   818461                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  92                       # number of overall hits
system.l2.overall_hits::.cpu.data              818369                       # number of overall hits
system.l2.overall_hits::total                  818461                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             236259                       # number of demand (read+write) misses
system.l2.demand_misses::total                 236925                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            236259                       # number of overall misses
system.l2.overall_misses::total                236925                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66343000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24939362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25005705000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66343000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24939362000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25005705000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1054628                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1055386                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1054628                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1055386                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.878628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.224021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.224491                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.878628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.224021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.224491                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99614.114114                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105559.415726                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105542.703387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99614.114114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105559.415726                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105542.703387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              151446                       # number of writebacks
system.l2.writebacks::total                    151446                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        236255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            236921                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       236255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           236921                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53023000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20213992000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20267015000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53023000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20213992000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20267015000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.878628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.224017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.224488                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.878628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.224017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.224488                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79614.114114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85560.060105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85543.345672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79614.114114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85560.060105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85543.345672                       # average overall mshr miss latency
system.l2.replacements                         221069                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       956458                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           956458                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       956458                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       956458                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          234                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              234                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          234                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          234                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            231959                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                231959                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151647                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16304432000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16304432000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.395320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107515.691046                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107515.691046                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13271512000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13271512000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.395320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.395320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87515.822931                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87515.822931                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66343000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66343000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.878628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.878628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99614.114114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99614.114114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53023000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53023000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.878628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.878628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79614.114114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79614.114114                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        586410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            586410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        84612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8634930000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8634930000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       671022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        671022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.126094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.126094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102053.254857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102053.254857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        84608                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84608                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6942480000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6942480000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.126088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.126088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82054.652042                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82054.652042                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16145.333502                       # Cycle average of tags in use
system.l2.tags.total_refs                     2108162                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    237453                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.878229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.306216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.948294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16071.078992                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985433                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6215                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4453891                       # Number of tag accesses
system.l2.tags.data_accesses                  4453891                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15120256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15162880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9692544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9692544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          236254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              236920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       151446                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             151446                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            251060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          89060129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89311189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       251060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           251060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       57090251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57090251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       57090251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           251060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         89060129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            146401440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    151438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    235929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012117044500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8928                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8928                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              657079                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142602                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      236920                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151446                       # Number of write requests accepted
system.mem_ctrls.readBursts                    236920                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151446                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    325                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9836                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3645643500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1182975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8081799750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15408.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34158.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137285                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                236920                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151446                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       163353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.010431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.066003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.341259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121938     74.65%     74.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17570     10.76%     85.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5710      3.50%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1208      0.74%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8950      5.48%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          499      0.31%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          393      0.24%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          507      0.31%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6578      4.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       163353                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.497872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.423892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.027105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8697     97.41%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          124      1.39%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           26      0.29%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.10%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           58      0.65%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            3      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8928                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.958893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.926953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.046361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4743     53.12%     53.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              123      1.38%     54.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3766     42.18%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              281      3.15%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.13%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8928                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15142080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9690176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15162880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9692544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        89.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        57.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  169775652000                       # Total gap between requests
system.mem_ctrls.avgGap                     437153.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15099456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9690176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 251060.492620456615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 88937614.059236794710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 57076303.494250327349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       236254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       151446                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18838500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8062961250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4042366321750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28286.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34128.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26691799.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            573020700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            304544955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           836843700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          389610360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13401610560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38042922330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33157768320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        86706320925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.710671                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  85797512500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5669040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  78309263500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            593412540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            315379680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           852444600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          400744620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13401610560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38641472490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32653726080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        86858790570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        511.608736                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  84484613750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5669040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  79622162250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    169775816000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663247                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663247                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663247                       # number of overall hits
system.cpu.icache.overall_hits::total         9663247                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72102000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72102000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72102000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72102000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9664005                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9664005                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9664005                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9664005                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95121.372032                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95121.372032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95121.372032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95121.372032                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70586000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70586000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93121.372032                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93121.372032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93121.372032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93121.372032                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663247                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663247                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72102000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72102000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9664005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9664005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95121.372032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95121.372032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70586000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70586000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93121.372032                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93121.372032                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.480116                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9664005                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12749.346966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.480116                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.412578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664763                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664763                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50963911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50963911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50964320                       # number of overall hits
system.cpu.dcache.overall_hits::total        50964320                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1105910                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1105910                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1113909                       # number of overall misses
system.cpu.dcache.overall_misses::total       1113909                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  48852266999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48852266999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48852266999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48852266999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069821                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069821                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52078229                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52078229                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021239                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021239                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021389                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021389                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44173.817941                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44173.817941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43856.604982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43856.604982                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       105851                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3006                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.213240                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       956458                       # number of writebacks
system.cpu.dcache.writebacks::total            956458                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1046634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1046634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1054628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1054628                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44972925999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44972925999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45838952991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45838952991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020101                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020101                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020251                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42969.104767                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42969.104767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43464.570437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43464.570437                       # average overall mshr miss latency
system.cpu.dcache.replacements                1054115                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40453137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40453137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       666583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        666583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23905881999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23905881999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35863.323846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35863.323846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       663146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       663146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22425419999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22425419999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33816.716076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33816.716076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10510774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10510774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       439327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       439327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24946385000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24946385000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56783.182003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56783.182003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22547506000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22547506000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58795.858019                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58795.858019                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          409                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           409                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8408                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8408                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951356                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951356                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    866026992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    866026992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950761                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950761                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 108334.624969                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 108334.624969                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.579315                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019023                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1054627                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.324570                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.579315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991366                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991366                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53132932                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53132932                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 169775816000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
