#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cb54f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cadf30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1cea020 .functor NOT 1, L_0x1ceb530, C4<0>, C4<0>, C4<0>;
L_0x1ceb290 .functor XOR 1, L_0x1ceb130, L_0x1ceb1f0, C4<0>, C4<0>;
L_0x1ceb420 .functor XOR 1, L_0x1ceb290, L_0x1ceb350, C4<0>, C4<0>;
v0x1ce9350_0 .net *"_ivl_10", 0 0, L_0x1ceb350;  1 drivers
v0x1ce9450_0 .net *"_ivl_12", 0 0, L_0x1ceb420;  1 drivers
v0x1ce9530_0 .net *"_ivl_2", 0 0, L_0x1ceb070;  1 drivers
v0x1ce9620_0 .net *"_ivl_4", 0 0, L_0x1ceb130;  1 drivers
v0x1ce9700_0 .net *"_ivl_6", 0 0, L_0x1ceb1f0;  1 drivers
v0x1ce9830_0 .net *"_ivl_8", 0 0, L_0x1ceb290;  1 drivers
v0x1ce9910_0 .var "clk", 0 0;
v0x1ce99b0_0 .var/2u "stats1", 159 0;
v0x1ce9a70_0 .var/2u "strobe", 0 0;
v0x1ce9bc0_0 .net "tb_match", 0 0, L_0x1ceb530;  1 drivers
v0x1ce9c80_0 .net "tb_mismatch", 0 0, L_0x1cea020;  1 drivers
v0x1ce9d40_0 .net "x", 0 0, v0x1ce6d00_0;  1 drivers
v0x1ce9de0_0 .net "y", 0 0, v0x1ce6dc0_0;  1 drivers
v0x1ce9e80_0 .net "z_dut", 0 0, L_0x1ceaf10;  1 drivers
v0x1ce9f50_0 .net "z_ref", 0 0, L_0x1cea190;  1 drivers
L_0x1ceb070 .concat [ 1 0 0 0], L_0x1cea190;
L_0x1ceb130 .concat [ 1 0 0 0], L_0x1cea190;
L_0x1ceb1f0 .concat [ 1 0 0 0], L_0x1ceaf10;
L_0x1ceb350 .concat [ 1 0 0 0], L_0x1cea190;
L_0x1ceb530 .cmp/eeq 1, L_0x1ceb070, L_0x1ceb420;
S_0x1cb3b30 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1cadf30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cea0f0 .functor NOT 1, v0x1ce6dc0_0, C4<0>, C4<0>, C4<0>;
L_0x1cea190 .functor OR 1, v0x1ce6d00_0, L_0x1cea0f0, C4<0>, C4<0>;
v0x1cb69d0_0 .net *"_ivl_0", 0 0, L_0x1cea0f0;  1 drivers
v0x1cb6a70_0 .net "x", 0 0, v0x1ce6d00_0;  alias, 1 drivers
v0x1ce6800_0 .net "y", 0 0, v0x1ce6dc0_0;  alias, 1 drivers
v0x1ce68a0_0 .net "z", 0 0, L_0x1cea190;  alias, 1 drivers
S_0x1ce69e0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1cadf30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1ce6c20_0 .net "clk", 0 0, v0x1ce9910_0;  1 drivers
v0x1ce6d00_0 .var "x", 0 0;
v0x1ce6dc0_0 .var "y", 0 0;
E_0x1c931d0 .event negedge, v0x1ce6c20_0;
E_0x1c95650/0 .event negedge, v0x1ce6c20_0;
E_0x1c95650/1 .event posedge, v0x1ce6c20_0;
E_0x1c95650 .event/or E_0x1c95650/0, E_0x1c95650/1;
S_0x1ce6e60 .scope module, "top_module1" "top_module" 3 76, 4 17 0, S_0x1cadf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ceadf0 .functor OR 1, L_0x1cea3f0, L_0x1cea640, C4<0>, C4<0>;
L_0x1ceae80 .functor AND 1, L_0x1cea830, L_0x1ceac90, C4<1>, C4<1>;
L_0x1ceaf10 .functor XOR 1, L_0x1ceadf0, L_0x1ceae80, C4<0>, C4<0>;
v0x1ce8a50_0 .net "and_out", 0 0, L_0x1ceae80;  1 drivers
v0x1ce8b10_0 .net "or_out", 0 0, L_0x1ceadf0;  1 drivers
v0x1ce8bd0_0 .net "x", 0 0, v0x1ce6d00_0;  alias, 1 drivers
v0x1ce8c70_0 .net "y", 0 0, v0x1ce6dc0_0;  alias, 1 drivers
v0x1ce8d10_0 .net "z", 0 0, L_0x1ceaf10;  alias, 1 drivers
v0x1ce8e00_0 .net "z1", 0 0, L_0x1cea3f0;  1 drivers
v0x1ce8ea0_0 .net "z2", 0 0, L_0x1cea640;  1 drivers
v0x1ce8f70_0 .net "z3", 0 0, L_0x1cea830;  1 drivers
v0x1ce9040_0 .net "z4", 0 0, L_0x1ceac90;  1 drivers
S_0x1ce7040 .scope module, "A1" "A" 4 23, 4 1 0, S_0x1ce6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cea360 .functor XOR 1, v0x1ce6d00_0, v0x1ce6dc0_0, C4<0>, C4<0>;
L_0x1cea3f0 .functor AND 1, L_0x1cea360, v0x1ce6d00_0, C4<1>, C4<1>;
v0x1ce72b0_0 .net *"_ivl_0", 0 0, L_0x1cea360;  1 drivers
v0x1ce73b0_0 .net "x", 0 0, v0x1ce6d00_0;  alias, 1 drivers
v0x1ce74c0_0 .net "y", 0 0, v0x1ce6dc0_0;  alias, 1 drivers
v0x1ce75b0_0 .net "z", 0 0, L_0x1cea3f0;  alias, 1 drivers
S_0x1ce76b0 .scope module, "A2" "A" 4 25, 4 1 0, S_0x1ce6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cea7a0 .functor XOR 1, v0x1ce6d00_0, v0x1ce6dc0_0, C4<0>, C4<0>;
L_0x1cea830 .functor AND 1, L_0x1cea7a0, v0x1ce6d00_0, C4<1>, C4<1>;
v0x1ce7900_0 .net *"_ivl_0", 0 0, L_0x1cea7a0;  1 drivers
v0x1ce7a00_0 .net "x", 0 0, v0x1ce6d00_0;  alias, 1 drivers
v0x1ce7ac0_0 .net "y", 0 0, v0x1ce6dc0_0;  alias, 1 drivers
v0x1ce7b60_0 .net "z", 0 0, L_0x1cea830;  alias, 1 drivers
S_0x1ce7c60 .scope module, "B1" "B" 4 24, 4 9 0, S_0x1ce6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cea520 .functor XOR 1, v0x1ce6d00_0, v0x1ce6dc0_0, C4<0>, C4<0>;
L_0x1cea5b0 .functor NOT 1, v0x1ce6d00_0, C4<0>, C4<0>, C4<0>;
L_0x1cea640 .functor AND 1, L_0x1cea520, L_0x1cea5b0, C4<1>, C4<1>;
v0x1ce7ee0_0 .net *"_ivl_0", 0 0, L_0x1cea520;  1 drivers
v0x1ce7fc0_0 .net *"_ivl_2", 0 0, L_0x1cea5b0;  1 drivers
v0x1ce80a0_0 .net "x", 0 0, v0x1ce6d00_0;  alias, 1 drivers
v0x1ce8170_0 .net "y", 0 0, v0x1ce6dc0_0;  alias, 1 drivers
v0x1ce82a0_0 .net "z", 0 0, L_0x1cea640;  alias, 1 drivers
S_0x1ce83c0 .scope module, "B2" "B" 4 26, 4 9 0, S_0x1ce6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cea960 .functor XOR 1, v0x1ce6d00_0, v0x1ce6dc0_0, C4<0>, C4<0>;
L_0x1cea9f0 .functor NOT 1, v0x1ce6d00_0, C4<0>, C4<0>, C4<0>;
L_0x1ceac90 .functor AND 1, L_0x1cea960, L_0x1cea9f0, C4<1>, C4<1>;
v0x1ce85c0_0 .net *"_ivl_0", 0 0, L_0x1cea960;  1 drivers
v0x1ce86c0_0 .net *"_ivl_2", 0 0, L_0x1cea9f0;  1 drivers
v0x1ce87a0_0 .net "x", 0 0, v0x1ce6d00_0;  alias, 1 drivers
v0x1ce8840_0 .net "y", 0 0, v0x1ce6dc0_0;  alias, 1 drivers
v0x1ce88e0_0 .net "z", 0 0, L_0x1ceac90;  alias, 1 drivers
S_0x1ce91a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1cadf30;
 .timescale -12 -12;
E_0x1c95790 .event anyedge, v0x1ce9a70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ce9a70_0;
    %nor/r;
    %assign/vec4 v0x1ce9a70_0, 0;
    %wait E_0x1c95790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ce69e0;
T_1 ;
    %wait E_0x1c95650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1ce6dc0_0, 0;
    %assign/vec4 v0x1ce6d00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ce69e0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c931d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1cadf30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce9a70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cadf30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ce9910_0;
    %inv;
    %store/vec4 v0x1ce9910_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1cadf30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ce6c20_0, v0x1ce9c80_0, v0x1ce9d40_0, v0x1ce9de0_0, v0x1ce9f50_0, v0x1ce9e80_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cadf30;
T_6 ;
    %load/vec4 v0x1ce99b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1ce99b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ce99b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1ce99b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ce99b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ce99b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ce99b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1cadf30;
T_7 ;
    %wait E_0x1c95650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ce99b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce99b0_0, 4, 32;
    %load/vec4 v0x1ce9bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1ce99b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce99b0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ce99b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce99b0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1ce9f50_0;
    %load/vec4 v0x1ce9f50_0;
    %load/vec4 v0x1ce9e80_0;
    %xor;
    %load/vec4 v0x1ce9f50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1ce99b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce99b0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1ce99b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce99b0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter10/response0/top_module.sv";
