Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat May 21 16:36:30 2022
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  62          
SYNTH-10   Warning           Wide multiplier              6           
TIMING-16  Warning           Large setup violation        12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (20)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: ueee/clk_butons/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.130      -71.504                     12                  243        0.218        0.000                      0                  243        3.000        0.000                       0                   131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.547        0.000                      0                   65        0.263        0.000                      0                   65        3.000        0.000                       0                    35  
  clk_out1_clk_wiz_0       -6.130      -71.504                     12                  178        0.218        0.000                      0                  178        4.130        0.000                       0                    93  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 2.443ns (40.934%)  route 3.525ns (59.066%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ueee/clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    ueee/clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  ueee/clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    ueee/clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  ueee/clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    ueee/clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.692 f  ueee/clk_butons/nr_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.496    ueee/clk_butons/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.799 f  ueee/clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.749    ueee/clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.873 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.177    11.050    ueee/clk_butons/clear
    SLICE_X37Y43         FDRE                                         r  ueee/clk_butons/nr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    ueee/clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  ueee/clk_butons/nr_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    ueee/clk_butons/nr_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 2.443ns (40.934%)  route 3.525ns (59.066%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ueee/clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    ueee/clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  ueee/clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    ueee/clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  ueee/clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    ueee/clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.692 f  ueee/clk_butons/nr_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.496    ueee/clk_butons/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.799 f  ueee/clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.749    ueee/clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.873 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.177    11.050    ueee/clk_butons/clear
    SLICE_X37Y43         FDRE                                         r  ueee/clk_butons/nr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    ueee/clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  ueee/clk_butons/nr_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    ueee/clk_butons/nr_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 2.443ns (40.934%)  route 3.525ns (59.066%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ueee/clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    ueee/clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  ueee/clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    ueee/clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  ueee/clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    ueee/clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.692 f  ueee/clk_butons/nr_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.496    ueee/clk_butons/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.799 f  ueee/clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.749    ueee/clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.873 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.177    11.050    ueee/clk_butons/clear
    SLICE_X37Y43         FDRE                                         r  ueee/clk_butons/nr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    ueee/clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  ueee/clk_butons/nr_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    ueee/clk_butons/nr_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 2.443ns (40.934%)  route 3.525ns (59.066%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ueee/clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    ueee/clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  ueee/clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    ueee/clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  ueee/clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    ueee/clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.692 f  ueee/clk_butons/nr_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.496    ueee/clk_butons/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.799 f  ueee/clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.749    ueee/clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.873 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.177    11.050    ueee/clk_butons/clear
    SLICE_X37Y43         FDRE                                         r  ueee/clk_butons/nr_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    ueee/clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  ueee/clk_butons/nr_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    ueee/clk_butons/nr_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.443ns (41.687%)  route 3.417ns (58.313%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ueee/clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    ueee/clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  ueee/clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    ueee/clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  ueee/clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    ueee/clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.692 f  ueee/clk_butons/nr_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.496    ueee/clk_butons/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.799 f  ueee/clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.749    ueee/clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.873 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.070    10.943    ueee/clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    ueee/clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[0]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    ueee/clk_butons/nr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.443ns (41.687%)  route 3.417ns (58.313%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ueee/clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    ueee/clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  ueee/clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    ueee/clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  ueee/clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    ueee/clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.692 f  ueee/clk_butons/nr_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.496    ueee/clk_butons/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.799 f  ueee/clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.749    ueee/clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.873 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.070    10.943    ueee/clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    ueee/clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[1]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    ueee/clk_butons/nr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.443ns (41.687%)  route 3.417ns (58.313%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ueee/clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    ueee/clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  ueee/clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    ueee/clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  ueee/clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    ueee/clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.692 f  ueee/clk_butons/nr_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.496    ueee/clk_butons/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.799 f  ueee/clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.749    ueee/clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.873 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.070    10.943    ueee/clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    ueee/clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[2]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    ueee/clk_butons/nr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.443ns (41.687%)  route 3.417ns (58.313%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ueee/clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    ueee/clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  ueee/clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    ueee/clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  ueee/clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    ueee/clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.692 f  ueee/clk_butons/nr_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.496    ueee/clk_butons/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.799 f  ueee/clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.749    ueee/clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.873 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.070    10.943    ueee/clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    ueee/clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[3]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    ueee/clk_butons/nr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.443ns (42.003%)  route 3.373ns (57.997%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ueee/clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    ueee/clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  ueee/clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    ueee/clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  ueee/clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    ueee/clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.692 f  ueee/clk_butons/nr_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.496    ueee/clk_butons/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.799 f  ueee/clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.749    ueee/clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.873 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.025    10.899    ueee/clk_butons/clear
    SLICE_X37Y42         FDRE                                         r  ueee/clk_butons/nr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    ueee/clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  ueee/clk_butons/nr_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    ueee/clk_butons/nr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 ueee/clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.443ns (42.003%)  route 3.373ns (57.997%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ueee/clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    ueee/clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  ueee/clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    ueee/clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  ueee/clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    ueee/clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  ueee/clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    ueee/clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  ueee/clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    ueee/clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  ueee/clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    ueee/clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  ueee/clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.358    ueee/clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.692 f  ueee/clk_butons/nr_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.496    ueee/clk_butons/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.799 f  ueee/clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.749    ueee/clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.873 r  ueee/clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.025    10.899    ueee/clk_butons/clear
    SLICE_X37Y42         FDRE                                         r  ueee/clk_butons/nr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    ueee/clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  ueee/clk_butons/nr_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    ueee/clk_butons/nr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  3.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    ueee/clk_butons/clk_in1
    SLICE_X37Y40         FDRE                                         r  ueee/clk_butons/nr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ueee/clk_butons/nr_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    ueee/clk_butons/nr_reg[19]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  ueee/clk_butons/nr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    ueee/clk_butons/nr_reg[16]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  ueee/clk_butons/nr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    ueee/clk_butons/clk_in1
    SLICE_X37Y40         FDRE                                         r  ueee/clk_butons/nr_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    ueee/clk_butons/nr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    ueee/clk_butons/clk_in1
    SLICE_X37Y41         FDRE                                         r  ueee/clk_butons/nr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ueee/clk_butons/nr_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    ueee/clk_butons/nr_reg[23]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  ueee/clk_butons/nr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    ueee/clk_butons/nr_reg[20]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  ueee/clk_butons/nr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    ueee/clk_butons/clk_in1
    SLICE_X37Y41         FDRE                                         r  ueee/clk_butons/nr_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    ueee/clk_butons/nr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    ueee/clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  ueee/clk_butons/nr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ueee/clk_butons/nr_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    ueee/clk_butons/nr_reg[27]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  ueee/clk_butons/nr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    ueee/clk_butons/nr_reg[24]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  ueee/clk_butons/nr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    ueee/clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  ueee/clk_butons/nr_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    ueee/clk_butons/nr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    ueee/clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  ueee/clk_butons/nr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ueee/clk_butons/nr_reg[31]/Q
                         net (fo=2, routed)           0.119     1.706    ueee/clk_butons/nr_reg[31]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  ueee/clk_butons/nr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    ueee/clk_butons/nr_reg[28]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  ueee/clk_butons/nr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    ueee/clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  ueee/clk_butons/nr_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    ueee/clk_butons/nr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    ueee/clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ueee/clk_butons/nr_reg[3]/Q
                         net (fo=2, routed)           0.119     1.702    ueee/clk_butons/nr_reg[3]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  ueee/clk_butons/nr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.810    ueee/clk_butons/nr_reg[0]_i_2_n_4
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    ueee/clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    ueee/clk_butons/nr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ueee/clk_butons/nr_reg[7]/Q
                         net (fo=2, routed)           0.119     1.703    ueee/clk_butons/nr_reg[7]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  ueee/clk_butons/nr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    ueee/clk_butons/nr_reg[4]_i_1_n_4
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    ueee/clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  ueee/clk_butons/nr_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    ueee/clk_butons/nr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    ueee/clk_butons/clk_in1
    SLICE_X37Y38         FDRE                                         r  ueee/clk_butons/nr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ueee/clk_butons/nr_reg[11]/Q
                         net (fo=2, routed)           0.119     1.704    ueee/clk_butons/nr_reg[11]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  ueee/clk_butons/nr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    ueee/clk_butons/nr_reg[8]_i_1_n_4
    SLICE_X37Y38         FDRE                                         r  ueee/clk_butons/nr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    ueee/clk_butons/clk_in1
    SLICE_X37Y38         FDRE                                         r  ueee/clk_butons/nr_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    ueee/clk_butons/nr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    ueee/clk_butons/clk_in1
    SLICE_X37Y39         FDRE                                         r  ueee/clk_butons/nr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ueee/clk_butons/nr_reg[15]/Q
                         net (fo=2, routed)           0.119     1.704    ueee/clk_butons/nr_reg[15]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  ueee/clk_butons/nr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    ueee/clk_butons/nr_reg[12]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  ueee/clk_butons/nr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    ueee/clk_butons/clk_in1
    SLICE_X37Y39         FDRE                                         r  ueee/clk_butons/nr_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    ueee/clk_butons/nr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    ueee/clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ueee/clk_butons/nr_reg[2]/Q
                         net (fo=2, routed)           0.120     1.704    ueee/clk_butons/nr_reg[2]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  ueee/clk_butons/nr_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.815    ueee/clk_butons/nr_reg[0]_i_2_n_5
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    ueee/clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  ueee/clk_butons/nr_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    ueee/clk_butons/nr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ueee/clk_butons/nr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_butons/nr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    ueee/clk_butons/clk_in1
    SLICE_X37Y40         FDRE                                         r  ueee/clk_butons/nr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ueee/clk_butons/nr_reg[18]/Q
                         net (fo=2, routed)           0.120     1.707    ueee/clk_butons/nr_reg[18]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  ueee/clk_butons/nr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    ueee/clk_butons/nr_reg[16]_i_1_n_5
    SLICE_X37Y40         FDRE                                         r  ueee/clk_butons/nr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    ueee/clk_butons/clk_in1
    SLICE_X37Y40         FDRE                                         r  ueee/clk_butons/nr_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    ueee/clk_butons/nr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y45     ueee/clk_butons/clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y36     ueee/clk_butons/nr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y38     ueee/clk_butons/nr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y38     ueee/clk_butons/nr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y39     ueee/clk_butons/nr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y39     ueee/clk_butons/nr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y39     ueee/clk_butons/nr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y39     ueee/clk_butons/nr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y45     ueee/clk_butons/clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y45     ueee/clk_butons/clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     ueee/clk_butons/nr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     ueee/clk_butons/nr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     ueee/clk_butons/nr_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     ueee/clk_butons/nr_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     ueee/clk_butons/nr_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     ueee/clk_butons/nr_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y45     ueee/clk_butons/clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y45     ueee/clk_butons/clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     ueee/clk_butons/nr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     ueee/clk_butons/nr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     ueee/clk_butons/nr_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     ueee/clk_butons/nr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     ueee/clk_butons/nr_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     ueee/clk_butons/nr_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -6.130ns,  Total Violation      -71.504ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.130ns  (required time - arrival time)
  Source:                 ueee/vertical/vPosc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_GREEN_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.315ns  (logic 10.643ns (69.495%)  route 4.672ns (30.505%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.555     5.076    ueee/vertical/clk_out1
    SLICE_X11Y21         FDRE                                         r  ueee/vertical/vPosc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  ueee/vertical/vPosc_reg[1]/Q
                         net (fo=15, routed)          0.566     6.098    ueee/vertical/DI[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.618 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.618    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.735    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.852 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.852    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.969 r  ueee/vertical/VGA_RED_O3_i_5/CO[3]
                         net (fo=1, routed)           0.009     6.978    ueee/vertical/VGA_RED_O3_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.197 r  ueee/vertical/VGA_RED_O3_i_4/O[0]
                         net (fo=4, routed)           0.817     8.014    uccc/ai/A[16]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    12.221 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.223    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.741 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.858    14.599    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.106 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.106    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.440 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/O[1]
                         net (fo=1, routed)           0.717    16.156    uccc_n_225
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    16.459 r  VGA_RED_O[3]_i_888/O
                         net (fo=1, routed)           0.000    16.459    uccc/ai/VGA_RED_O[3]_i_253_0[1]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.992 r  uccc/ai/VGA_RED_O_reg[3]_i_503/CO[3]
                         net (fo=1, routed)           0.000    16.992    uccc/ai/VGA_RED_O_reg[3]_i_503_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.315 f  uccc/ai/VGA_RED_O_reg[3]_i_255/O[1]
                         net (fo=1, routed)           0.559    17.874    uccc/ai/VGA_RED_O_reg[3]_i_255_n_6
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306    18.180 r  uccc/ai/VGA_RED_O[3]_i_251/O
                         net (fo=1, routed)           0.000    18.180    uccc/ai/VGA_RED_O[3]_i_251_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.581 r  uccc/ai/VGA_RED_O_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.581    uccc/ai/VGA_RED_O_reg[3]_i_98_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.809 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    19.413    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    19.726 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.541    20.267    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.391 r  uccc/bm/VGA_GREEN_O[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.391    uccc/ai/VGA_GREEN_O_reg[3]_1[0]
    SLICE_X9Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.444    14.045    uccc/ai/clk_out1
    SLICE_X9Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)        0.029    14.261    uccc/ai/VGA_GREEN_O_reg[0]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -20.391    
  -------------------------------------------------------------------
                         slack                                 -6.130    

Slack (VIOLATED) :        -6.107ns  (required time - arrival time)
  Source:                 ueee/vertical/vPosc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_RED_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.291ns  (logic 10.643ns (69.603%)  route 4.648ns (30.397%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.555     5.076    ueee/vertical/clk_out1
    SLICE_X11Y21         FDRE                                         r  ueee/vertical/vPosc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  ueee/vertical/vPosc_reg[1]/Q
                         net (fo=15, routed)          0.566     6.098    ueee/vertical/DI[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.618 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.618    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.735    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.852 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.852    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.969 r  ueee/vertical/VGA_RED_O3_i_5/CO[3]
                         net (fo=1, routed)           0.009     6.978    ueee/vertical/VGA_RED_O3_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.197 r  ueee/vertical/VGA_RED_O3_i_4/O[0]
                         net (fo=4, routed)           0.817     8.014    uccc/ai/A[16]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    12.221 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.223    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.741 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.858    14.599    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.106 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.106    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.440 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/O[1]
                         net (fo=1, routed)           0.717    16.156    uccc_n_225
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    16.459 r  VGA_RED_O[3]_i_888/O
                         net (fo=1, routed)           0.000    16.459    uccc/ai/VGA_RED_O[3]_i_253_0[1]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.992 r  uccc/ai/VGA_RED_O_reg[3]_i_503/CO[3]
                         net (fo=1, routed)           0.000    16.992    uccc/ai/VGA_RED_O_reg[3]_i_503_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.315 f  uccc/ai/VGA_RED_O_reg[3]_i_255/O[1]
                         net (fo=1, routed)           0.559    17.874    uccc/ai/VGA_RED_O_reg[3]_i_255_n_6
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306    18.180 r  uccc/ai/VGA_RED_O[3]_i_251/O
                         net (fo=1, routed)           0.000    18.180    uccc/ai/VGA_RED_O[3]_i_251_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.581 r  uccc/ai/VGA_RED_O_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.581    uccc/ai/VGA_RED_O_reg[3]_i_98_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.809 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    19.413    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    19.726 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.518    20.243    ueee/vertical/IMAGE[0]
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    20.367 r  ueee/vertical/VGA_RED_O[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.367    uccc/ai/D[3]
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.440    14.041    uccc/ai/clk_out1
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[3]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.032    14.260    uccc/ai/VGA_RED_O_reg[3]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -20.367    
  -------------------------------------------------------------------
                         slack                                 -6.107    

Slack (VIOLATED) :        -6.103ns  (required time - arrival time)
  Source:                 ueee/vertical/vPosc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_GREEN_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.286ns  (logic 10.643ns (69.625%)  route 4.643ns (30.375%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.555     5.076    ueee/vertical/clk_out1
    SLICE_X11Y21         FDRE                                         r  ueee/vertical/vPosc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  ueee/vertical/vPosc_reg[1]/Q
                         net (fo=15, routed)          0.566     6.098    ueee/vertical/DI[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.618 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.618    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.735    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.852 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.852    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.969 r  ueee/vertical/VGA_RED_O3_i_5/CO[3]
                         net (fo=1, routed)           0.009     6.978    ueee/vertical/VGA_RED_O3_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.197 r  ueee/vertical/VGA_RED_O3_i_4/O[0]
                         net (fo=4, routed)           0.817     8.014    uccc/ai/A[16]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    12.221 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.223    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.741 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.858    14.599    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.106 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.106    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.440 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/O[1]
                         net (fo=1, routed)           0.717    16.156    uccc_n_225
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    16.459 r  VGA_RED_O[3]_i_888/O
                         net (fo=1, routed)           0.000    16.459    uccc/ai/VGA_RED_O[3]_i_253_0[1]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.992 r  uccc/ai/VGA_RED_O_reg[3]_i_503/CO[3]
                         net (fo=1, routed)           0.000    16.992    uccc/ai/VGA_RED_O_reg[3]_i_503_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.315 f  uccc/ai/VGA_RED_O_reg[3]_i_255/O[1]
                         net (fo=1, routed)           0.559    17.874    uccc/ai/VGA_RED_O_reg[3]_i_255_n_6
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306    18.180 r  uccc/ai/VGA_RED_O[3]_i_251/O
                         net (fo=1, routed)           0.000    18.180    uccc/ai/VGA_RED_O[3]_i_251_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.581 r  uccc/ai/VGA_RED_O_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.581    uccc/ai/VGA_RED_O_reg[3]_i_98_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.809 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    19.413    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    19.726 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.513    20.238    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    20.362 r  uccc/bm/VGA_GREEN_O[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.362    uccc/ai/VGA_GREEN_O_reg[3]_1[3]
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.440    14.041    uccc/ai/clk_out1
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.031    14.259    uccc/ai/VGA_GREEN_O_reg[3]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -20.362    
  -------------------------------------------------------------------
                         slack                                 -6.103    

Slack (VIOLATED) :        -6.099ns  (required time - arrival time)
  Source:                 ueee/vertical/vPosc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_RED_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.280ns  (logic 10.643ns (69.654%)  route 4.637ns (30.346%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.555     5.076    ueee/vertical/clk_out1
    SLICE_X11Y21         FDRE                                         r  ueee/vertical/vPosc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  ueee/vertical/vPosc_reg[1]/Q
                         net (fo=15, routed)          0.566     6.098    ueee/vertical/DI[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.618 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.618    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.735    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.852 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.852    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.969 r  ueee/vertical/VGA_RED_O3_i_5/CO[3]
                         net (fo=1, routed)           0.009     6.978    ueee/vertical/VGA_RED_O3_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.197 r  ueee/vertical/VGA_RED_O3_i_4/O[0]
                         net (fo=4, routed)           0.817     8.014    uccc/ai/A[16]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    12.221 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.223    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.741 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.858    14.599    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.106 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.106    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.440 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/O[1]
                         net (fo=1, routed)           0.717    16.156    uccc_n_225
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    16.459 r  VGA_RED_O[3]_i_888/O
                         net (fo=1, routed)           0.000    16.459    uccc/ai/VGA_RED_O[3]_i_253_0[1]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.992 r  uccc/ai/VGA_RED_O_reg[3]_i_503/CO[3]
                         net (fo=1, routed)           0.000    16.992    uccc/ai/VGA_RED_O_reg[3]_i_503_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.315 f  uccc/ai/VGA_RED_O_reg[3]_i_255/O[1]
                         net (fo=1, routed)           0.559    17.874    uccc/ai/VGA_RED_O_reg[3]_i_255_n_6
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306    18.180 r  uccc/ai/VGA_RED_O[3]_i_251/O
                         net (fo=1, routed)           0.000    18.180    uccc/ai/VGA_RED_O[3]_i_251_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.581 r  uccc/ai/VGA_RED_O_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.581    uccc/ai/VGA_RED_O_reg[3]_i_98_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.809 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    19.413    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    19.726 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.506    20.232    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    20.356 r  uccc/bm/VGA_RED_O[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.356    uccc/ai/D[1]
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.440    14.041    uccc/ai/clk_out1
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[1]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.029    14.257    uccc/ai/VGA_RED_O_reg[1]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -20.356    
  -------------------------------------------------------------------
                         slack                                 -6.099    

Slack (VIOLATED) :        -6.078ns  (required time - arrival time)
  Source:                 ueee/vertical/vPosc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_GREEN_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.313ns  (logic 10.643ns (69.504%)  route 4.670ns (30.496%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.555     5.076    ueee/vertical/clk_out1
    SLICE_X11Y21         FDRE                                         r  ueee/vertical/vPosc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  ueee/vertical/vPosc_reg[1]/Q
                         net (fo=15, routed)          0.566     6.098    ueee/vertical/DI[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.618 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.618    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.735    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.852 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.852    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.969 r  ueee/vertical/VGA_RED_O3_i_5/CO[3]
                         net (fo=1, routed)           0.009     6.978    ueee/vertical/VGA_RED_O3_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.197 r  ueee/vertical/VGA_RED_O3_i_4/O[0]
                         net (fo=4, routed)           0.817     8.014    uccc/ai/A[16]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    12.221 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.223    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.741 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.858    14.599    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.106 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.106    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.440 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/O[1]
                         net (fo=1, routed)           0.717    16.156    uccc_n_225
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    16.459 r  VGA_RED_O[3]_i_888/O
                         net (fo=1, routed)           0.000    16.459    uccc/ai/VGA_RED_O[3]_i_253_0[1]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.992 r  uccc/ai/VGA_RED_O_reg[3]_i_503/CO[3]
                         net (fo=1, routed)           0.000    16.992    uccc/ai/VGA_RED_O_reg[3]_i_503_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.315 f  uccc/ai/VGA_RED_O_reg[3]_i_255/O[1]
                         net (fo=1, routed)           0.559    17.874    uccc/ai/VGA_RED_O_reg[3]_i_255_n_6
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306    18.180 r  uccc/ai/VGA_RED_O[3]_i_251/O
                         net (fo=1, routed)           0.000    18.180    uccc/ai/VGA_RED_O[3]_i_251_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.581 r  uccc/ai/VGA_RED_O_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.581    uccc/ai/VGA_RED_O_reg[3]_i_98_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.809 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    19.413    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    19.726 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.539    20.265    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.389 r  uccc/bm/VGA_GREEN_O[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.389    uccc/ai/VGA_GREEN_O_reg[3]_1[2]
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.444    14.045    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.079    14.311    uccc/ai/VGA_GREEN_O_reg[2]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -20.389    
  -------------------------------------------------------------------
                         slack                                 -6.078    

Slack (VIOLATED) :        -6.062ns  (required time - arrival time)
  Source:                 ueee/vertical/vPosc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_BLUE_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.296ns  (logic 10.643ns (69.583%)  route 4.653ns (30.417%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.555     5.076    ueee/vertical/clk_out1
    SLICE_X11Y21         FDRE                                         r  ueee/vertical/vPosc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  ueee/vertical/vPosc_reg[1]/Q
                         net (fo=15, routed)          0.566     6.098    ueee/vertical/DI[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.618 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.618    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.735    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.852 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.852    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.969 r  ueee/vertical/VGA_RED_O3_i_5/CO[3]
                         net (fo=1, routed)           0.009     6.978    ueee/vertical/VGA_RED_O3_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.197 r  ueee/vertical/VGA_RED_O3_i_4/O[0]
                         net (fo=4, routed)           0.817     8.014    uccc/ai/A[16]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    12.221 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.223    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.741 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.858    14.599    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.106 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.106    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.440 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/O[1]
                         net (fo=1, routed)           0.717    16.156    uccc_n_225
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    16.459 r  VGA_RED_O[3]_i_888/O
                         net (fo=1, routed)           0.000    16.459    uccc/ai/VGA_RED_O[3]_i_253_0[1]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.992 r  uccc/ai/VGA_RED_O_reg[3]_i_503/CO[3]
                         net (fo=1, routed)           0.000    16.992    uccc/ai/VGA_RED_O_reg[3]_i_503_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.315 f  uccc/ai/VGA_RED_O_reg[3]_i_255/O[1]
                         net (fo=1, routed)           0.559    17.874    uccc/ai/VGA_RED_O_reg[3]_i_255_n_6
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306    18.180 r  uccc/ai/VGA_RED_O[3]_i_251/O
                         net (fo=1, routed)           0.000    18.180    uccc/ai/VGA_RED_O[3]_i_251_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.581 r  uccc/ai/VGA_RED_O_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.581    uccc/ai/VGA_RED_O_reg[3]_i_98_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.809 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    19.413    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    19.726 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.522    20.248    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.372 r  uccc/bm/VGA_BLUE_O[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.372    uccc/ai/VGA_BLUE_O_reg[3]_1[1]
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.444    14.045    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[1]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.077    14.309    uccc/ai/VGA_BLUE_O_reg[1]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -20.372    
  -------------------------------------------------------------------
                         slack                                 -6.062    

Slack (VIOLATED) :        -6.055ns  (required time - arrival time)
  Source:                 ueee/vertical/vPosc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_RED_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.293ns  (logic 10.643ns (69.596%)  route 4.650ns (30.404%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.555     5.076    ueee/vertical/clk_out1
    SLICE_X11Y21         FDRE                                         r  ueee/vertical/vPosc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  ueee/vertical/vPosc_reg[1]/Q
                         net (fo=15, routed)          0.566     6.098    ueee/vertical/DI[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.618 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.618    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.735    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.852 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.852    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.969 r  ueee/vertical/VGA_RED_O3_i_5/CO[3]
                         net (fo=1, routed)           0.009     6.978    ueee/vertical/VGA_RED_O3_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.197 r  ueee/vertical/VGA_RED_O3_i_4/O[0]
                         net (fo=4, routed)           0.817     8.014    uccc/ai/A[16]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    12.221 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.223    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.741 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.858    14.599    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.106 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.106    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.440 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/O[1]
                         net (fo=1, routed)           0.717    16.156    uccc_n_225
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    16.459 r  VGA_RED_O[3]_i_888/O
                         net (fo=1, routed)           0.000    16.459    uccc/ai/VGA_RED_O[3]_i_253_0[1]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.992 r  uccc/ai/VGA_RED_O_reg[3]_i_503/CO[3]
                         net (fo=1, routed)           0.000    16.992    uccc/ai/VGA_RED_O_reg[3]_i_503_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.315 f  uccc/ai/VGA_RED_O_reg[3]_i_255/O[1]
                         net (fo=1, routed)           0.559    17.874    uccc/ai/VGA_RED_O_reg[3]_i_255_n_6
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306    18.180 r  uccc/ai/VGA_RED_O[3]_i_251/O
                         net (fo=1, routed)           0.000    18.180    uccc/ai/VGA_RED_O[3]_i_251_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.581 r  uccc/ai/VGA_RED_O_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.581    uccc/ai/VGA_RED_O_reg[3]_i_98_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.809 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    19.413    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    19.726 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.519    20.245    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.369 r  uccc/bm/VGA_RED_O[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.369    uccc/ai/D[0]
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.444    14.045    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.081    14.313    uccc/ai/VGA_RED_O_reg[0]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 -6.055    

Slack (VIOLATED) :        -6.040ns  (required time - arrival time)
  Source:                 ueee/vertical/vPosc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_RED_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.275ns  (logic 10.643ns (69.675%)  route 4.632ns (30.325%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.555     5.076    ueee/vertical/clk_out1
    SLICE_X11Y21         FDRE                                         r  ueee/vertical/vPosc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  ueee/vertical/vPosc_reg[1]/Q
                         net (fo=15, routed)          0.566     6.098    ueee/vertical/DI[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.618 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.618    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.735    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.852 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.852    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.969 r  ueee/vertical/VGA_RED_O3_i_5/CO[3]
                         net (fo=1, routed)           0.009     6.978    ueee/vertical/VGA_RED_O3_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.197 r  ueee/vertical/VGA_RED_O3_i_4/O[0]
                         net (fo=4, routed)           0.817     8.014    uccc/ai/A[16]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    12.221 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.223    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.741 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.858    14.599    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.106 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.106    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.440 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/O[1]
                         net (fo=1, routed)           0.717    16.156    uccc_n_225
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    16.459 r  VGA_RED_O[3]_i_888/O
                         net (fo=1, routed)           0.000    16.459    uccc/ai/VGA_RED_O[3]_i_253_0[1]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.992 r  uccc/ai/VGA_RED_O_reg[3]_i_503/CO[3]
                         net (fo=1, routed)           0.000    16.992    uccc/ai/VGA_RED_O_reg[3]_i_503_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.315 f  uccc/ai/VGA_RED_O_reg[3]_i_255/O[1]
                         net (fo=1, routed)           0.559    17.874    uccc/ai/VGA_RED_O_reg[3]_i_255_n_6
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306    18.180 r  uccc/ai/VGA_RED_O[3]_i_251/O
                         net (fo=1, routed)           0.000    18.180    uccc/ai/VGA_RED_O[3]_i_251_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.581 r  uccc/ai/VGA_RED_O_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.581    uccc/ai/VGA_RED_O_reg[3]_i_98_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.809 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    19.413    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    19.726 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.502    20.228    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124    20.352 r  uccc/bm/VGA_RED_O[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.352    uccc/ai/D[2]
    SLICE_X12Y17         FDRE                                         r  uccc/ai/VGA_RED_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.442    14.043    uccc/ai/clk_out1
    SLICE_X12Y17         FDRE                                         r  uccc/ai/VGA_RED_O_reg[2]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X12Y17         FDRE (Setup_fdre_C_D)        0.081    14.311    uccc/ai/VGA_RED_O_reg[2]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -20.352    
  -------------------------------------------------------------------
                         slack                                 -6.040    

Slack (VIOLATED) :        -5.939ns  (required time - arrival time)
  Source:                 ueee/vertical/vPosc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_BLUE_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 10.643ns (70.145%)  route 4.530ns (29.855%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.555     5.076    ueee/vertical/clk_out1
    SLICE_X11Y21         FDRE                                         r  ueee/vertical/vPosc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  ueee/vertical/vPosc_reg[1]/Q
                         net (fo=15, routed)          0.566     6.098    ueee/vertical/DI[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.618 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.618    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.735    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.852 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.852    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.969 r  ueee/vertical/VGA_RED_O3_i_5/CO[3]
                         net (fo=1, routed)           0.009     6.978    ueee/vertical/VGA_RED_O3_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.197 r  ueee/vertical/VGA_RED_O3_i_4/O[0]
                         net (fo=4, routed)           0.817     8.014    uccc/ai/A[16]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    12.221 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.223    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.741 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.858    14.599    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.106 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.106    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.440 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/O[1]
                         net (fo=1, routed)           0.717    16.156    uccc_n_225
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    16.459 r  VGA_RED_O[3]_i_888/O
                         net (fo=1, routed)           0.000    16.459    uccc/ai/VGA_RED_O[3]_i_253_0[1]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.992 r  uccc/ai/VGA_RED_O_reg[3]_i_503/CO[3]
                         net (fo=1, routed)           0.000    16.992    uccc/ai/VGA_RED_O_reg[3]_i_503_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.315 f  uccc/ai/VGA_RED_O_reg[3]_i_255/O[1]
                         net (fo=1, routed)           0.559    17.874    uccc/ai/VGA_RED_O_reg[3]_i_255_n_6
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306    18.180 r  uccc/ai/VGA_RED_O[3]_i_251/O
                         net (fo=1, routed)           0.000    18.180    uccc/ai/VGA_RED_O[3]_i_251_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.581 r  uccc/ai/VGA_RED_O_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.581    uccc/ai/VGA_RED_O_reg[3]_i_98_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.809 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    19.413    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    19.726 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.399    20.125    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124    20.249 r  uccc/bm/VGA_BLUE_O[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.249    uccc/ai/VGA_BLUE_O_reg[3]_1[0]
    SLICE_X8Y16          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.443    14.044    uccc/ai/clk_out1
    SLICE_X8Y16          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[0]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.079    14.310    uccc/ai/VGA_BLUE_O_reg[0]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -20.249    
  -------------------------------------------------------------------
                         slack                                 -5.939    

Slack (VIOLATED) :        -5.938ns  (required time - arrival time)
  Source:                 ueee/vertical/vPosc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/ai/VGA_GREEN_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.174ns  (logic 10.643ns (70.141%)  route 4.531ns (29.859%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.555     5.076    ueee/vertical/clk_out1
    SLICE_X11Y21         FDRE                                         r  ueee/vertical/vPosc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  ueee/vertical/vPosc_reg[1]/Q
                         net (fo=15, routed)          0.566     6.098    ueee/vertical/DI[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.618 r  ueee/vertical/VGA_RED_O3_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.618    ueee/vertical/VGA_RED_O3_i_8_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ueee/vertical/VGA_RED_O3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.735    ueee/vertical/VGA_RED_O3_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.852 r  ueee/vertical/VGA_RED_O3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.852    ueee/vertical/VGA_RED_O3_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.969 r  ueee/vertical/VGA_RED_O3_i_5/CO[3]
                         net (fo=1, routed)           0.009     6.978    ueee/vertical/VGA_RED_O3_i_5_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.197 r  ueee/vertical/VGA_RED_O3_i_4/O[0]
                         net (fo=4, routed)           0.817     8.014    uccc/ai/A[16]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    12.221 r  uccc/ai/VGA_RED_O3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.223    uccc/ai/VGA_RED_O3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.741 r  uccc/ai/VGA_RED_O3__1/P[0]
                         net (fo=2, routed)           0.858    14.599    uccc/ai/VGA_RED_O3__1_n_105
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.106 r  uccc/ai/VGA_RED_O_reg[3]_i_1370/CO[3]
                         net (fo=1, routed)           0.000    15.106    uccc/ai/VGA_RED_O_reg[3]_i_1370_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.440 r  uccc/ai/VGA_RED_O_reg[3]_i_1366/O[1]
                         net (fo=1, routed)           0.717    16.156    uccc_n_225
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    16.459 r  VGA_RED_O[3]_i_888/O
                         net (fo=1, routed)           0.000    16.459    uccc/ai/VGA_RED_O[3]_i_253_0[1]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.992 r  uccc/ai/VGA_RED_O_reg[3]_i_503/CO[3]
                         net (fo=1, routed)           0.000    16.992    uccc/ai/VGA_RED_O_reg[3]_i_503_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.315 f  uccc/ai/VGA_RED_O_reg[3]_i_255/O[1]
                         net (fo=1, routed)           0.559    17.874    uccc/ai/VGA_RED_O_reg[3]_i_255_n_6
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306    18.180 r  uccc/ai/VGA_RED_O[3]_i_251/O
                         net (fo=1, routed)           0.000    18.180    uccc/ai/VGA_RED_O[3]_i_251_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.581 r  uccc/ai/VGA_RED_O_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.581    uccc/ai/VGA_RED_O_reg[3]_i_98_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.809 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    19.413    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    19.726 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.400    20.126    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124    20.250 r  uccc/bm/VGA_GREEN_O[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.250    uccc/ai/VGA_GREEN_O_reg[3]_1[1]
    SLICE_X8Y16          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.443    14.044    uccc/ai/clk_out1
    SLICE_X8Y16          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[1]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.081    14.312    uccc/ai/VGA_GREEN_O_reg[1]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -20.250    
  -------------------------------------------------------------------
                         slack                                 -5.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ueee/debr/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debr/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.585     1.468    ueee/debr/B1/clk_out1
    SLICE_X3Y27          FDRE                                         r  ueee/debr/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ueee/debr/B1/Q_reg/Q
                         net (fo=2, routed)           0.179     1.788    ueee/debr/B2/N1
    SLICE_X4Y27          FDRE                                         r  ueee/debr/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.851     1.978    ueee/debr/B2/clk_out1
    SLICE_X4Y27          FDRE                                         r  ueee/debr/B2/Q_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.070     1.570    ueee/debr/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ueee/debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debl/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.554     1.437    ueee/debl/B2/clk_out1
    SLICE_X13Y26         FDRE                                         r  ueee/debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  ueee/debl/B2/Q_reg/Q
                         net (fo=2, routed)           0.170     1.748    ueee/debl/B3/N2
    SLICE_X13Y26         FDRE                                         r  ueee/debl/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.821     1.948    ueee/debl/B3/clk_out1
    SLICE_X13Y26         FDRE                                         r  ueee/debl/B3/Q_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.061     1.498    ueee/debl/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ueee/debr/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/debr/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.583     1.466    ueee/debr/B2/clk_out1
    SLICE_X4Y27          FDRE                                         r  ueee/debr/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ueee/debr/B2/Q_reg/Q
                         net (fo=2, routed)           0.185     1.792    ueee/debr/B3/N2
    SLICE_X4Y27          FDRE                                         r  ueee/debr/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.851     1.978    ueee/debr/B3/clk_out1
    SLICE_X4Y27          FDRE                                         r  ueee/debr/B3/Q_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.066     1.532    ueee/debr/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ueee/vertical/vPosc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/vertical/vPosc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.556     1.439    ueee/vertical/clk_out1
    SLICE_X11Y27         FDRE                                         r  ueee/vertical/vPosc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ueee/vertical/vPosc_reg[23]/Q
                         net (fo=13, routed)          0.130     1.710    ueee/vertical/vPosc_reg[23]_0[3]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  ueee/vertical/vPosc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    ueee/vertical/vPosc_reg[20]_i_1_n_4
    SLICE_X11Y27         FDRE                                         r  ueee/vertical/vPosc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.823     1.950    ueee/vertical/clk_out1
    SLICE_X11Y27         FDRE                                         r  ueee/vertical/vPosc_reg[23]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    ueee/vertical/vPosc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ueee/vertical/vPosc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/vertical/vPosc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.659%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.556     1.439    ueee/vertical/clk_out1
    SLICE_X11Y28         FDRE                                         r  ueee/vertical/vPosc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ueee/vertical/vPosc_reg[27]/Q
                         net (fo=13, routed)          0.130     1.710    ueee/vertical/vPosc_reg[27]_0[3]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  ueee/vertical/vPosc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    ueee/vertical/vPosc_reg[24]_i_1_n_4
    SLICE_X11Y28         FDRE                                         r  ueee/vertical/vPosc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.824     1.951    ueee/vertical/clk_out1
    SLICE_X11Y28         FDRE                                         r  ueee/vertical/vPosc_reg[27]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.105     1.544    ueee/vertical/vPosc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ueee/vertical/vPosc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/vertical/vPosc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.553     1.436    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vPosc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ueee/vertical/vPosc_reg[11]/Q
                         net (fo=13, routed)          0.130     1.707    ueee/vertical/vPosc_reg[11]_0[3]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  ueee/vertical/vPosc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    ueee/vertical/vPosc_reg[8]_i_1_n_4
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vPosc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.820     1.947    ueee/vertical/clk_out1
    SLICE_X11Y24         FDRE                                         r  ueee/vertical/vPosc_reg[11]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    ueee/vertical/vPosc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ueee/vertical/vPosc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/vertical/vPosc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.553     1.436    ueee/vertical/clk_out1
    SLICE_X11Y25         FDRE                                         r  ueee/vertical/vPosc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ueee/vertical/vPosc_reg[15]/Q
                         net (fo=13, routed)          0.133     1.710    ueee/vertical/vPosc_reg[15]_0[3]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  ueee/vertical/vPosc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    ueee/vertical/vPosc_reg[12]_i_1_n_4
    SLICE_X11Y25         FDRE                                         r  ueee/vertical/vPosc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.820     1.947    ueee/vertical/clk_out1
    SLICE_X11Y25         FDRE                                         r  ueee/vertical/vPosc_reg[15]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    ueee/vertical/vPosc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ueee/horizontal/hPosc_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/horizontal/hPosc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.039%)  route 0.134ns (34.961%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.562     1.445    ueee/horizontal/clk_out1
    SLICE_X13Y14         FDRE                                         r  ueee/horizontal/hPosc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ueee/horizontal/hPosc_reg[24]/Q
                         net (fo=13, routed)          0.134     1.720    ueee/horizontal/hPosc_reg[27]_1[0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  ueee/horizontal/hPosc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    ueee/horizontal/data0[24]
    SLICE_X13Y14         FDRE                                         r  ueee/horizontal/hPosc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.831     1.958    ueee/horizontal/clk_out1
    SLICE_X13Y14         FDRE                                         r  ueee/horizontal/hPosc_reg[24]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    ueee/horizontal/hPosc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ueee/vertical/vPosc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/vertical/vPosc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.800%)  route 0.127ns (33.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.556     1.439    ueee/vertical/clk_out1
    SLICE_X11Y27         FDRE                                         r  ueee/vertical/vPosc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ueee/vertical/vPosc_reg[20]/Q
                         net (fo=13, routed)          0.127     1.707    ueee/vertical/vPosc_reg[23]_0[0]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.822 r  ueee/vertical/vPosc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.822    ueee/vertical/vPosc_reg[20]_i_1_n_7
    SLICE_X11Y27         FDRE                                         r  ueee/vertical/vPosc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.823     1.950    ueee/vertical/clk_out1
    SLICE_X11Y27         FDRE                                         r  ueee/vertical/vPosc_reg[20]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    ueee/vertical/vPosc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ueee/horizontal/hPosc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ueee/horizontal/hPosc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.249ns (64.899%)  route 0.135ns (35.101%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.562     1.445    ueee/horizontal/clk_out1
    SLICE_X13Y13         FDRE                                         r  ueee/horizontal/hPosc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ueee/horizontal/hPosc_reg[20]/Q
                         net (fo=13, routed)          0.135     1.721    ueee/horizontal/hPosc_reg[23]_1[0]
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  ueee/horizontal/hPosc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    ueee/horizontal/data0[20]
    SLICE_X13Y13         FDRE                                         r  ueee/horizontal/hPosc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.831     1.958    ueee/horizontal/clk_out1
    SLICE_X13Y13         FDRE                                         r  ueee/horizontal/hPosc_reg[20]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    ueee/horizontal/hPosc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ueee/clk_modifier/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    ueee/clk_modifier/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y16      uccc/ai/VGA_BLUE_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y15      uccc/ai/VGA_BLUE_O_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y17     uccc/ai/VGA_BLUE_O_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y17     uccc/ai/VGA_BLUE_O_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y15      uccc/ai/VGA_GREEN_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y16      uccc/ai/VGA_GREEN_O_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y15      uccc/ai/VGA_GREEN_O_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y18     uccc/ai/VGA_GREEN_O_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y16      uccc/ai/VGA_BLUE_O_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y16      uccc/ai/VGA_BLUE_O_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y15      uccc/ai/VGA_BLUE_O_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y15      uccc/ai/VGA_BLUE_O_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y17     uccc/ai/VGA_BLUE_O_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y17     uccc/ai/VGA_BLUE_O_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y17     uccc/ai/VGA_BLUE_O_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y17     uccc/ai/VGA_BLUE_O_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y15      uccc/ai/VGA_GREEN_O_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y15      uccc/ai/VGA_GREEN_O_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y16      uccc/ai/VGA_BLUE_O_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y16      uccc/ai/VGA_BLUE_O_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y15      uccc/ai/VGA_BLUE_O_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y15      uccc/ai/VGA_BLUE_O_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y17     uccc/ai/VGA_BLUE_O_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y17     uccc/ai/VGA_BLUE_O_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y17     uccc/ai/VGA_BLUE_O_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y17     uccc/ai/VGA_BLUE_O_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y15      uccc/ai/VGA_GREEN_O_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y15      uccc/ai/VGA_GREEN_O_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    ueee/clk_modifier/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uccc/bm/xPos_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.554ns  (logic 1.138ns (13.304%)  route 7.416ns (86.696%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[18]/C
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uccc/bm/xPos_reg[18]/Q
                         net (fo=11, routed)          2.195     2.713    uccc/bm/Q[18]
    SLICE_X15Y15         LUT4 (Prop_lut4_I1_O)        0.124     2.837 f  uccc/bm/xPos[30]_i_16/O
                         net (fo=1, routed)           0.797     3.634    uccc/bm/xPos[30]_i_16_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.758 f  uccc/bm/xPos[30]_i_9/O
                         net (fo=1, routed)           0.151     3.909    uccc/bm/xPos[30]_i_9_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.033 f  uccc/bm/xPos[30]_i_5/O
                         net (fo=2, routed)           0.867     4.900    uccc/bm/xPos[30]_i_5_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.024 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=32, routed)          1.502     6.527    ueee/debm/B2/xPos_reg[0]_0
    SLICE_X12Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.651 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          1.903     8.554    uccc/bm/E[0]
    SLICE_X15Y17         FDRE                                         r  uccc/bm/xPos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.554ns  (logic 1.138ns (13.304%)  route 7.416ns (86.696%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[18]/C
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uccc/bm/xPos_reg[18]/Q
                         net (fo=11, routed)          2.195     2.713    uccc/bm/Q[18]
    SLICE_X15Y15         LUT4 (Prop_lut4_I1_O)        0.124     2.837 f  uccc/bm/xPos[30]_i_16/O
                         net (fo=1, routed)           0.797     3.634    uccc/bm/xPos[30]_i_16_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.758 f  uccc/bm/xPos[30]_i_9/O
                         net (fo=1, routed)           0.151     3.909    uccc/bm/xPos[30]_i_9_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.033 f  uccc/bm/xPos[30]_i_5/O
                         net (fo=2, routed)           0.867     4.900    uccc/bm/xPos[30]_i_5_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.024 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=32, routed)          1.502     6.527    ueee/debm/B2/xPos_reg[0]_0
    SLICE_X12Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.651 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          1.903     8.554    uccc/bm/E[0]
    SLICE_X15Y17         FDRE                                         r  uccc/bm/xPos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.554ns  (logic 1.138ns (13.304%)  route 7.416ns (86.696%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[18]/C
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uccc/bm/xPos_reg[18]/Q
                         net (fo=11, routed)          2.195     2.713    uccc/bm/Q[18]
    SLICE_X15Y15         LUT4 (Prop_lut4_I1_O)        0.124     2.837 f  uccc/bm/xPos[30]_i_16/O
                         net (fo=1, routed)           0.797     3.634    uccc/bm/xPos[30]_i_16_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.758 f  uccc/bm/xPos[30]_i_9/O
                         net (fo=1, routed)           0.151     3.909    uccc/bm/xPos[30]_i_9_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.033 f  uccc/bm/xPos[30]_i_5/O
                         net (fo=2, routed)           0.867     4.900    uccc/bm/xPos[30]_i_5_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.024 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=32, routed)          1.502     6.527    ueee/debm/B2/xPos_reg[0]_0
    SLICE_X12Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.651 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          1.903     8.554    uccc/bm/E[0]
    SLICE_X15Y17         FDRE                                         r  uccc/bm/xPos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.554ns  (logic 1.138ns (13.304%)  route 7.416ns (86.696%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[18]/C
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uccc/bm/xPos_reg[18]/Q
                         net (fo=11, routed)          2.195     2.713    uccc/bm/Q[18]
    SLICE_X15Y15         LUT4 (Prop_lut4_I1_O)        0.124     2.837 f  uccc/bm/xPos[30]_i_16/O
                         net (fo=1, routed)           0.797     3.634    uccc/bm/xPos[30]_i_16_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.758 f  uccc/bm/xPos[30]_i_9/O
                         net (fo=1, routed)           0.151     3.909    uccc/bm/xPos[30]_i_9_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.033 f  uccc/bm/xPos[30]_i_5/O
                         net (fo=2, routed)           0.867     4.900    uccc/bm/xPos[30]_i_5_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.024 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=32, routed)          1.502     6.527    ueee/debm/B2/xPos_reg[0]_0
    SLICE_X12Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.651 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          1.903     8.554    uccc/bm/E[0]
    SLICE_X15Y17         FDRE                                         r  uccc/bm/xPos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 1.138ns (13.313%)  route 7.410ns (86.687%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[18]/C
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uccc/bm/xPos_reg[18]/Q
                         net (fo=11, routed)          2.195     2.713    uccc/bm/Q[18]
    SLICE_X15Y15         LUT4 (Prop_lut4_I1_O)        0.124     2.837 f  uccc/bm/xPos[30]_i_16/O
                         net (fo=1, routed)           0.797     3.634    uccc/bm/xPos[30]_i_16_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.758 f  uccc/bm/xPos[30]_i_9/O
                         net (fo=1, routed)           0.151     3.909    uccc/bm/xPos[30]_i_9_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.033 f  uccc/bm/xPos[30]_i_5/O
                         net (fo=2, routed)           0.867     4.900    uccc/bm/xPos[30]_i_5_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.024 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=32, routed)          1.502     6.527    ueee/debm/B2/xPos_reg[0]_0
    SLICE_X12Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.651 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          1.897     8.548    uccc/bm/E[0]
    SLICE_X13Y19         FDRE                                         r  uccc/bm/xPos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 1.138ns (13.313%)  route 7.410ns (86.687%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[18]/C
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uccc/bm/xPos_reg[18]/Q
                         net (fo=11, routed)          2.195     2.713    uccc/bm/Q[18]
    SLICE_X15Y15         LUT4 (Prop_lut4_I1_O)        0.124     2.837 f  uccc/bm/xPos[30]_i_16/O
                         net (fo=1, routed)           0.797     3.634    uccc/bm/xPos[30]_i_16_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.758 f  uccc/bm/xPos[30]_i_9/O
                         net (fo=1, routed)           0.151     3.909    uccc/bm/xPos[30]_i_9_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.033 f  uccc/bm/xPos[30]_i_5/O
                         net (fo=2, routed)           0.867     4.900    uccc/bm/xPos[30]_i_5_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.024 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=32, routed)          1.502     6.527    ueee/debm/B2/xPos_reg[0]_0
    SLICE_X12Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.651 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          1.897     8.548    uccc/bm/E[0]
    SLICE_X13Y19         FDRE                                         r  uccc/bm/xPos_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 1.138ns (13.313%)  route 7.410ns (86.687%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[18]/C
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uccc/bm/xPos_reg[18]/Q
                         net (fo=11, routed)          2.195     2.713    uccc/bm/Q[18]
    SLICE_X15Y15         LUT4 (Prop_lut4_I1_O)        0.124     2.837 f  uccc/bm/xPos[30]_i_16/O
                         net (fo=1, routed)           0.797     3.634    uccc/bm/xPos[30]_i_16_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.758 f  uccc/bm/xPos[30]_i_9/O
                         net (fo=1, routed)           0.151     3.909    uccc/bm/xPos[30]_i_9_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.033 f  uccc/bm/xPos[30]_i_5/O
                         net (fo=2, routed)           0.867     4.900    uccc/bm/xPos[30]_i_5_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.024 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=32, routed)          1.502     6.527    ueee/debm/B2/xPos_reg[0]_0
    SLICE_X12Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.651 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          1.897     8.548    uccc/bm/E[0]
    SLICE_X13Y19         FDRE                                         r  uccc/bm/xPos_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 1.138ns (13.313%)  route 7.410ns (86.687%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[18]/C
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uccc/bm/xPos_reg[18]/Q
                         net (fo=11, routed)          2.195     2.713    uccc/bm/Q[18]
    SLICE_X15Y15         LUT4 (Prop_lut4_I1_O)        0.124     2.837 f  uccc/bm/xPos[30]_i_16/O
                         net (fo=1, routed)           0.797     3.634    uccc/bm/xPos[30]_i_16_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.758 f  uccc/bm/xPos[30]_i_9/O
                         net (fo=1, routed)           0.151     3.909    uccc/bm/xPos[30]_i_9_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.033 f  uccc/bm/xPos[30]_i_5/O
                         net (fo=2, routed)           0.867     4.900    uccc/bm/xPos[30]_i_5_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.024 r  uccc/bm/xPos[30]_i_7/O
                         net (fo=32, routed)          1.502     6.527    ueee/debm/B2/xPos_reg[0]_0
    SLICE_X12Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.651 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          1.897     8.548    uccc/bm/E[0]
    SLICE_X13Y19         FDRE                                         r  uccc/bm/xPos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/yPos_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.420ns  (logic 1.076ns (12.780%)  route 7.344ns (87.220%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[25]/C
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/yPos_reg[25]/Q
                         net (fo=10, routed)          1.642     2.098    uccc/bm/yPos_reg[30]_0[25]
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.124     2.222 f  uccc/bm/yPos[30]_i_13/O
                         net (fo=1, routed)           0.821     3.043    uccc/bm/yPos[30]_i_13_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124     3.167 r  uccc/bm/yPos[30]_i_9/O
                         net (fo=1, routed)           0.811     3.978    uccc/bm/yPos[30]_i_9_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.124     4.102 r  uccc/bm/yPos[30]_i_6/O
                         net (fo=3, routed)           0.640     4.743    ueee/debu/B2/yPos_reg[0]_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.124     4.867 r  ueee/debu/B2/yPos[30]_i_7/O
                         net (fo=33, routed)          2.157     7.024    uccc/bm/yPos_reg[0]_4
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.124     7.148 r  uccc/bm/yPos[30]_i_1/O
                         net (fo=31, routed)          1.272     8.420    uccc/bm/yPos
    SLICE_X7Y28          FDRE                                         r  uccc/bm/yPos_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/yPos_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.420ns  (logic 1.076ns (12.780%)  route 7.344ns (87.220%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[25]/C
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uccc/bm/yPos_reg[25]/Q
                         net (fo=10, routed)          1.642     2.098    uccc/bm/yPos_reg[30]_0[25]
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.124     2.222 f  uccc/bm/yPos[30]_i_13/O
                         net (fo=1, routed)           0.821     3.043    uccc/bm/yPos[30]_i_13_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124     3.167 r  uccc/bm/yPos[30]_i_9/O
                         net (fo=1, routed)           0.811     3.978    uccc/bm/yPos[30]_i_9_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.124     4.102 r  uccc/bm/yPos[30]_i_6/O
                         net (fo=3, routed)           0.640     4.743    ueee/debu/B2/yPos_reg[0]_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.124     4.867 r  ueee/debu/B2/yPos[30]_i_7/O
                         net (fo=33, routed)          2.157     7.024    uccc/bm/yPos_reg[0]_4
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.124     7.148 r  uccc/bm/yPos[30]_i_1/O
                         net (fo=31, routed)          1.272     8.420    uccc/bm/yPos
    SLICE_X7Y28          FDRE                                         r  uccc/bm/yPos_reg[25]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uccc/bm/xPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[0]/C
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  uccc/bm/xPos_reg[0]/Q
                         net (fo=16, routed)          0.190     0.354    uccc/bm/Q[0]
    SLICE_X14Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.399 r  uccc/bm/xPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    uccc/bm/xPos[0]_i_1_n_0
    SLICE_X14Y27         FDRE                                         r  uccc/bm/xPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/yPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[0]/C
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  uccc/bm/yPos_reg[0]/Q
                         net (fo=16, routed)          0.200     0.364    uccc/bm/yPos_reg[30]_0[0]
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.045     0.409 r  uccc/bm/yPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    uccc/bm/yPos[0]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  uccc/bm/yPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.276ns (49.652%)  route 0.280ns (50.348%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[21]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uccc/bm/xPos_reg[21]/Q
                         net (fo=11, routed)          0.076     0.217    uccc/bm/Q[21]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.262 r  uccc/bm/xPos[30]_i_11/O
                         net (fo=1, routed)           0.089     0.351    ueee/debl/B2/xPos_reg[0]
    SLICE_X14Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.396 r  ueee/debl/B2/xPos[30]_i_6/O
                         net (fo=33, routed)          0.114     0.511    uccc/bm/xPos_reg[0]_5
    SLICE_X14Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.556 r  uccc/bm/xPos[27]_i_1/O
                         net (fo=1, routed)           0.000     0.556    uccc/bm/xPos[27]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  uccc/bm/xPos_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.395ns (63.802%)  route 0.224ns (36.198%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[13]/C
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uccc/bm/xPos_reg[13]/Q
                         net (fo=11, routed)          0.121     0.285    uccc/bm/Q[13]
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.409 r  uccc/bm/xPos0__58_carry__2/O[1]
                         net (fo=1, routed)           0.103     0.512    uccc/bm/xPos00_in[14]
    SLICE_X14Y23         LUT4 (Prop_lut4_I2_O)        0.107     0.619 r  uccc/bm/xPos[14]_i_1/O
                         net (fo=1, routed)           0.000     0.619    uccc/bm/xPos[14]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  uccc/bm/xPos_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.360ns (56.256%)  route 0.280ns (43.744%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[3]/C
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uccc/bm/xPos_reg[3]/Q
                         net (fo=16, routed)          0.139     0.280    uccc/bm/Q[3]
    SLICE_X15Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.391 r  uccc/bm/xPos0_carry/O[2]
                         net (fo=1, routed)           0.141     0.532    uccc/bm/xPos0[3]
    SLICE_X15Y17         LUT4 (Prop_lut4_I3_O)        0.108     0.640 r  uccc/bm/xPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.640    uccc/bm/xPos[3]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  uccc/bm/xPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/yPos_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.399ns (62.196%)  route 0.243ns (37.804%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[17]/C
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uccc/bm/yPos_reg[17]/Q
                         net (fo=10, routed)          0.144     0.285    uccc/bm/yPos_reg[30]_0[17]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.435 r  uccc/bm/yPos0_carry__3/O[1]
                         net (fo=1, routed)           0.098     0.534    uccc/bm/yPos0[18]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.108     0.642 r  uccc/bm/yPos[18]_i_1/O
                         net (fo=1, routed)           0.000     0.642    uccc/bm/yPos[18]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  uccc/bm/yPos_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.395ns (61.516%)  route 0.247ns (38.484%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[17]/C
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uccc/bm/xPos_reg[17]/Q
                         net (fo=11, routed)          0.144     0.308    uccc/bm/Q[17]
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.432 r  uccc/bm/xPos0__58_carry__3/O[1]
                         net (fo=1, routed)           0.103     0.535    uccc/bm/xPos00_in[18]
    SLICE_X14Y24         LUT4 (Prop_lut4_I2_O)        0.107     0.642 r  uccc/bm/xPos[18]_i_1/O
                         net (fo=1, routed)           0.000     0.642    uccc/bm/xPos[18]_i_1_n_0
    SLICE_X14Y24         FDRE                                         r  uccc/bm/xPos_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/yPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/yPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.360ns (55.572%)  route 0.288ns (44.428%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  uccc/bm/yPos_reg[6]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uccc/bm/yPos_reg[6]/Q
                         net (fo=14, routed)          0.188     0.329    uccc/bm/yPos_reg[30]_0[6]
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.440 r  uccc/bm/yPos0_carry__0/O[1]
                         net (fo=1, routed)           0.099     0.540    uccc/bm/yPos0[6]
    SLICE_X5Y22          LUT4 (Prop_lut4_I1_O)        0.108     0.648 r  uccc/bm/yPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.648    uccc/bm/yPos[6]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  uccc/bm/yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.363ns (55.718%)  route 0.288ns (44.282%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[25]/C
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uccc/bm/xPos_reg[25]/Q
                         net (fo=11, routed)          0.173     0.314    uccc/bm/Q[25]
    SLICE_X13Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  uccc/bm/xPos0__58_carry__5_i_4/O
                         net (fo=1, routed)           0.000     0.359    uccc/bm/xPos0__58_carry__5_i_4_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  uccc/bm/xPos0__58_carry__5/O[0]
                         net (fo=1, routed)           0.115     0.544    uccc/bm/xPos00_in[25]
    SLICE_X13Y28         LUT4 (Prop_lut4_I2_O)        0.107     0.651 r  uccc/bm/xPos[25]_i_1/O
                         net (fo=1, routed)           0.000     0.651    uccc/bm/xPos[25]_i_1_n_0
    SLICE_X13Y28         FDRE                                         r  uccc/bm/xPos_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/bm/xPos_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.359ns (54.821%)  route 0.296ns (45.179%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[28]/C
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uccc/bm/xPos_reg[28]/Q
                         net (fo=11, routed)          0.149     0.290    uccc/bm/Q[28]
    SLICE_X13Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.335 r  uccc/bm/xPos0__58_carry__5_i_1/O
                         net (fo=1, routed)           0.000     0.335    uccc/bm/xPos0__58_carry__5_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.398 r  uccc/bm/xPos0__58_carry__5/O[3]
                         net (fo=1, routed)           0.147     0.545    uccc/bm/xPos00_in[28]
    SLICE_X13Y28         LUT4 (Prop_lut4_I2_O)        0.110     0.655 r  uccc/bm/xPos[28]_i_1/O
                         net (fo=1, routed)           0.000     0.655    uccc/bm/xPos[28]_i_1_n_0
    SLICE_X13Y28         FDRE                                         r  uccc/bm/xPos_reg[28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uccc/ai/VGA_GREEN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.039ns  (logic 3.986ns (56.636%)  route 3.052ns (43.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.558     5.079    uccc/ai/clk_out1
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  uccc/ai/VGA_GREEN_O_reg[3]/Q
                         net (fo=1, routed)           3.052     8.588    VGA_GREEN_O_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.118 r  VGA_GREEN_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.118    VGA_GREEN_O[3]
    D17                                                               r  VGA_GREEN_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_RED_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.818ns  (logic 4.042ns (59.284%)  route 2.776ns (40.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.562     5.083    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  uccc/ai/VGA_RED_O_reg[0]/Q
                         net (fo=1, routed)           2.776     8.377    VGA_RED_O_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.901 r  VGA_RED_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.901    VGA_RED_O[0]
    G19                                                               r  VGA_RED_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_GREEN_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 4.023ns (59.211%)  route 2.772ns (40.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.561     5.082    uccc/ai/clk_out1
    SLICE_X8Y16          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.600 r  uccc/ai/VGA_GREEN_O_reg[1]/Q
                         net (fo=1, routed)           2.772     8.372    VGA_GREEN_O_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.877 r  VGA_GREEN_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.877    VGA_GREEN_O[1]
    H17                                                               r  VGA_GREEN_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_GREEN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 4.047ns (60.420%)  route 2.651ns (39.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.562     5.083    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  uccc/ai/VGA_GREEN_O_reg[2]/Q
                         net (fo=1, routed)           2.651     8.252    VGA_GREEN_O_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.782 r  VGA_GREEN_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.782    VGA_GREEN_O[2]
    G17                                                               r  VGA_GREEN_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_GREEN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.687ns  (logic 3.977ns (59.471%)  route 2.710ns (40.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.562     5.083    uccc/ai/clk_out1
    SLICE_X9Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uccc/ai/VGA_GREEN_O_reg[0]/Q
                         net (fo=1, routed)           2.710     8.249    VGA_GREEN_O_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.770 r  VGA_GREEN_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.770    VGA_GREEN_O[0]
    J17                                                               r  VGA_GREEN_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_RED_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.666ns  (logic 3.975ns (59.637%)  route 2.691ns (40.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.558     5.079    uccc/ai/clk_out1
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  uccc/ai/VGA_RED_O_reg[1]/Q
                         net (fo=1, routed)           2.691     8.226    VGA_RED_O_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.745 r  VGA_RED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.745    VGA_RED_O[1]
    H19                                                               r  VGA_RED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_RED_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.655ns  (logic 4.042ns (60.731%)  route 2.614ns (39.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.560     5.081    uccc/ai/clk_out1
    SLICE_X12Y17         FDRE                                         r  uccc/ai/VGA_RED_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  uccc/ai/VGA_RED_O_reg[2]/Q
                         net (fo=1, routed)           2.614     8.213    VGA_RED_O_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.737 r  VGA_RED_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.737    VGA_RED_O[2]
    J19                                                               r  VGA_RED_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_BLUE_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.614ns  (logic 4.021ns (60.804%)  route 2.592ns (39.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.562     5.083    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  uccc/ai/VGA_BLUE_O_reg[1]/Q
                         net (fo=1, routed)           2.592     8.194    VGA_BLUE_O_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.697 r  VGA_BLUE_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.697    VGA_BLUE_O[1]
    L18                                                               r  VGA_BLUE_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_BLUE_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.585ns  (logic 3.981ns (60.449%)  route 2.605ns (39.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.560     5.081    uccc/ai/clk_out1
    SLICE_X13Y17         FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uccc/ai/VGA_BLUE_O_reg[3]/Q
                         net (fo=1, routed)           2.605     8.142    VGA_BLUE_O_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.667 r  VGA_BLUE_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.667    VGA_BLUE_O[3]
    J18                                                               r  VGA_BLUE_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uccc/ai/VGA_RED_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.958ns (60.789%)  route 2.553ns (39.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.558     5.079    uccc/ai/clk_out1
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  uccc/ai/VGA_RED_O_reg[3]/Q
                         net (fo=1, routed)           2.553     8.089    VGA_RED_O_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.591 r  VGA_RED_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.591    VGA_RED_O[3]
    N19                                                               r  VGA_RED_O[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ueee/debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.231ns (38.918%)  route 0.363ns (61.082%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.554     1.437    ueee/debl/B2/clk_out1
    SLICE_X13Y26         FDRE                                         r  ueee/debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  ueee/debl/B2/Q_reg/Q
                         net (fo=2, routed)           0.248     1.826    ueee/debl/B2/N2
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  ueee/debl/B2/xPos[30]_i_6/O
                         net (fo=33, routed)          0.114     1.986    uccc/bm/xPos_reg[0]_5
    SLICE_X14Y26         LUT4 (Prop_lut4_I0_O)        0.045     2.031 r  uccc/bm/xPos[27]_i_1/O
                         net (fo=1, routed)           0.000     2.031    uccc/bm/xPos[27]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  uccc/bm/xPos_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.209ns (33.453%)  route 0.416ns (66.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.556     1.439    ueee/debm/B3/clk_out1
    SLICE_X12Y28         FDRE                                         r  ueee/debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ueee/debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.235     1.838    ueee/debm/B2/N3
    SLICE_X12Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.883 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.180     2.064    uccc/bm/E[0]
    SLICE_X13Y28         FDRE                                         r  uccc/bm/xPos_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.209ns (33.453%)  route 0.416ns (66.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.556     1.439    ueee/debm/B3/clk_out1
    SLICE_X12Y28         FDRE                                         r  ueee/debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ueee/debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.235     1.838    ueee/debm/B2/N3
    SLICE_X12Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.883 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.180     2.064    uccc/bm/E[0]
    SLICE_X13Y28         FDRE                                         r  uccc/bm/xPos_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.209ns (31.096%)  route 0.463ns (68.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.556     1.439    ueee/debm/B3/clk_out1
    SLICE_X12Y28         FDRE                                         r  ueee/debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ueee/debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.235     1.838    ueee/debm/B2/N3
    SLICE_X12Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.883 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.228     2.111    uccc/bm/E[0]
    SLICE_X14Y27         FDRE                                         r  uccc/bm/xPos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.209ns (31.096%)  route 0.463ns (68.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.556     1.439    ueee/debm/B3/clk_out1
    SLICE_X12Y28         FDRE                                         r  ueee/debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ueee/debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.235     1.838    ueee/debm/B2/N3
    SLICE_X12Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.883 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.228     2.111    uccc/bm/E[0]
    SLICE_X14Y27         FDRE                                         r  uccc/bm/xPos_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.209ns (31.096%)  route 0.463ns (68.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.556     1.439    ueee/debm/B3/clk_out1
    SLICE_X12Y28         FDRE                                         r  ueee/debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ueee/debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.235     1.838    ueee/debm/B2/N3
    SLICE_X12Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.883 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.228     2.111    uccc/bm/E[0]
    SLICE_X14Y27         FDRE                                         r  uccc/bm/xPos_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.209ns (31.096%)  route 0.463ns (68.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.556     1.439    ueee/debm/B3/clk_out1
    SLICE_X12Y28         FDRE                                         r  ueee/debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ueee/debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.235     1.838    ueee/debm/B2/N3
    SLICE_X12Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.883 r  ueee/debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.228     2.111    uccc/bm/E[0]
    SLICE_X14Y27         FDRE                                         r  uccc/bm/xPos_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/yPos_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.209ns (28.970%)  route 0.512ns (71.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.554     1.437    ueee/debm/B1/clk_out1
    SLICE_X10Y26         FDRE                                         r  ueee/debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  ueee/debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.266     1.867    ueee/debm/B2/N1
    SLICE_X9Y28          LUT5 (Prop_lut5_I2_O)        0.045     1.912 r  ueee/debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.246     2.159    uccc/bm/yPos_reg[0]_6[0]
    SLICE_X8Y21          FDRE                                         r  uccc/bm/yPos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/yPos_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.209ns (28.970%)  route 0.512ns (71.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.554     1.437    ueee/debm/B1/clk_out1
    SLICE_X10Y26         FDRE                                         r  ueee/debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  ueee/debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.266     1.867    ueee/debm/B2/N1
    SLICE_X9Y28          LUT5 (Prop_lut5_I2_O)        0.045     1.912 r  ueee/debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.246     2.159    uccc/bm/yPos_reg[0]_6[0]
    SLICE_X8Y21          FDRE                                         r  uccc/bm/yPos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ueee/debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uccc/bm/xPos_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.725ns  (logic 0.231ns (31.859%)  route 0.494ns (68.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.554     1.437    ueee/debl/B2/clk_out1
    SLICE_X13Y26         FDRE                                         r  ueee/debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  ueee/debl/B2/Q_reg/Q
                         net (fo=2, routed)           0.248     1.826    ueee/debl/B2/N2
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  ueee/debl/B2/xPos[30]_i_6/O
                         net (fo=33, routed)          0.246     2.117    uccc/bm/xPos_reg[0]_5
    SLICE_X14Y26         LUT4 (Prop_lut4_I0_O)        0.045     2.162 r  uccc/bm/xPos[22]_i_1/O
                         net (fo=1, routed)           0.000     2.162    uccc/bm/xPos[22]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  uccc/bm/xPos_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575    10.096    ueee/clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.763 f  ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.425    ueee/clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.521 f  ueee/clk_modifier/clkf_buf/O
                         net (fo=1, routed)           1.575    10.096    ueee/clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    ueee/clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.372 r  ueee/clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.858    ueee/clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ueee/clk_modifier/clkf_buf/O
                         net (fo=1, routed)           0.549     1.432    ueee/clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ueee/clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uccc/bm/xPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_GREEN_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.384ns  (logic 11.354ns (61.759%)  route 7.030ns (38.241%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 FDRE=1 LUT2=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[4]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uccc/bm/xPos_reg[4]/Q
                         net (fo=17, routed)          1.759     2.277    uccc/bm/Q[4]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     2.799 r  uccc/bm/VGA_RED_O3__2_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.799    uccc/bm/VGA_RED_O3__2_i_48_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  uccc/bm/VGA_RED_O3__2_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.913    uccc/bm/VGA_RED_O3__2_i_47_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.247 r  uccc/bm/VGA_RED_O3__2_i_46/O[1]
                         net (fo=1, routed)           1.163     4.410    ueee/horizontal/VGA_RED_O3__4_4[1]
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303     4.713 r  ueee/horizontal/VGA_RED_O3__2_i_29/O
                         net (fo=1, routed)           0.000     4.713    ueee/horizontal/VGA_RED_O3__2_i_29_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.089 r  ueee/horizontal/VGA_RED_O3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.089    ueee/horizontal/VGA_RED_O3__2_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  ueee/horizontal/VGA_RED_O3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.206    ueee/horizontal/VGA_RED_O3__2_i_5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.425 r  ueee/horizontal/VGA_RED_O3__2_i_4/O[0]
                         net (fo=4, routed)           0.655     6.080    uccc/ai/VGA_RED_O3__4_5[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.287 r  uccc/ai/VGA_RED_O3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.289    uccc/ai/VGA_RED_O3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.807 r  uccc/ai/VGA_RED_O3__4/P[4]
                         net (fo=2, routed)           0.826    12.633    uccc/ai/VGA_RED_O3__4_n_101
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.757 r  uccc/ai/VGA_RED_O[3]_i_1364/O
                         net (fo=1, routed)           0.000    12.757    uccc/ai/VGA_RED_O[3]_i_1364_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  uccc/ai/VGA_RED_O_reg[3]_i_885/CO[3]
                         net (fo=1, routed)           0.000    13.307    uccc/ai/VGA_RED_O_reg[3]_i_885_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  uccc/ai/VGA_RED_O_reg[3]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.421    uccc/ai/VGA_RED_O_reg[3]_i_505_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.755 r  uccc/ai/VGA_RED_O_reg[3]_i_256/O[1]
                         net (fo=2, routed)           0.746    14.501    uccc_n_277
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.303    14.804 r  VGA_RED_O[3]_i_259/O
                         net (fo=1, routed)           0.000    14.804    uccc/ai/VGA_RED_O[3]_i_101_0[1]
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.447 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[3]
                         net (fo=2, routed)           0.734    16.182    uccc/ai/VGA_RED_O_reg[3]_i_99_n_4
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.307    16.489 r  uccc/ai/VGA_RED_O[3]_i_100/O
                         net (fo=1, routed)           0.000    16.489    uccc/ai/VGA_RED_O[3]_i_100_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    16.803 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    17.406    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    17.719 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.541    18.260    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    18.384 r  uccc/bm/VGA_GREEN_O[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.384    uccc/ai/VGA_GREEN_O_reg[3]_1[0]
    SLICE_X9Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.444     4.785    uccc/ai/clk_out1
    SLICE_X9Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/C

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_GREEN_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.382ns  (logic 11.354ns (61.766%)  route 7.028ns (38.234%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 FDRE=1 LUT2=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[4]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uccc/bm/xPos_reg[4]/Q
                         net (fo=17, routed)          1.759     2.277    uccc/bm/Q[4]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     2.799 r  uccc/bm/VGA_RED_O3__2_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.799    uccc/bm/VGA_RED_O3__2_i_48_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  uccc/bm/VGA_RED_O3__2_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.913    uccc/bm/VGA_RED_O3__2_i_47_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.247 r  uccc/bm/VGA_RED_O3__2_i_46/O[1]
                         net (fo=1, routed)           1.163     4.410    ueee/horizontal/VGA_RED_O3__4_4[1]
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303     4.713 r  ueee/horizontal/VGA_RED_O3__2_i_29/O
                         net (fo=1, routed)           0.000     4.713    ueee/horizontal/VGA_RED_O3__2_i_29_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.089 r  ueee/horizontal/VGA_RED_O3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.089    ueee/horizontal/VGA_RED_O3__2_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  ueee/horizontal/VGA_RED_O3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.206    ueee/horizontal/VGA_RED_O3__2_i_5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.425 r  ueee/horizontal/VGA_RED_O3__2_i_4/O[0]
                         net (fo=4, routed)           0.655     6.080    uccc/ai/VGA_RED_O3__4_5[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.287 r  uccc/ai/VGA_RED_O3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.289    uccc/ai/VGA_RED_O3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.807 r  uccc/ai/VGA_RED_O3__4/P[4]
                         net (fo=2, routed)           0.826    12.633    uccc/ai/VGA_RED_O3__4_n_101
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.757 r  uccc/ai/VGA_RED_O[3]_i_1364/O
                         net (fo=1, routed)           0.000    12.757    uccc/ai/VGA_RED_O[3]_i_1364_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  uccc/ai/VGA_RED_O_reg[3]_i_885/CO[3]
                         net (fo=1, routed)           0.000    13.307    uccc/ai/VGA_RED_O_reg[3]_i_885_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  uccc/ai/VGA_RED_O_reg[3]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.421    uccc/ai/VGA_RED_O_reg[3]_i_505_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.755 r  uccc/ai/VGA_RED_O_reg[3]_i_256/O[1]
                         net (fo=2, routed)           0.746    14.501    uccc_n_277
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.303    14.804 r  VGA_RED_O[3]_i_259/O
                         net (fo=1, routed)           0.000    14.804    uccc/ai/VGA_RED_O[3]_i_101_0[1]
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.447 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[3]
                         net (fo=2, routed)           0.734    16.182    uccc/ai/VGA_RED_O_reg[3]_i_99_n_4
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.307    16.489 r  uccc/ai/VGA_RED_O[3]_i_100/O
                         net (fo=1, routed)           0.000    16.489    uccc/ai/VGA_RED_O[3]_i_100_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    16.803 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    17.406    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    17.719 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.539    18.258    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    18.382 r  uccc/bm/VGA_GREEN_O[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.382    uccc/ai/VGA_GREEN_O_reg[3]_1[2]
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.444     4.785    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/C

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_BLUE_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.365ns  (logic 11.354ns (61.824%)  route 7.011ns (38.176%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 FDRE=1 LUT2=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[4]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uccc/bm/xPos_reg[4]/Q
                         net (fo=17, routed)          1.759     2.277    uccc/bm/Q[4]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     2.799 r  uccc/bm/VGA_RED_O3__2_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.799    uccc/bm/VGA_RED_O3__2_i_48_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  uccc/bm/VGA_RED_O3__2_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.913    uccc/bm/VGA_RED_O3__2_i_47_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.247 r  uccc/bm/VGA_RED_O3__2_i_46/O[1]
                         net (fo=1, routed)           1.163     4.410    ueee/horizontal/VGA_RED_O3__4_4[1]
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303     4.713 r  ueee/horizontal/VGA_RED_O3__2_i_29/O
                         net (fo=1, routed)           0.000     4.713    ueee/horizontal/VGA_RED_O3__2_i_29_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.089 r  ueee/horizontal/VGA_RED_O3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.089    ueee/horizontal/VGA_RED_O3__2_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  ueee/horizontal/VGA_RED_O3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.206    ueee/horizontal/VGA_RED_O3__2_i_5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.425 r  ueee/horizontal/VGA_RED_O3__2_i_4/O[0]
                         net (fo=4, routed)           0.655     6.080    uccc/ai/VGA_RED_O3__4_5[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.287 r  uccc/ai/VGA_RED_O3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.289    uccc/ai/VGA_RED_O3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.807 r  uccc/ai/VGA_RED_O3__4/P[4]
                         net (fo=2, routed)           0.826    12.633    uccc/ai/VGA_RED_O3__4_n_101
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.757 r  uccc/ai/VGA_RED_O[3]_i_1364/O
                         net (fo=1, routed)           0.000    12.757    uccc/ai/VGA_RED_O[3]_i_1364_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  uccc/ai/VGA_RED_O_reg[3]_i_885/CO[3]
                         net (fo=1, routed)           0.000    13.307    uccc/ai/VGA_RED_O_reg[3]_i_885_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  uccc/ai/VGA_RED_O_reg[3]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.421    uccc/ai/VGA_RED_O_reg[3]_i_505_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.755 r  uccc/ai/VGA_RED_O_reg[3]_i_256/O[1]
                         net (fo=2, routed)           0.746    14.501    uccc_n_277
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.303    14.804 r  VGA_RED_O[3]_i_259/O
                         net (fo=1, routed)           0.000    14.804    uccc/ai/VGA_RED_O[3]_i_101_0[1]
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.447 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[3]
                         net (fo=2, routed)           0.734    16.182    uccc/ai/VGA_RED_O_reg[3]_i_99_n_4
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.307    16.489 r  uccc/ai/VGA_RED_O[3]_i_100/O
                         net (fo=1, routed)           0.000    16.489    uccc/ai/VGA_RED_O[3]_i_100_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    16.803 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    17.406    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    17.719 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.522    18.241    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    18.365 r  uccc/bm/VGA_BLUE_O[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.365    uccc/ai/VGA_BLUE_O_reg[3]_1[1]
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.444     4.785    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[1]/C

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_RED_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.362ns  (logic 11.354ns (61.834%)  route 7.008ns (38.166%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 FDRE=1 LUT2=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[4]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uccc/bm/xPos_reg[4]/Q
                         net (fo=17, routed)          1.759     2.277    uccc/bm/Q[4]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     2.799 r  uccc/bm/VGA_RED_O3__2_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.799    uccc/bm/VGA_RED_O3__2_i_48_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  uccc/bm/VGA_RED_O3__2_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.913    uccc/bm/VGA_RED_O3__2_i_47_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.247 r  uccc/bm/VGA_RED_O3__2_i_46/O[1]
                         net (fo=1, routed)           1.163     4.410    ueee/horizontal/VGA_RED_O3__4_4[1]
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303     4.713 r  ueee/horizontal/VGA_RED_O3__2_i_29/O
                         net (fo=1, routed)           0.000     4.713    ueee/horizontal/VGA_RED_O3__2_i_29_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.089 r  ueee/horizontal/VGA_RED_O3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.089    ueee/horizontal/VGA_RED_O3__2_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  ueee/horizontal/VGA_RED_O3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.206    ueee/horizontal/VGA_RED_O3__2_i_5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.425 r  ueee/horizontal/VGA_RED_O3__2_i_4/O[0]
                         net (fo=4, routed)           0.655     6.080    uccc/ai/VGA_RED_O3__4_5[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.287 r  uccc/ai/VGA_RED_O3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.289    uccc/ai/VGA_RED_O3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.807 r  uccc/ai/VGA_RED_O3__4/P[4]
                         net (fo=2, routed)           0.826    12.633    uccc/ai/VGA_RED_O3__4_n_101
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.757 r  uccc/ai/VGA_RED_O[3]_i_1364/O
                         net (fo=1, routed)           0.000    12.757    uccc/ai/VGA_RED_O[3]_i_1364_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  uccc/ai/VGA_RED_O_reg[3]_i_885/CO[3]
                         net (fo=1, routed)           0.000    13.307    uccc/ai/VGA_RED_O_reg[3]_i_885_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  uccc/ai/VGA_RED_O_reg[3]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.421    uccc/ai/VGA_RED_O_reg[3]_i_505_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.755 r  uccc/ai/VGA_RED_O_reg[3]_i_256/O[1]
                         net (fo=2, routed)           0.746    14.501    uccc_n_277
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.303    14.804 r  VGA_RED_O[3]_i_259/O
                         net (fo=1, routed)           0.000    14.804    uccc/ai/VGA_RED_O[3]_i_101_0[1]
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.447 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[3]
                         net (fo=2, routed)           0.734    16.182    uccc/ai/VGA_RED_O_reg[3]_i_99_n_4
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.307    16.489 r  uccc/ai/VGA_RED_O[3]_i_100/O
                         net (fo=1, routed)           0.000    16.489    uccc/ai/VGA_RED_O[3]_i_100_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    16.803 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    17.406    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    17.719 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.519    18.238    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    18.362 r  uccc/bm/VGA_RED_O[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.362    uccc/ai/D[0]
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.444     4.785    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/C

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_RED_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.361ns  (logic 11.354ns (61.839%)  route 7.007ns (38.161%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 FDRE=1 LUT2=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[4]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uccc/bm/xPos_reg[4]/Q
                         net (fo=17, routed)          1.759     2.277    uccc/bm/Q[4]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     2.799 r  uccc/bm/VGA_RED_O3__2_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.799    uccc/bm/VGA_RED_O3__2_i_48_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  uccc/bm/VGA_RED_O3__2_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.913    uccc/bm/VGA_RED_O3__2_i_47_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.247 r  uccc/bm/VGA_RED_O3__2_i_46/O[1]
                         net (fo=1, routed)           1.163     4.410    ueee/horizontal/VGA_RED_O3__4_4[1]
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303     4.713 r  ueee/horizontal/VGA_RED_O3__2_i_29/O
                         net (fo=1, routed)           0.000     4.713    ueee/horizontal/VGA_RED_O3__2_i_29_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.089 r  ueee/horizontal/VGA_RED_O3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.089    ueee/horizontal/VGA_RED_O3__2_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  ueee/horizontal/VGA_RED_O3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.206    ueee/horizontal/VGA_RED_O3__2_i_5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.425 r  ueee/horizontal/VGA_RED_O3__2_i_4/O[0]
                         net (fo=4, routed)           0.655     6.080    uccc/ai/VGA_RED_O3__4_5[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.287 r  uccc/ai/VGA_RED_O3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.289    uccc/ai/VGA_RED_O3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.807 r  uccc/ai/VGA_RED_O3__4/P[4]
                         net (fo=2, routed)           0.826    12.633    uccc/ai/VGA_RED_O3__4_n_101
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.757 r  uccc/ai/VGA_RED_O[3]_i_1364/O
                         net (fo=1, routed)           0.000    12.757    uccc/ai/VGA_RED_O[3]_i_1364_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  uccc/ai/VGA_RED_O_reg[3]_i_885/CO[3]
                         net (fo=1, routed)           0.000    13.307    uccc/ai/VGA_RED_O_reg[3]_i_885_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  uccc/ai/VGA_RED_O_reg[3]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.421    uccc/ai/VGA_RED_O_reg[3]_i_505_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.755 r  uccc/ai/VGA_RED_O_reg[3]_i_256/O[1]
                         net (fo=2, routed)           0.746    14.501    uccc_n_277
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.303    14.804 r  VGA_RED_O[3]_i_259/O
                         net (fo=1, routed)           0.000    14.804    uccc/ai/VGA_RED_O[3]_i_101_0[1]
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.447 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[3]
                         net (fo=2, routed)           0.734    16.182    uccc/ai/VGA_RED_O_reg[3]_i_99_n_4
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.307    16.489 r  uccc/ai/VGA_RED_O[3]_i_100/O
                         net (fo=1, routed)           0.000    16.489    uccc/ai/VGA_RED_O[3]_i_100_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    16.803 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    17.406    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    17.719 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.518    18.237    ueee/vertical/IMAGE[0]
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    18.361 r  ueee/vertical/VGA_RED_O[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.361    uccc/ai/D[3]
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.440     4.781    uccc/ai/clk_out1
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[3]/C

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_GREEN_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.356ns  (logic 11.354ns (61.856%)  route 7.002ns (38.144%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 FDRE=1 LUT2=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[4]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uccc/bm/xPos_reg[4]/Q
                         net (fo=17, routed)          1.759     2.277    uccc/bm/Q[4]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     2.799 r  uccc/bm/VGA_RED_O3__2_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.799    uccc/bm/VGA_RED_O3__2_i_48_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  uccc/bm/VGA_RED_O3__2_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.913    uccc/bm/VGA_RED_O3__2_i_47_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.247 r  uccc/bm/VGA_RED_O3__2_i_46/O[1]
                         net (fo=1, routed)           1.163     4.410    ueee/horizontal/VGA_RED_O3__4_4[1]
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303     4.713 r  ueee/horizontal/VGA_RED_O3__2_i_29/O
                         net (fo=1, routed)           0.000     4.713    ueee/horizontal/VGA_RED_O3__2_i_29_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.089 r  ueee/horizontal/VGA_RED_O3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.089    ueee/horizontal/VGA_RED_O3__2_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  ueee/horizontal/VGA_RED_O3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.206    ueee/horizontal/VGA_RED_O3__2_i_5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.425 r  ueee/horizontal/VGA_RED_O3__2_i_4/O[0]
                         net (fo=4, routed)           0.655     6.080    uccc/ai/VGA_RED_O3__4_5[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.287 r  uccc/ai/VGA_RED_O3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.289    uccc/ai/VGA_RED_O3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.807 r  uccc/ai/VGA_RED_O3__4/P[4]
                         net (fo=2, routed)           0.826    12.633    uccc/ai/VGA_RED_O3__4_n_101
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.757 r  uccc/ai/VGA_RED_O[3]_i_1364/O
                         net (fo=1, routed)           0.000    12.757    uccc/ai/VGA_RED_O[3]_i_1364_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  uccc/ai/VGA_RED_O_reg[3]_i_885/CO[3]
                         net (fo=1, routed)           0.000    13.307    uccc/ai/VGA_RED_O_reg[3]_i_885_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  uccc/ai/VGA_RED_O_reg[3]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.421    uccc/ai/VGA_RED_O_reg[3]_i_505_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.755 r  uccc/ai/VGA_RED_O_reg[3]_i_256/O[1]
                         net (fo=2, routed)           0.746    14.501    uccc_n_277
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.303    14.804 r  VGA_RED_O[3]_i_259/O
                         net (fo=1, routed)           0.000    14.804    uccc/ai/VGA_RED_O[3]_i_101_0[1]
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.447 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[3]
                         net (fo=2, routed)           0.734    16.182    uccc/ai/VGA_RED_O_reg[3]_i_99_n_4
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.307    16.489 r  uccc/ai/VGA_RED_O[3]_i_100/O
                         net (fo=1, routed)           0.000    16.489    uccc/ai/VGA_RED_O[3]_i_100_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    16.803 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    17.406    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    17.719 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.513    18.232    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    18.356 r  uccc/bm/VGA_GREEN_O[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.356    uccc/ai/VGA_GREEN_O_reg[3]_1[3]
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.440     4.781    uccc/ai/clk_out1
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[3]/C

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_RED_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.349ns  (logic 11.354ns (61.877%)  route 6.995ns (38.123%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 FDRE=1 LUT2=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[4]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uccc/bm/xPos_reg[4]/Q
                         net (fo=17, routed)          1.759     2.277    uccc/bm/Q[4]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     2.799 r  uccc/bm/VGA_RED_O3__2_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.799    uccc/bm/VGA_RED_O3__2_i_48_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  uccc/bm/VGA_RED_O3__2_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.913    uccc/bm/VGA_RED_O3__2_i_47_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.247 r  uccc/bm/VGA_RED_O3__2_i_46/O[1]
                         net (fo=1, routed)           1.163     4.410    ueee/horizontal/VGA_RED_O3__4_4[1]
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303     4.713 r  ueee/horizontal/VGA_RED_O3__2_i_29/O
                         net (fo=1, routed)           0.000     4.713    ueee/horizontal/VGA_RED_O3__2_i_29_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.089 r  ueee/horizontal/VGA_RED_O3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.089    ueee/horizontal/VGA_RED_O3__2_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  ueee/horizontal/VGA_RED_O3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.206    ueee/horizontal/VGA_RED_O3__2_i_5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.425 r  ueee/horizontal/VGA_RED_O3__2_i_4/O[0]
                         net (fo=4, routed)           0.655     6.080    uccc/ai/VGA_RED_O3__4_5[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.287 r  uccc/ai/VGA_RED_O3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.289    uccc/ai/VGA_RED_O3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.807 r  uccc/ai/VGA_RED_O3__4/P[4]
                         net (fo=2, routed)           0.826    12.633    uccc/ai/VGA_RED_O3__4_n_101
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.757 r  uccc/ai/VGA_RED_O[3]_i_1364/O
                         net (fo=1, routed)           0.000    12.757    uccc/ai/VGA_RED_O[3]_i_1364_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  uccc/ai/VGA_RED_O_reg[3]_i_885/CO[3]
                         net (fo=1, routed)           0.000    13.307    uccc/ai/VGA_RED_O_reg[3]_i_885_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  uccc/ai/VGA_RED_O_reg[3]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.421    uccc/ai/VGA_RED_O_reg[3]_i_505_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.755 r  uccc/ai/VGA_RED_O_reg[3]_i_256/O[1]
                         net (fo=2, routed)           0.746    14.501    uccc_n_277
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.303    14.804 r  VGA_RED_O[3]_i_259/O
                         net (fo=1, routed)           0.000    14.804    uccc/ai/VGA_RED_O[3]_i_101_0[1]
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.447 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[3]
                         net (fo=2, routed)           0.734    16.182    uccc/ai/VGA_RED_O_reg[3]_i_99_n_4
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.307    16.489 r  uccc/ai/VGA_RED_O[3]_i_100/O
                         net (fo=1, routed)           0.000    16.489    uccc/ai/VGA_RED_O[3]_i_100_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    16.803 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    17.406    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    17.719 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.506    18.225    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    18.349 r  uccc/bm/VGA_RED_O[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.349    uccc/ai/D[1]
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.440     4.781    uccc/ai/clk_out1
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[1]/C

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_RED_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.345ns  (logic 11.354ns (61.892%)  route 6.991ns (38.108%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 FDRE=1 LUT2=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[4]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uccc/bm/xPos_reg[4]/Q
                         net (fo=17, routed)          1.759     2.277    uccc/bm/Q[4]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     2.799 r  uccc/bm/VGA_RED_O3__2_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.799    uccc/bm/VGA_RED_O3__2_i_48_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  uccc/bm/VGA_RED_O3__2_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.913    uccc/bm/VGA_RED_O3__2_i_47_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.247 r  uccc/bm/VGA_RED_O3__2_i_46/O[1]
                         net (fo=1, routed)           1.163     4.410    ueee/horizontal/VGA_RED_O3__4_4[1]
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303     4.713 r  ueee/horizontal/VGA_RED_O3__2_i_29/O
                         net (fo=1, routed)           0.000     4.713    ueee/horizontal/VGA_RED_O3__2_i_29_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.089 r  ueee/horizontal/VGA_RED_O3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.089    ueee/horizontal/VGA_RED_O3__2_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  ueee/horizontal/VGA_RED_O3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.206    ueee/horizontal/VGA_RED_O3__2_i_5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.425 r  ueee/horizontal/VGA_RED_O3__2_i_4/O[0]
                         net (fo=4, routed)           0.655     6.080    uccc/ai/VGA_RED_O3__4_5[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.287 r  uccc/ai/VGA_RED_O3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.289    uccc/ai/VGA_RED_O3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.807 r  uccc/ai/VGA_RED_O3__4/P[4]
                         net (fo=2, routed)           0.826    12.633    uccc/ai/VGA_RED_O3__4_n_101
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.757 r  uccc/ai/VGA_RED_O[3]_i_1364/O
                         net (fo=1, routed)           0.000    12.757    uccc/ai/VGA_RED_O[3]_i_1364_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  uccc/ai/VGA_RED_O_reg[3]_i_885/CO[3]
                         net (fo=1, routed)           0.000    13.307    uccc/ai/VGA_RED_O_reg[3]_i_885_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  uccc/ai/VGA_RED_O_reg[3]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.421    uccc/ai/VGA_RED_O_reg[3]_i_505_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.755 r  uccc/ai/VGA_RED_O_reg[3]_i_256/O[1]
                         net (fo=2, routed)           0.746    14.501    uccc_n_277
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.303    14.804 r  VGA_RED_O[3]_i_259/O
                         net (fo=1, routed)           0.000    14.804    uccc/ai/VGA_RED_O[3]_i_101_0[1]
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.447 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[3]
                         net (fo=2, routed)           0.734    16.182    uccc/ai/VGA_RED_O_reg[3]_i_99_n_4
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.307    16.489 r  uccc/ai/VGA_RED_O[3]_i_100/O
                         net (fo=1, routed)           0.000    16.489    uccc/ai/VGA_RED_O[3]_i_100_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    16.803 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    17.406    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    17.719 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.502    18.221    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124    18.345 r  uccc/bm/VGA_RED_O[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.345    uccc/ai/D[2]
    SLICE_X12Y17         FDRE                                         r  uccc/ai/VGA_RED_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.442     4.783    uccc/ai/clk_out1
    SLICE_X12Y17         FDRE                                         r  uccc/ai/VGA_RED_O_reg[2]/C

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_GREEN_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.243ns  (logic 11.354ns (62.236%)  route 6.889ns (37.764%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 FDRE=1 LUT2=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[4]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uccc/bm/xPos_reg[4]/Q
                         net (fo=17, routed)          1.759     2.277    uccc/bm/Q[4]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     2.799 r  uccc/bm/VGA_RED_O3__2_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.799    uccc/bm/VGA_RED_O3__2_i_48_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  uccc/bm/VGA_RED_O3__2_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.913    uccc/bm/VGA_RED_O3__2_i_47_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.247 r  uccc/bm/VGA_RED_O3__2_i_46/O[1]
                         net (fo=1, routed)           1.163     4.410    ueee/horizontal/VGA_RED_O3__4_4[1]
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303     4.713 r  ueee/horizontal/VGA_RED_O3__2_i_29/O
                         net (fo=1, routed)           0.000     4.713    ueee/horizontal/VGA_RED_O3__2_i_29_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.089 r  ueee/horizontal/VGA_RED_O3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.089    ueee/horizontal/VGA_RED_O3__2_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  ueee/horizontal/VGA_RED_O3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.206    ueee/horizontal/VGA_RED_O3__2_i_5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.425 r  ueee/horizontal/VGA_RED_O3__2_i_4/O[0]
                         net (fo=4, routed)           0.655     6.080    uccc/ai/VGA_RED_O3__4_5[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.287 r  uccc/ai/VGA_RED_O3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.289    uccc/ai/VGA_RED_O3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.807 r  uccc/ai/VGA_RED_O3__4/P[4]
                         net (fo=2, routed)           0.826    12.633    uccc/ai/VGA_RED_O3__4_n_101
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.757 r  uccc/ai/VGA_RED_O[3]_i_1364/O
                         net (fo=1, routed)           0.000    12.757    uccc/ai/VGA_RED_O[3]_i_1364_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  uccc/ai/VGA_RED_O_reg[3]_i_885/CO[3]
                         net (fo=1, routed)           0.000    13.307    uccc/ai/VGA_RED_O_reg[3]_i_885_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  uccc/ai/VGA_RED_O_reg[3]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.421    uccc/ai/VGA_RED_O_reg[3]_i_505_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.755 r  uccc/ai/VGA_RED_O_reg[3]_i_256/O[1]
                         net (fo=2, routed)           0.746    14.501    uccc_n_277
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.303    14.804 r  VGA_RED_O[3]_i_259/O
                         net (fo=1, routed)           0.000    14.804    uccc/ai/VGA_RED_O[3]_i_101_0[1]
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.447 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[3]
                         net (fo=2, routed)           0.734    16.182    uccc/ai/VGA_RED_O_reg[3]_i_99_n_4
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.307    16.489 r  uccc/ai/VGA_RED_O[3]_i_100/O
                         net (fo=1, routed)           0.000    16.489    uccc/ai/VGA_RED_O[3]_i_100_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    16.803 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    17.406    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    17.719 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.400    18.119    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124    18.243 r  uccc/bm/VGA_GREEN_O[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.243    uccc/ai/VGA_GREEN_O_reg[3]_1[1]
    SLICE_X8Y16          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.443     4.784    uccc/ai/clk_out1
    SLICE_X8Y16          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[1]/C

Slack:                    inf
  Source:                 uccc/bm/xPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uccc/ai/VGA_BLUE_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.242ns  (logic 11.354ns (62.240%)  route 6.888ns (37.760%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 FDRE=1 LUT2=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  uccc/bm/xPos_reg[4]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uccc/bm/xPos_reg[4]/Q
                         net (fo=17, routed)          1.759     2.277    uccc/bm/Q[4]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     2.799 r  uccc/bm/VGA_RED_O3__2_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.799    uccc/bm/VGA_RED_O3__2_i_48_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  uccc/bm/VGA_RED_O3__2_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.913    uccc/bm/VGA_RED_O3__2_i_47_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.247 r  uccc/bm/VGA_RED_O3__2_i_46/O[1]
                         net (fo=1, routed)           1.163     4.410    ueee/horizontal/VGA_RED_O3__4_4[1]
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303     4.713 r  ueee/horizontal/VGA_RED_O3__2_i_29/O
                         net (fo=1, routed)           0.000     4.713    ueee/horizontal/VGA_RED_O3__2_i_29_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.089 r  ueee/horizontal/VGA_RED_O3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.089    ueee/horizontal/VGA_RED_O3__2_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.206 r  ueee/horizontal/VGA_RED_O3__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.206    ueee/horizontal/VGA_RED_O3__2_i_5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.425 r  ueee/horizontal/VGA_RED_O3__2_i_4/O[0]
                         net (fo=4, routed)           0.655     6.080    uccc/ai/VGA_RED_O3__4_5[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.287 r  uccc/ai/VGA_RED_O3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.289    uccc/ai/VGA_RED_O3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.807 r  uccc/ai/VGA_RED_O3__4/P[4]
                         net (fo=2, routed)           0.826    12.633    uccc/ai/VGA_RED_O3__4_n_101
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.757 r  uccc/ai/VGA_RED_O[3]_i_1364/O
                         net (fo=1, routed)           0.000    12.757    uccc/ai/VGA_RED_O[3]_i_1364_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  uccc/ai/VGA_RED_O_reg[3]_i_885/CO[3]
                         net (fo=1, routed)           0.000    13.307    uccc/ai/VGA_RED_O_reg[3]_i_885_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  uccc/ai/VGA_RED_O_reg[3]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.421    uccc/ai/VGA_RED_O_reg[3]_i_505_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.755 r  uccc/ai/VGA_RED_O_reg[3]_i_256/O[1]
                         net (fo=2, routed)           0.746    14.501    uccc_n_277
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.303    14.804 r  VGA_RED_O[3]_i_259/O
                         net (fo=1, routed)           0.000    14.804    uccc/ai/VGA_RED_O[3]_i_101_0[1]
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.447 f  uccc/ai/VGA_RED_O_reg[3]_i_99/O[3]
                         net (fo=2, routed)           0.734    16.182    uccc/ai/VGA_RED_O_reg[3]_i_99_n_4
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.307    16.489 r  uccc/ai/VGA_RED_O[3]_i_100/O
                         net (fo=1, routed)           0.000    16.489    uccc/ai/VGA_RED_O[3]_i_100_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    16.803 r  uccc/ai/VGA_RED_O_reg[3]_i_24/CO[2]
                         net (fo=3, routed)           0.603    17.406    ueee/vertical/VGA_GREEN_O[0]_i_2[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.313    17.719 f  ueee/vertical/VGA_RED_O[3]_i_8/O
                         net (fo=10, routed)          0.399    18.118    uccc/bm/VGA_RED_O_reg[2]_5
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124    18.242 r  uccc/bm/VGA_BLUE_O[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.242    uccc/ai/VGA_BLUE_O_reg[3]_1[0]
    SLICE_X8Y16          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          1.443     4.784    uccc/ai/clk_out1
    SLICE_X8Y16          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ueee/debr/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.219ns (31.799%)  route 0.470ns (68.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.470     0.690    ueee/debr/B1/BTNR_IBUF
    SLICE_X3Y27          FDRE                                         r  ueee/debr/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.853     1.980    ueee/debr/B1/clk_out1
    SLICE_X3Y27          FDRE                                         r  ueee/debr/B1/Q_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            ueee/debd/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.221ns (26.741%)  route 0.604ns (73.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.604     0.825    ueee/debd/B1/BTND_IBUF
    SLICE_X8Y24          FDRE                                         r  ueee/debd/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.820     1.947    ueee/debd/B1/clk_out1
    SLICE_X8Y24          FDRE                                         r  ueee/debd/B1/Q_reg/C

Slack:                    inf
  Source:                 MODE
                            (input port)
  Destination:            uccc/ai/VGA_GREEN_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.277ns (31.384%)  route 0.605ns (68.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  MODE (IN)
                         net (fo=0)                   0.000     0.000    MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  MODE_IBUF_inst/O
                         net (fo=28, routed)          0.605     0.837    uccc/bm/MODE_IBUF
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.045     0.882 r  uccc/bm/VGA_GREEN_O[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.882    uccc/ai/VGA_GREEN_O_reg[3]_1[0]
    SLICE_X9Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.830     1.957    uccc/ai/clk_out1
    SLICE_X9Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[0]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[1]
                            (input port)
  Destination:            uccc/ai/VGA_BLUE_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.263ns (27.427%)  route 0.696ns (72.573%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  VGA_BLUE_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  VGA_BLUE_I_IBUF[1]_inst/O
                         net (fo=3, routed)           0.696     0.914    uccc/bm/VGA_BLUE_I_IBUF[1]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.959 r  uccc/bm/VGA_BLUE_O[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.959    uccc/ai/VGA_BLUE_O_reg[3]_1[1]
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.830     1.957    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[1]/C

Slack:                    inf
  Source:                 MODE
                            (input port)
  Destination:            uccc/ai/VGA_RED_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.277ns (28.744%)  route 0.686ns (71.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  MODE (IN)
                         net (fo=0)                   0.000     0.000    MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  MODE_IBUF_inst/O
                         net (fo=28, routed)          0.686     0.918    uccc/bm/MODE_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.045     0.963 r  uccc/bm/VGA_RED_O[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.963    uccc/ai/D[0]
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.830     1.957    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_RED_O_reg[0]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[0]
                            (input port)
  Destination:            uccc/ai/VGA_BLUE_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.272ns (27.767%)  route 0.707ns (72.233%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  VGA_BLUE_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  VGA_BLUE_I_IBUF[0]_inst/O
                         net (fo=3, routed)           0.707     0.934    uccc/bm/VGA_BLUE_I_IBUF[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.045     0.979 r  uccc/bm/VGA_BLUE_O[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.979    uccc/ai/VGA_BLUE_O_reg[3]_1[0]
    SLICE_X8Y16          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.829     1.956    uccc/ai/clk_out1
    SLICE_X8Y16          FDRE                                         r  uccc/ai/VGA_BLUE_O_reg[0]/C

Slack:                    inf
  Source:                 MODE
                            (input port)
  Destination:            uccc/ai/VGA_GREEN_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.277ns (27.006%)  route 0.748ns (72.994%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  MODE (IN)
                         net (fo=0)                   0.000     0.000    MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  MODE_IBUF_inst/O
                         net (fo=28, routed)          0.748     0.980    uccc/bm/MODE_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.025 r  uccc/bm/VGA_GREEN_O[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.025    uccc/ai/VGA_GREEN_O_reg[3]_1[2]
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.830     1.957    uccc/ai/clk_out1
    SLICE_X8Y15          FDRE                                         r  uccc/ai/VGA_GREEN_O_reg[2]/C

Slack:                    inf
  Source:                 BTNM
                            (input port)
  Destination:            ueee/debm/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.210ns (20.353%)  route 0.820ns (79.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTNM (IN)
                         net (fo=0)                   0.000     0.000    BTNM
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTNM_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.029    ueee/debm/B1/BTNM_IBUF
    SLICE_X10Y26         FDRE                                         r  ueee/debm/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.821     1.948    ueee/debm/B1/clk_out1
    SLICE_X10Y26         FDRE                                         r  ueee/debm/B1/Q_reg/C

Slack:                    inf
  Source:                 MODE
                            (input port)
  Destination:            uccc/ai/VGA_RED_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.277ns (26.610%)  route 0.763ns (73.390%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  MODE (IN)
                         net (fo=0)                   0.000     0.000    MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  MODE_IBUF_inst/O
                         net (fo=28, routed)          0.763     0.995    uccc/bm/MODE_IBUF
    SLICE_X13Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.040 r  uccc/bm/VGA_RED_O[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.040    uccc/ai/D[1]
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.827     1.954    uccc/ai/clk_out1
    SLICE_X13Y18         FDRE                                         r  uccc/ai/VGA_RED_O_reg[1]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ueee/debl/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.219ns (20.744%)  route 0.838ns (79.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.058    ueee/debl/B1/BTNL_IBUF
    SLICE_X12Y24         FDRE                                         r  ueee/debl/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    ueee/clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ueee/clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ueee/clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ueee/clk_modifier/clkout1_buf/O
                         net (fo=91, routed)          0.820     1.947    ueee/debl/B1/clk_out1
    SLICE_X12Y24         FDRE                                         r  ueee/debl/B1/Q_reg/C





