#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo361.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010    11.186
$add~727^ADD~9-8[0].cin[0] (adder)                               1.338    12.524
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010    12.534
$add~727^ADD~9-9[0].cin[0] (adder)                               1.338    13.872
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010    13.882
$add~727^ADD~9-10[0].cin[0] (adder)                              1.338    15.219
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010    15.229
$add~727^ADD~9-11[0].cin[0] (adder)                              1.338    16.567
$add~727^ADD~9-11[0].cout[0] (adder)                             0.010    16.577
$add~727^ADD~9-12[0].cin[0] (adder)                              1.338    17.915
$add~727^ADD~9-12[0].cout[0] (adder)                             0.010    17.925
$add~727^ADD~9-13[0].cin[0] (adder)                              1.338    19.263
$add~727^ADD~9-13[0].cout[0] (adder)                             0.010    19.273
$add~727^ADD~9-14[0].cin[0] (adder)                              1.338    20.611
$add~727^ADD~9-14[0].cout[0] (adder)                             0.010    20.621
$add~727^ADD~9-15[0].cin[0] (adder)                              1.338    21.958
$add~727^ADD~9-15[0].cout[0] (adder)                             0.010    21.968
$add~727^ADD~9-16[0].cin[0] (adder)                              1.338    23.306
$add~727^ADD~9-16[0].cout[0] (adder)                             0.010    23.316
$add~727^ADD~9-17[0].cin[0] (adder)                              1.338    24.654
$add~727^ADD~9-17[0].cout[0] (adder)                             0.010    24.664
$add~727^ADD~9-18[0].cin[0] (adder)                              1.338    26.002
$add~727^ADD~9-18[0].sumout[0] (adder)                           0.300    26.302
li361.in[1] (.names)                                             1.338    27.639
li361.out[0] (.names)                                            0.195    27.834
lo361.D[0] (.latch)                                              1.338    29.172
data arrival time                                                         29.172

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo361.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.900


#Path 2
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo360.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010    11.186
$add~727^ADD~9-8[0].cin[0] (adder)                               1.338    12.524
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010    12.534
$add~727^ADD~9-9[0].cin[0] (adder)                               1.338    13.872
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010    13.882
$add~727^ADD~9-10[0].cin[0] (adder)                              1.338    15.219
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010    15.229
$add~727^ADD~9-11[0].cin[0] (adder)                              1.338    16.567
$add~727^ADD~9-11[0].cout[0] (adder)                             0.010    16.577
$add~727^ADD~9-12[0].cin[0] (adder)                              1.338    17.915
$add~727^ADD~9-12[0].cout[0] (adder)                             0.010    17.925
$add~727^ADD~9-13[0].cin[0] (adder)                              1.338    19.263
$add~727^ADD~9-13[0].cout[0] (adder)                             0.010    19.273
$add~727^ADD~9-14[0].cin[0] (adder)                              1.338    20.611
$add~727^ADD~9-14[0].cout[0] (adder)                             0.010    20.621
$add~727^ADD~9-15[0].cin[0] (adder)                              1.338    21.958
$add~727^ADD~9-15[0].cout[0] (adder)                             0.010    21.968
$add~727^ADD~9-16[0].cin[0] (adder)                              1.338    23.306
$add~727^ADD~9-16[0].cout[0] (adder)                             0.010    23.316
$add~727^ADD~9-17[0].cin[0] (adder)                              1.338    24.654
$add~727^ADD~9-17[0].sumout[0] (adder)                           0.300    24.954
li360.in[1] (.names)                                             1.338    26.292
li360.out[0] (.names)                                            0.195    26.487
lo360.D[0] (.latch)                                              1.338    27.824
data arrival time                                                         27.824

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo360.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.824
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.553


#Path 3
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo359.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010    11.186
$add~727^ADD~9-8[0].cin[0] (adder)                               1.338    12.524
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010    12.534
$add~727^ADD~9-9[0].cin[0] (adder)                               1.338    13.872
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010    13.882
$add~727^ADD~9-10[0].cin[0] (adder)                              1.338    15.219
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010    15.229
$add~727^ADD~9-11[0].cin[0] (adder)                              1.338    16.567
$add~727^ADD~9-11[0].cout[0] (adder)                             0.010    16.577
$add~727^ADD~9-12[0].cin[0] (adder)                              1.338    17.915
$add~727^ADD~9-12[0].cout[0] (adder)                             0.010    17.925
$add~727^ADD~9-13[0].cin[0] (adder)                              1.338    19.263
$add~727^ADD~9-13[0].cout[0] (adder)                             0.010    19.273
$add~727^ADD~9-14[0].cin[0] (adder)                              1.338    20.611
$add~727^ADD~9-14[0].cout[0] (adder)                             0.010    20.621
$add~727^ADD~9-15[0].cin[0] (adder)                              1.338    21.958
$add~727^ADD~9-15[0].cout[0] (adder)                             0.010    21.968
$add~727^ADD~9-16[0].cin[0] (adder)                              1.338    23.306
$add~727^ADD~9-16[0].sumout[0] (adder)                           0.300    23.606
li359.in[1] (.names)                                             1.338    24.944
li359.out[0] (.names)                                            0.195    25.139
lo359.D[0] (.latch)                                              1.338    26.477
data arrival time                                                         26.477

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo359.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.477
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.205


#Path 4
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo358.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010    11.186
$add~727^ADD~9-8[0].cin[0] (adder)                               1.338    12.524
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010    12.534
$add~727^ADD~9-9[0].cin[0] (adder)                               1.338    13.872
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010    13.882
$add~727^ADD~9-10[0].cin[0] (adder)                              1.338    15.219
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010    15.229
$add~727^ADD~9-11[0].cin[0] (adder)                              1.338    16.567
$add~727^ADD~9-11[0].cout[0] (adder)                             0.010    16.577
$add~727^ADD~9-12[0].cin[0] (adder)                              1.338    17.915
$add~727^ADD~9-12[0].cout[0] (adder)                             0.010    17.925
$add~727^ADD~9-13[0].cin[0] (adder)                              1.338    19.263
$add~727^ADD~9-13[0].cout[0] (adder)                             0.010    19.273
$add~727^ADD~9-14[0].cin[0] (adder)                              1.338    20.611
$add~727^ADD~9-14[0].cout[0] (adder)                             0.010    20.621
$add~727^ADD~9-15[0].cin[0] (adder)                              1.338    21.958
$add~727^ADD~9-15[0].sumout[0] (adder)                           0.300    22.258
li358.in[1] (.names)                                             1.338    23.596
li358.out[0] (.names)                                            0.195    23.791
lo358.D[0] (.latch)                                              1.338    25.129
data arrival time                                                         25.129

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo358.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.129
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.857


#Path 5
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo357.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010    11.186
$add~727^ADD~9-8[0].cin[0] (adder)                               1.338    12.524
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010    12.534
$add~727^ADD~9-9[0].cin[0] (adder)                               1.338    13.872
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010    13.882
$add~727^ADD~9-10[0].cin[0] (adder)                              1.338    15.219
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010    15.229
$add~727^ADD~9-11[0].cin[0] (adder)                              1.338    16.567
$add~727^ADD~9-11[0].cout[0] (adder)                             0.010    16.577
$add~727^ADD~9-12[0].cin[0] (adder)                              1.338    17.915
$add~727^ADD~9-12[0].cout[0] (adder)                             0.010    17.925
$add~727^ADD~9-13[0].cin[0] (adder)                              1.338    19.263
$add~727^ADD~9-13[0].cout[0] (adder)                             0.010    19.273
$add~727^ADD~9-14[0].cin[0] (adder)                              1.338    20.611
$add~727^ADD~9-14[0].sumout[0] (adder)                           0.300    20.911
li357.in[1] (.names)                                             1.338    22.248
li357.out[0] (.names)                                            0.195    22.443
lo357.D[0] (.latch)                                              1.338    23.781
data arrival time                                                         23.781

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo357.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.509


#Path 6
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo356.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010    11.186
$add~727^ADD~9-8[0].cin[0] (adder)                               1.338    12.524
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010    12.534
$add~727^ADD~9-9[0].cin[0] (adder)                               1.338    13.872
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010    13.882
$add~727^ADD~9-10[0].cin[0] (adder)                              1.338    15.219
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010    15.229
$add~727^ADD~9-11[0].cin[0] (adder)                              1.338    16.567
$add~727^ADD~9-11[0].cout[0] (adder)                             0.010    16.577
$add~727^ADD~9-12[0].cin[0] (adder)                              1.338    17.915
$add~727^ADD~9-12[0].cout[0] (adder)                             0.010    17.925
$add~727^ADD~9-13[0].cin[0] (adder)                              1.338    19.263
$add~727^ADD~9-13[0].sumout[0] (adder)                           0.300    19.563
li356.in[1] (.names)                                             1.338    20.901
li356.out[0] (.names)                                            0.195    21.096
lo356.D[0] (.latch)                                              1.338    22.433
data arrival time                                                         22.433

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo356.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -22.433
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.162


#Path 7
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo355.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010    11.186
$add~727^ADD~9-8[0].cin[0] (adder)                               1.338    12.524
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010    12.534
$add~727^ADD~9-9[0].cin[0] (adder)                               1.338    13.872
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010    13.882
$add~727^ADD~9-10[0].cin[0] (adder)                              1.338    15.219
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010    15.229
$add~727^ADD~9-11[0].cin[0] (adder)                              1.338    16.567
$add~727^ADD~9-11[0].cout[0] (adder)                             0.010    16.577
$add~727^ADD~9-12[0].cin[0] (adder)                              1.338    17.915
$add~727^ADD~9-12[0].sumout[0] (adder)                           0.300    18.215
li355.in[1] (.names)                                             1.338    19.553
li355.out[0] (.names)                                            0.195    19.748
lo355.D[0] (.latch)                                              1.338    21.086
data arrival time                                                         21.086

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo355.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.086
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.814


#Path 8
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo214.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            1.338     1.338
lo203.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~219^ADD~10-1[0].a[0] (adder)                                1.338     2.800
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     3.100
$add~219^ADD~10-2[0].cin[0] (adder)                              1.338     4.437
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     4.447
$add~219^ADD~10-3[0].cin[0] (adder)                              1.338     5.785
$add~219^ADD~10-3[0].cout[0] (adder)                             0.010     5.795
$add~219^ADD~10-4[0].cin[0] (adder)                              1.338     7.133
$add~219^ADD~10-4[0].cout[0] (adder)                             0.010     7.143
$add~219^ADD~10-5[0].cin[0] (adder)                              1.338     8.481
$add~219^ADD~10-5[0].cout[0] (adder)                             0.010     8.491
$add~219^ADD~10-6[0].cin[0] (adder)                              1.338     9.828
$add~219^ADD~10-6[0].cout[0] (adder)                             0.010     9.838
$add~219^ADD~10-7[0].cin[0] (adder)                              1.338    11.176
$add~219^ADD~10-7[0].cout[0] (adder)                             0.010    11.186
$add~219^ADD~10-8[0].cin[0] (adder)                              1.338    12.524
$add~219^ADD~10-8[0].cout[0] (adder)                             0.010    12.534
$add~219^ADD~10-9[0].cin[0] (adder)                              1.338    13.872
$add~219^ADD~10-9[0].cout[0] (adder)                             0.010    13.882
$add~219^ADD~10-10[0].cin[0] (adder)                             1.338    15.219
$add~219^ADD~10-10[0].cout[0] (adder)                            0.010    15.229
$add~219^ADD~10-11[0].cin[0] (adder)                             1.338    16.567
$add~219^ADD~10-11[0].cout[0] (adder)                            0.010    16.577
$add~219^ADD~10-12[0].cin[0] (adder)                             1.338    17.915
$add~219^ADD~10-12[0].sumout[0] (adder)                          0.300    18.215
li214.in[1] (.names)                                             1.338    19.553
li214.out[0] (.names)                                            0.195    19.748
lo214.D[0] (.latch)                                              1.338    21.086
data arrival time                                                         21.086

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo214.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.086
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.814


#Path 9
Startpoint: lo228.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo239.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo228.clk[0] (.latch)                                            1.338     1.338
lo228.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~34^ADD~15-1[0].a[0] (adder)                                 1.338     2.800
$add~34^ADD~15-1[0].cout[0] (adder)                              0.300     3.100
$add~34^ADD~15-2[0].cin[0] (adder)                               1.338     4.437
$add~34^ADD~15-2[0].cout[0] (adder)                              0.010     4.447
$add~34^ADD~15-3[0].cin[0] (adder)                               1.338     5.785
$add~34^ADD~15-3[0].cout[0] (adder)                              0.010     5.795
$add~34^ADD~15-4[0].cin[0] (adder)                               1.338     7.133
$add~34^ADD~15-4[0].cout[0] (adder)                              0.010     7.143
$add~34^ADD~15-5[0].cin[0] (adder)                               1.338     8.481
$add~34^ADD~15-5[0].cout[0] (adder)                              0.010     8.491
$add~34^ADD~15-6[0].cin[0] (adder)                               1.338     9.828
$add~34^ADD~15-6[0].cout[0] (adder)                              0.010     9.838
$add~34^ADD~15-7[0].cin[0] (adder)                               1.338    11.176
$add~34^ADD~15-7[0].cout[0] (adder)                              0.010    11.186
$add~34^ADD~15-8[0].cin[0] (adder)                               1.338    12.524
$add~34^ADD~15-8[0].cout[0] (adder)                              0.010    12.534
$add~34^ADD~15-9[0].cin[0] (adder)                               1.338    13.872
$add~34^ADD~15-9[0].cout[0] (adder)                              0.010    13.882
$add~34^ADD~15-10[0].cin[0] (adder)                              1.338    15.219
$add~34^ADD~15-10[0].cout[0] (adder)                             0.010    15.229
$add~34^ADD~15-11[0].cin[0] (adder)                              1.338    16.567
$add~34^ADD~15-11[0].cout[0] (adder)                             0.010    16.577
$add~34^ADD~15-12[0].cin[0] (adder)                              1.338    17.915
$add~34^ADD~15-12[0].sumout[0] (adder)                           0.300    18.215
li239.in[1] (.names)                                             1.338    19.553
li239.out[0] (.names)                                            0.195    19.748
lo239.D[0] (.latch)                                              1.338    21.086
data arrival time                                                         21.086

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo239.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.086
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.814


#Path 10
Startpoint: lo228.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo238.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo228.clk[0] (.latch)                                            1.338     1.338
lo228.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~34^ADD~15-1[0].a[0] (adder)                                 1.338     2.800
$add~34^ADD~15-1[0].cout[0] (adder)                              0.300     3.100
$add~34^ADD~15-2[0].cin[0] (adder)                               1.338     4.437
$add~34^ADD~15-2[0].cout[0] (adder)                              0.010     4.447
$add~34^ADD~15-3[0].cin[0] (adder)                               1.338     5.785
$add~34^ADD~15-3[0].cout[0] (adder)                              0.010     5.795
$add~34^ADD~15-4[0].cin[0] (adder)                               1.338     7.133
$add~34^ADD~15-4[0].cout[0] (adder)                              0.010     7.143
$add~34^ADD~15-5[0].cin[0] (adder)                               1.338     8.481
$add~34^ADD~15-5[0].cout[0] (adder)                              0.010     8.491
$add~34^ADD~15-6[0].cin[0] (adder)                               1.338     9.828
$add~34^ADD~15-6[0].cout[0] (adder)                              0.010     9.838
$add~34^ADD~15-7[0].cin[0] (adder)                               1.338    11.176
$add~34^ADD~15-7[0].cout[0] (adder)                              0.010    11.186
$add~34^ADD~15-8[0].cin[0] (adder)                               1.338    12.524
$add~34^ADD~15-8[0].cout[0] (adder)                              0.010    12.534
$add~34^ADD~15-9[0].cin[0] (adder)                               1.338    13.872
$add~34^ADD~15-9[0].cout[0] (adder)                              0.010    13.882
$add~34^ADD~15-10[0].cin[0] (adder)                              1.338    15.219
$add~34^ADD~15-10[0].cout[0] (adder)                             0.010    15.229
$add~34^ADD~15-11[0].cin[0] (adder)                              1.338    16.567
$add~34^ADD~15-11[0].sumout[0] (adder)                           0.300    16.867
li238.in[1] (.names)                                             1.338    18.205
li238.out[0] (.names)                                            0.195    18.400
lo238.D[0] (.latch)                                              1.338    19.738
data arrival time                                                         19.738

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo238.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.738
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.466


#Path 11
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo213.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            1.338     1.338
lo203.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~219^ADD~10-1[0].a[0] (adder)                                1.338     2.800
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     3.100
$add~219^ADD~10-2[0].cin[0] (adder)                              1.338     4.437
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     4.447
$add~219^ADD~10-3[0].cin[0] (adder)                              1.338     5.785
$add~219^ADD~10-3[0].cout[0] (adder)                             0.010     5.795
$add~219^ADD~10-4[0].cin[0] (adder)                              1.338     7.133
$add~219^ADD~10-4[0].cout[0] (adder)                             0.010     7.143
$add~219^ADD~10-5[0].cin[0] (adder)                              1.338     8.481
$add~219^ADD~10-5[0].cout[0] (adder)                             0.010     8.491
$add~219^ADD~10-6[0].cin[0] (adder)                              1.338     9.828
$add~219^ADD~10-6[0].cout[0] (adder)                             0.010     9.838
$add~219^ADD~10-7[0].cin[0] (adder)                              1.338    11.176
$add~219^ADD~10-7[0].cout[0] (adder)                             0.010    11.186
$add~219^ADD~10-8[0].cin[0] (adder)                              1.338    12.524
$add~219^ADD~10-8[0].cout[0] (adder)                             0.010    12.534
$add~219^ADD~10-9[0].cin[0] (adder)                              1.338    13.872
$add~219^ADD~10-9[0].cout[0] (adder)                             0.010    13.882
$add~219^ADD~10-10[0].cin[0] (adder)                             1.338    15.219
$add~219^ADD~10-10[0].cout[0] (adder)                            0.010    15.229
$add~219^ADD~10-11[0].cin[0] (adder)                             1.338    16.567
$add~219^ADD~10-11[0].sumout[0] (adder)                          0.300    16.867
li213.in[1] (.names)                                             1.338    18.205
li213.out[0] (.names)                                            0.195    18.400
lo213.D[0] (.latch)                                              1.338    19.738
data arrival time                                                         19.738

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo213.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.738
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.466


#Path 12
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo354.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010    11.186
$add~727^ADD~9-8[0].cin[0] (adder)                               1.338    12.524
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010    12.534
$add~727^ADD~9-9[0].cin[0] (adder)                               1.338    13.872
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010    13.882
$add~727^ADD~9-10[0].cin[0] (adder)                              1.338    15.219
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010    15.229
$add~727^ADD~9-11[0].cin[0] (adder)                              1.338    16.567
$add~727^ADD~9-11[0].sumout[0] (adder)                           0.300    16.867
li354.in[1] (.names)                                             1.338    18.205
li354.out[0] (.names)                                            0.195    18.400
lo354.D[0] (.latch)                                              1.338    19.738
data arrival time                                                         19.738

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo354.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.738
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.466


#Path 13
Startpoint: lo228.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo237.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo228.clk[0] (.latch)                                            1.338     1.338
lo228.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~34^ADD~15-1[0].a[0] (adder)                                 1.338     2.800
$add~34^ADD~15-1[0].cout[0] (adder)                              0.300     3.100
$add~34^ADD~15-2[0].cin[0] (adder)                               1.338     4.437
$add~34^ADD~15-2[0].cout[0] (adder)                              0.010     4.447
$add~34^ADD~15-3[0].cin[0] (adder)                               1.338     5.785
$add~34^ADD~15-3[0].cout[0] (adder)                              0.010     5.795
$add~34^ADD~15-4[0].cin[0] (adder)                               1.338     7.133
$add~34^ADD~15-4[0].cout[0] (adder)                              0.010     7.143
$add~34^ADD~15-5[0].cin[0] (adder)                               1.338     8.481
$add~34^ADD~15-5[0].cout[0] (adder)                              0.010     8.491
$add~34^ADD~15-6[0].cin[0] (adder)                               1.338     9.828
$add~34^ADD~15-6[0].cout[0] (adder)                              0.010     9.838
$add~34^ADD~15-7[0].cin[0] (adder)                               1.338    11.176
$add~34^ADD~15-7[0].cout[0] (adder)                              0.010    11.186
$add~34^ADD~15-8[0].cin[0] (adder)                               1.338    12.524
$add~34^ADD~15-8[0].cout[0] (adder)                              0.010    12.534
$add~34^ADD~15-9[0].cin[0] (adder)                               1.338    13.872
$add~34^ADD~15-9[0].cout[0] (adder)                              0.010    13.882
$add~34^ADD~15-10[0].cin[0] (adder)                              1.338    15.219
$add~34^ADD~15-10[0].sumout[0] (adder)                           0.300    15.519
li237.in[1] (.names)                                             1.338    16.857
li237.out[0] (.names)                                            0.195    17.052
lo237.D[0] (.latch)                                              1.338    18.390
data arrival time                                                         18.390

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo237.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.118


#Path 14
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo212.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            1.338     1.338
lo203.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~219^ADD~10-1[0].a[0] (adder)                                1.338     2.800
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     3.100
$add~219^ADD~10-2[0].cin[0] (adder)                              1.338     4.437
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     4.447
$add~219^ADD~10-3[0].cin[0] (adder)                              1.338     5.785
$add~219^ADD~10-3[0].cout[0] (adder)                             0.010     5.795
$add~219^ADD~10-4[0].cin[0] (adder)                              1.338     7.133
$add~219^ADD~10-4[0].cout[0] (adder)                             0.010     7.143
$add~219^ADD~10-5[0].cin[0] (adder)                              1.338     8.481
$add~219^ADD~10-5[0].cout[0] (adder)                             0.010     8.491
$add~219^ADD~10-6[0].cin[0] (adder)                              1.338     9.828
$add~219^ADD~10-6[0].cout[0] (adder)                             0.010     9.838
$add~219^ADD~10-7[0].cin[0] (adder)                              1.338    11.176
$add~219^ADD~10-7[0].cout[0] (adder)                             0.010    11.186
$add~219^ADD~10-8[0].cin[0] (adder)                              1.338    12.524
$add~219^ADD~10-8[0].cout[0] (adder)                             0.010    12.534
$add~219^ADD~10-9[0].cin[0] (adder)                              1.338    13.872
$add~219^ADD~10-9[0].cout[0] (adder)                             0.010    13.882
$add~219^ADD~10-10[0].cin[0] (adder)                             1.338    15.219
$add~219^ADD~10-10[0].sumout[0] (adder)                          0.300    15.519
li212.in[1] (.names)                                             1.338    16.857
li212.out[0] (.names)                                            0.195    17.052
lo212.D[0] (.latch)                                              1.338    18.390
data arrival time                                                         18.390

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo212.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.118


#Path 15
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo353.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010    11.186
$add~727^ADD~9-8[0].cin[0] (adder)                               1.338    12.524
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010    12.534
$add~727^ADD~9-9[0].cin[0] (adder)                               1.338    13.872
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010    13.882
$add~727^ADD~9-10[0].cin[0] (adder)                              1.338    15.219
$add~727^ADD~9-10[0].sumout[0] (adder)                           0.300    15.519
li353.in[1] (.names)                                             1.338    16.857
li353.out[0] (.names)                                            0.195    17.052
lo353.D[0] (.latch)                                              1.338    18.390
data arrival time                                                         18.390

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo353.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.118


#Path 16
Startpoint: lo063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo072.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo063.clk[0] (.latch)                                            1.338     1.338
lo063.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~482^ADD~7-1[0].a[0] (adder)                                 1.338     2.800
$add~482^ADD~7-1[0].cout[0] (adder)                              0.300     3.100
$add~482^ADD~7-2[0].cin[0] (adder)                               1.338     4.437
$add~482^ADD~7-2[0].cout[0] (adder)                              0.010     4.447
$add~482^ADD~7-3[0].cin[0] (adder)                               1.338     5.785
$add~482^ADD~7-3[0].cout[0] (adder)                              0.010     5.795
$add~482^ADD~7-4[0].cin[0] (adder)                               1.338     7.133
$add~482^ADD~7-4[0].cout[0] (adder)                              0.010     7.143
$add~482^ADD~7-5[0].cin[0] (adder)                               1.338     8.481
$add~482^ADD~7-5[0].cout[0] (adder)                              0.010     8.491
$add~482^ADD~7-6[0].cin[0] (adder)                               1.338     9.828
$add~482^ADD~7-6[0].cout[0] (adder)                              0.010     9.838
$add~482^ADD~7-7[0].cin[0] (adder)                               1.338    11.176
$add~482^ADD~7-7[0].cout[0] (adder)                              0.010    11.186
$add~482^ADD~7-8[0].cin[0] (adder)                               1.338    12.524
$add~482^ADD~7-8[0].cout[0] (adder)                              0.010    12.534
$add~482^ADD~7-9[0].cin[0] (adder)                               1.338    13.872
$add~482^ADD~7-9[0].cout[0] (adder)                              0.010    13.882
$add~482^ADD~7-10[0].cin[0] (adder)                              1.338    15.219
$add~482^ADD~7-10[0].sumout[0] (adder)                           0.300    15.519
li072.in[1] (.names)                                             1.338    16.857
li072.out[0] (.names)                                            0.195    17.052
lo072.D[0] (.latch)                                              1.338    18.390
data arrival time                                                         18.390

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo072.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.118


#Path 17
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo352.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010    11.186
$add~727^ADD~9-8[0].cin[0] (adder)                               1.338    12.524
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010    12.534
$add~727^ADD~9-9[0].cin[0] (adder)                               1.338    13.872
$add~727^ADD~9-9[0].sumout[0] (adder)                            0.300    14.172
li352.in[1] (.names)                                             1.338    15.509
li352.out[0] (.names)                                            0.195    15.704
lo352.D[0] (.latch)                                              1.338    17.042
data arrival time                                                         17.042

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo352.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.770


#Path 18
Startpoint: lo063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo071.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo063.clk[0] (.latch)                                            1.338     1.338
lo063.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~482^ADD~7-1[0].a[0] (adder)                                 1.338     2.800
$add~482^ADD~7-1[0].cout[0] (adder)                              0.300     3.100
$add~482^ADD~7-2[0].cin[0] (adder)                               1.338     4.437
$add~482^ADD~7-2[0].cout[0] (adder)                              0.010     4.447
$add~482^ADD~7-3[0].cin[0] (adder)                               1.338     5.785
$add~482^ADD~7-3[0].cout[0] (adder)                              0.010     5.795
$add~482^ADD~7-4[0].cin[0] (adder)                               1.338     7.133
$add~482^ADD~7-4[0].cout[0] (adder)                              0.010     7.143
$add~482^ADD~7-5[0].cin[0] (adder)                               1.338     8.481
$add~482^ADD~7-5[0].cout[0] (adder)                              0.010     8.491
$add~482^ADD~7-6[0].cin[0] (adder)                               1.338     9.828
$add~482^ADD~7-6[0].cout[0] (adder)                              0.010     9.838
$add~482^ADD~7-7[0].cin[0] (adder)                               1.338    11.176
$add~482^ADD~7-7[0].cout[0] (adder)                              0.010    11.186
$add~482^ADD~7-8[0].cin[0] (adder)                               1.338    12.524
$add~482^ADD~7-8[0].cout[0] (adder)                              0.010    12.534
$add~482^ADD~7-9[0].cin[0] (adder)                               1.338    13.872
$add~482^ADD~7-9[0].sumout[0] (adder)                            0.300    14.172
li071.in[1] (.names)                                             1.338    15.509
li071.out[0] (.names)                                            0.195    15.704
lo071.D[0] (.latch)                                              1.338    17.042
data arrival time                                                         17.042

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo071.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.770


#Path 19
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo211.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            1.338     1.338
lo203.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~219^ADD~10-1[0].a[0] (adder)                                1.338     2.800
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     3.100
$add~219^ADD~10-2[0].cin[0] (adder)                              1.338     4.437
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     4.447
$add~219^ADD~10-3[0].cin[0] (adder)                              1.338     5.785
$add~219^ADD~10-3[0].cout[0] (adder)                             0.010     5.795
$add~219^ADD~10-4[0].cin[0] (adder)                              1.338     7.133
$add~219^ADD~10-4[0].cout[0] (adder)                             0.010     7.143
$add~219^ADD~10-5[0].cin[0] (adder)                              1.338     8.481
$add~219^ADD~10-5[0].cout[0] (adder)                             0.010     8.491
$add~219^ADD~10-6[0].cin[0] (adder)                              1.338     9.828
$add~219^ADD~10-6[0].cout[0] (adder)                             0.010     9.838
$add~219^ADD~10-7[0].cin[0] (adder)                              1.338    11.176
$add~219^ADD~10-7[0].cout[0] (adder)                             0.010    11.186
$add~219^ADD~10-8[0].cin[0] (adder)                              1.338    12.524
$add~219^ADD~10-8[0].cout[0] (adder)                             0.010    12.534
$add~219^ADD~10-9[0].cin[0] (adder)                              1.338    13.872
$add~219^ADD~10-9[0].sumout[0] (adder)                           0.300    14.172
li211.in[1] (.names)                                             1.338    15.509
li211.out[0] (.names)                                            0.195    15.704
lo211.D[0] (.latch)                                              1.338    17.042
data arrival time                                                         17.042

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo211.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.770


#Path 20
Startpoint: lo228.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo236.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo228.clk[0] (.latch)                                            1.338     1.338
lo228.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~34^ADD~15-1[0].a[0] (adder)                                 1.338     2.800
$add~34^ADD~15-1[0].cout[0] (adder)                              0.300     3.100
$add~34^ADD~15-2[0].cin[0] (adder)                               1.338     4.437
$add~34^ADD~15-2[0].cout[0] (adder)                              0.010     4.447
$add~34^ADD~15-3[0].cin[0] (adder)                               1.338     5.785
$add~34^ADD~15-3[0].cout[0] (adder)                              0.010     5.795
$add~34^ADD~15-4[0].cin[0] (adder)                               1.338     7.133
$add~34^ADD~15-4[0].cout[0] (adder)                              0.010     7.143
$add~34^ADD~15-5[0].cin[0] (adder)                               1.338     8.481
$add~34^ADD~15-5[0].cout[0] (adder)                              0.010     8.491
$add~34^ADD~15-6[0].cin[0] (adder)                               1.338     9.828
$add~34^ADD~15-6[0].cout[0] (adder)                              0.010     9.838
$add~34^ADD~15-7[0].cin[0] (adder)                               1.338    11.176
$add~34^ADD~15-7[0].cout[0] (adder)                              0.010    11.186
$add~34^ADD~15-8[0].cin[0] (adder)                               1.338    12.524
$add~34^ADD~15-8[0].cout[0] (adder)                              0.010    12.534
$add~34^ADD~15-9[0].cin[0] (adder)                               1.338    13.872
$add~34^ADD~15-9[0].sumout[0] (adder)                            0.300    14.172
li236.in[1] (.names)                                             1.338    15.509
li236.out[0] (.names)                                            0.195    15.704
lo236.D[0] (.latch)                                              1.338    17.042
data arrival time                                                         17.042

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo236.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.770


#Path 21
Startpoint: lo228.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo235.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo228.clk[0] (.latch)                                            1.338     1.338
lo228.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~34^ADD~15-1[0].a[0] (adder)                                 1.338     2.800
$add~34^ADD~15-1[0].cout[0] (adder)                              0.300     3.100
$add~34^ADD~15-2[0].cin[0] (adder)                               1.338     4.437
$add~34^ADD~15-2[0].cout[0] (adder)                              0.010     4.447
$add~34^ADD~15-3[0].cin[0] (adder)                               1.338     5.785
$add~34^ADD~15-3[0].cout[0] (adder)                              0.010     5.795
$add~34^ADD~15-4[0].cin[0] (adder)                               1.338     7.133
$add~34^ADD~15-4[0].cout[0] (adder)                              0.010     7.143
$add~34^ADD~15-5[0].cin[0] (adder)                               1.338     8.481
$add~34^ADD~15-5[0].cout[0] (adder)                              0.010     8.491
$add~34^ADD~15-6[0].cin[0] (adder)                               1.338     9.828
$add~34^ADD~15-6[0].cout[0] (adder)                              0.010     9.838
$add~34^ADD~15-7[0].cin[0] (adder)                               1.338    11.176
$add~34^ADD~15-7[0].cout[0] (adder)                              0.010    11.186
$add~34^ADD~15-8[0].cin[0] (adder)                               1.338    12.524
$add~34^ADD~15-8[0].sumout[0] (adder)                            0.300    12.824
li235.in[1] (.names)                                             1.338    14.162
li235.out[0] (.names)                                            0.195    14.357
lo235.D[0] (.latch)                                              1.338    15.694
data arrival time                                                         15.694

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo235.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.423


#Path 22
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo210.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            1.338     1.338
lo203.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~219^ADD~10-1[0].a[0] (adder)                                1.338     2.800
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     3.100
$add~219^ADD~10-2[0].cin[0] (adder)                              1.338     4.437
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     4.447
$add~219^ADD~10-3[0].cin[0] (adder)                              1.338     5.785
$add~219^ADD~10-3[0].cout[0] (adder)                             0.010     5.795
$add~219^ADD~10-4[0].cin[0] (adder)                              1.338     7.133
$add~219^ADD~10-4[0].cout[0] (adder)                             0.010     7.143
$add~219^ADD~10-5[0].cin[0] (adder)                              1.338     8.481
$add~219^ADD~10-5[0].cout[0] (adder)                             0.010     8.491
$add~219^ADD~10-6[0].cin[0] (adder)                              1.338     9.828
$add~219^ADD~10-6[0].cout[0] (adder)                             0.010     9.838
$add~219^ADD~10-7[0].cin[0] (adder)                              1.338    11.176
$add~219^ADD~10-7[0].cout[0] (adder)                             0.010    11.186
$add~219^ADD~10-8[0].cin[0] (adder)                              1.338    12.524
$add~219^ADD~10-8[0].sumout[0] (adder)                           0.300    12.824
li210.in[1] (.names)                                             1.338    14.162
li210.out[0] (.names)                                            0.195    14.357
lo210.D[0] (.latch)                                              1.338    15.694
data arrival time                                                         15.694

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo210.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.423


#Path 23
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo351.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010    11.186
$add~727^ADD~9-8[0].cin[0] (adder)                               1.338    12.524
$add~727^ADD~9-8[0].sumout[0] (adder)                            0.300    12.824
li351.in[1] (.names)                                             1.338    14.162
li351.out[0] (.names)                                            0.195    14.357
lo351.D[0] (.latch)                                              1.338    15.694
data arrival time                                                         15.694

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo351.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.423


#Path 24
Startpoint: lo063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo070.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo063.clk[0] (.latch)                                            1.338     1.338
lo063.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~482^ADD~7-1[0].a[0] (adder)                                 1.338     2.800
$add~482^ADD~7-1[0].cout[0] (adder)                              0.300     3.100
$add~482^ADD~7-2[0].cin[0] (adder)                               1.338     4.437
$add~482^ADD~7-2[0].cout[0] (adder)                              0.010     4.447
$add~482^ADD~7-3[0].cin[0] (adder)                               1.338     5.785
$add~482^ADD~7-3[0].cout[0] (adder)                              0.010     5.795
$add~482^ADD~7-4[0].cin[0] (adder)                               1.338     7.133
$add~482^ADD~7-4[0].cout[0] (adder)                              0.010     7.143
$add~482^ADD~7-5[0].cin[0] (adder)                               1.338     8.481
$add~482^ADD~7-5[0].cout[0] (adder)                              0.010     8.491
$add~482^ADD~7-6[0].cin[0] (adder)                               1.338     9.828
$add~482^ADD~7-6[0].cout[0] (adder)                              0.010     9.838
$add~482^ADD~7-7[0].cin[0] (adder)                               1.338    11.176
$add~482^ADD~7-7[0].cout[0] (adder)                              0.010    11.186
$add~482^ADD~7-8[0].cin[0] (adder)                               1.338    12.524
$add~482^ADD~7-8[0].sumout[0] (adder)                            0.300    12.824
li070.in[1] (.names)                                             1.338    14.162
li070.out[0] (.names)                                            0.195    14.357
lo070.D[0] (.latch)                                              1.338    15.694
data arrival time                                                         15.694

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo070.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.423


#Path 25
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo350.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     9.838
$add~727^ADD~9-7[0].cin[0] (adder)                               1.338    11.176
$add~727^ADD~9-7[0].sumout[0] (adder)                            0.300    11.476
li350.in[1] (.names)                                             1.338    12.814
li350.out[0] (.names)                                            0.195    13.009
lo350.D[0] (.latch)                                              1.338    14.347
data arrival time                                                         14.347

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo350.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -14.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.075


#Path 26
Startpoint: lo063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo069.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo063.clk[0] (.latch)                                            1.338     1.338
lo063.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~482^ADD~7-1[0].a[0] (adder)                                 1.338     2.800
$add~482^ADD~7-1[0].cout[0] (adder)                              0.300     3.100
$add~482^ADD~7-2[0].cin[0] (adder)                               1.338     4.437
$add~482^ADD~7-2[0].cout[0] (adder)                              0.010     4.447
$add~482^ADD~7-3[0].cin[0] (adder)                               1.338     5.785
$add~482^ADD~7-3[0].cout[0] (adder)                              0.010     5.795
$add~482^ADD~7-4[0].cin[0] (adder)                               1.338     7.133
$add~482^ADD~7-4[0].cout[0] (adder)                              0.010     7.143
$add~482^ADD~7-5[0].cin[0] (adder)                               1.338     8.481
$add~482^ADD~7-5[0].cout[0] (adder)                              0.010     8.491
$add~482^ADD~7-6[0].cin[0] (adder)                               1.338     9.828
$add~482^ADD~7-6[0].cout[0] (adder)                              0.010     9.838
$add~482^ADD~7-7[0].cin[0] (adder)                               1.338    11.176
$add~482^ADD~7-7[0].sumout[0] (adder)                            0.300    11.476
li069.in[1] (.names)                                             1.338    12.814
li069.out[0] (.names)                                            0.195    13.009
lo069.D[0] (.latch)                                              1.338    14.347
data arrival time                                                         14.347

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo069.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -14.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.075


#Path 27
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo209.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            1.338     1.338
lo203.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~219^ADD~10-1[0].a[0] (adder)                                1.338     2.800
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     3.100
$add~219^ADD~10-2[0].cin[0] (adder)                              1.338     4.437
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     4.447
$add~219^ADD~10-3[0].cin[0] (adder)                              1.338     5.785
$add~219^ADD~10-3[0].cout[0] (adder)                             0.010     5.795
$add~219^ADD~10-4[0].cin[0] (adder)                              1.338     7.133
$add~219^ADD~10-4[0].cout[0] (adder)                             0.010     7.143
$add~219^ADD~10-5[0].cin[0] (adder)                              1.338     8.481
$add~219^ADD~10-5[0].cout[0] (adder)                             0.010     8.491
$add~219^ADD~10-6[0].cin[0] (adder)                              1.338     9.828
$add~219^ADD~10-6[0].cout[0] (adder)                             0.010     9.838
$add~219^ADD~10-7[0].cin[0] (adder)                              1.338    11.176
$add~219^ADD~10-7[0].sumout[0] (adder)                           0.300    11.476
li209.in[1] (.names)                                             1.338    12.814
li209.out[0] (.names)                                            0.195    13.009
lo209.D[0] (.latch)                                              1.338    14.347
data arrival time                                                         14.347

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo209.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -14.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.075


#Path 28
Startpoint: lo228.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo234.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo228.clk[0] (.latch)                                            1.338     1.338
lo228.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~34^ADD~15-1[0].a[0] (adder)                                 1.338     2.800
$add~34^ADD~15-1[0].cout[0] (adder)                              0.300     3.100
$add~34^ADD~15-2[0].cin[0] (adder)                               1.338     4.437
$add~34^ADD~15-2[0].cout[0] (adder)                              0.010     4.447
$add~34^ADD~15-3[0].cin[0] (adder)                               1.338     5.785
$add~34^ADD~15-3[0].cout[0] (adder)                              0.010     5.795
$add~34^ADD~15-4[0].cin[0] (adder)                               1.338     7.133
$add~34^ADD~15-4[0].cout[0] (adder)                              0.010     7.143
$add~34^ADD~15-5[0].cin[0] (adder)                               1.338     8.481
$add~34^ADD~15-5[0].cout[0] (adder)                              0.010     8.491
$add~34^ADD~15-6[0].cin[0] (adder)                               1.338     9.828
$add~34^ADD~15-6[0].cout[0] (adder)                              0.010     9.838
$add~34^ADD~15-7[0].cin[0] (adder)                               1.338    11.176
$add~34^ADD~15-7[0].sumout[0] (adder)                            0.300    11.476
li234.in[1] (.names)                                             1.338    12.814
li234.out[0] (.names)                                            0.195    13.009
lo234.D[0] (.latch)                                              1.338    14.347
data arrival time                                                         14.347

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo234.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -14.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.075


#Path 29
Startpoint: lo228.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo233.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo228.clk[0] (.latch)                                            1.338     1.338
lo228.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~34^ADD~15-1[0].a[0] (adder)                                 1.338     2.800
$add~34^ADD~15-1[0].cout[0] (adder)                              0.300     3.100
$add~34^ADD~15-2[0].cin[0] (adder)                               1.338     4.437
$add~34^ADD~15-2[0].cout[0] (adder)                              0.010     4.447
$add~34^ADD~15-3[0].cin[0] (adder)                               1.338     5.785
$add~34^ADD~15-3[0].cout[0] (adder)                              0.010     5.795
$add~34^ADD~15-4[0].cin[0] (adder)                               1.338     7.133
$add~34^ADD~15-4[0].cout[0] (adder)                              0.010     7.143
$add~34^ADD~15-5[0].cin[0] (adder)                               1.338     8.481
$add~34^ADD~15-5[0].cout[0] (adder)                              0.010     8.491
$add~34^ADD~15-6[0].cin[0] (adder)                               1.338     9.828
$add~34^ADD~15-6[0].sumout[0] (adder)                            0.300    10.128
li233.in[1] (.names)                                             1.338    11.466
li233.out[0] (.names)                                            0.195    11.661
lo233.D[0] (.latch)                                              1.338    12.999
data arrival time                                                         12.999

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo233.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.727


#Path 30
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo208.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            1.338     1.338
lo203.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~219^ADD~10-1[0].a[0] (adder)                                1.338     2.800
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     3.100
$add~219^ADD~10-2[0].cin[0] (adder)                              1.338     4.437
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     4.447
$add~219^ADD~10-3[0].cin[0] (adder)                              1.338     5.785
$add~219^ADD~10-3[0].cout[0] (adder)                             0.010     5.795
$add~219^ADD~10-4[0].cin[0] (adder)                              1.338     7.133
$add~219^ADD~10-4[0].cout[0] (adder)                             0.010     7.143
$add~219^ADD~10-5[0].cin[0] (adder)                              1.338     8.481
$add~219^ADD~10-5[0].cout[0] (adder)                             0.010     8.491
$add~219^ADD~10-6[0].cin[0] (adder)                              1.338     9.828
$add~219^ADD~10-6[0].sumout[0] (adder)                           0.300    10.128
li208.in[1] (.names)                                             1.338    11.466
li208.out[0] (.names)                                            0.195    11.661
lo208.D[0] (.latch)                                              1.338    12.999
data arrival time                                                         12.999

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo208.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.727


#Path 31
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo349.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     8.491
$add~727^ADD~9-6[0].cin[0] (adder)                               1.338     9.828
$add~727^ADD~9-6[0].sumout[0] (adder)                            0.300    10.128
li349.in[1] (.names)                                             1.338    11.466
li349.out[0] (.names)                                            0.195    11.661
lo349.D[0] (.latch)                                              1.338    12.999
data arrival time                                                         12.999

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo349.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.727


#Path 32
Startpoint: lo063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo068.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo063.clk[0] (.latch)                                            1.338     1.338
lo063.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~482^ADD~7-1[0].a[0] (adder)                                 1.338     2.800
$add~482^ADD~7-1[0].cout[0] (adder)                              0.300     3.100
$add~482^ADD~7-2[0].cin[0] (adder)                               1.338     4.437
$add~482^ADD~7-2[0].cout[0] (adder)                              0.010     4.447
$add~482^ADD~7-3[0].cin[0] (adder)                               1.338     5.785
$add~482^ADD~7-3[0].cout[0] (adder)                              0.010     5.795
$add~482^ADD~7-4[0].cin[0] (adder)                               1.338     7.133
$add~482^ADD~7-4[0].cout[0] (adder)                              0.010     7.143
$add~482^ADD~7-5[0].cin[0] (adder)                               1.338     8.481
$add~482^ADD~7-5[0].cout[0] (adder)                              0.010     8.491
$add~482^ADD~7-6[0].cin[0] (adder)                               1.338     9.828
$add~482^ADD~7-6[0].sumout[0] (adder)                            0.300    10.128
li068.in[1] (.names)                                             1.338    11.466
li068.out[0] (.names)                                            0.195    11.661
lo068.D[0] (.latch)                                              1.338    12.999
data arrival time                                                         12.999

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo068.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.727


#Path 33
Startpoint: lo063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo067.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo063.clk[0] (.latch)                                            1.338     1.338
lo063.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~482^ADD~7-1[0].a[0] (adder)                                 1.338     2.800
$add~482^ADD~7-1[0].cout[0] (adder)                              0.300     3.100
$add~482^ADD~7-2[0].cin[0] (adder)                               1.338     4.437
$add~482^ADD~7-2[0].cout[0] (adder)                              0.010     4.447
$add~482^ADD~7-3[0].cin[0] (adder)                               1.338     5.785
$add~482^ADD~7-3[0].cout[0] (adder)                              0.010     5.795
$add~482^ADD~7-4[0].cin[0] (adder)                               1.338     7.133
$add~482^ADD~7-4[0].cout[0] (adder)                              0.010     7.143
$add~482^ADD~7-5[0].cin[0] (adder)                               1.338     8.481
$add~482^ADD~7-5[0].sumout[0] (adder)                            0.300     8.781
li067.in[1] (.names)                                             1.338    10.118
li067.out[0] (.names)                                            0.195    10.313
lo067.D[0] (.latch)                                              1.338    11.651
data arrival time                                                         11.651

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo067.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.651
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.379


#Path 34
Startpoint: lo228.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo232.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo228.clk[0] (.latch)                                            1.338     1.338
lo228.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~34^ADD~15-1[0].a[0] (adder)                                 1.338     2.800
$add~34^ADD~15-1[0].cout[0] (adder)                              0.300     3.100
$add~34^ADD~15-2[0].cin[0] (adder)                               1.338     4.437
$add~34^ADD~15-2[0].cout[0] (adder)                              0.010     4.447
$add~34^ADD~15-3[0].cin[0] (adder)                               1.338     5.785
$add~34^ADD~15-3[0].cout[0] (adder)                              0.010     5.795
$add~34^ADD~15-4[0].cin[0] (adder)                               1.338     7.133
$add~34^ADD~15-4[0].cout[0] (adder)                              0.010     7.143
$add~34^ADD~15-5[0].cin[0] (adder)                               1.338     8.481
$add~34^ADD~15-5[0].sumout[0] (adder)                            0.300     8.781
li232.in[1] (.names)                                             1.338    10.118
li232.out[0] (.names)                                            0.195    10.313
lo232.D[0] (.latch)                                              1.338    11.651
data arrival time                                                         11.651

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo232.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.651
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.379


#Path 35
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo207.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            1.338     1.338
lo203.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~219^ADD~10-1[0].a[0] (adder)                                1.338     2.800
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     3.100
$add~219^ADD~10-2[0].cin[0] (adder)                              1.338     4.437
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     4.447
$add~219^ADD~10-3[0].cin[0] (adder)                              1.338     5.785
$add~219^ADD~10-3[0].cout[0] (adder)                             0.010     5.795
$add~219^ADD~10-4[0].cin[0] (adder)                              1.338     7.133
$add~219^ADD~10-4[0].cout[0] (adder)                             0.010     7.143
$add~219^ADD~10-5[0].cin[0] (adder)                              1.338     8.481
$add~219^ADD~10-5[0].sumout[0] (adder)                           0.300     8.781
li207.in[1] (.names)                                             1.338    10.118
li207.out[0] (.names)                                            0.195    10.313
lo207.D[0] (.latch)                                              1.338    11.651
data arrival time                                                         11.651

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo207.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.651
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.379


#Path 36
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo348.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     7.143
$add~727^ADD~9-5[0].cin[0] (adder)                               1.338     8.481
$add~727^ADD~9-5[0].sumout[0] (adder)                            0.300     8.781
li348.in[1] (.names)                                             1.338    10.118
li348.out[0] (.names)                                            0.195    10.313
lo348.D[0] (.latch)                                              1.338    11.651
data arrival time                                                         11.651

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo348.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.651
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.379


#Path 37
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo206.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            1.338     1.338
lo203.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~219^ADD~10-1[0].a[0] (adder)                                1.338     2.800
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     3.100
$add~219^ADD~10-2[0].cin[0] (adder)                              1.338     4.437
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     4.447
$add~219^ADD~10-3[0].cin[0] (adder)                              1.338     5.785
$add~219^ADD~10-3[0].cout[0] (adder)                             0.010     5.795
$add~219^ADD~10-4[0].cin[0] (adder)                              1.338     7.133
$add~219^ADD~10-4[0].sumout[0] (adder)                           0.300     7.433
li206.in[1] (.names)                                             1.338     8.771
li206.out[0] (.names)                                            0.195     8.966
lo206.D[0] (.latch)                                              1.338    10.303
data arrival time                                                         10.303

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo206.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 38
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo347.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     5.795
$add~727^ADD~9-4[0].cin[0] (adder)                               1.338     7.133
$add~727^ADD~9-4[0].sumout[0] (adder)                            0.300     7.433
li347.in[1] (.names)                                             1.338     8.771
li347.out[0] (.names)                                            0.195     8.966
lo347.D[0] (.latch)                                              1.338    10.303
data arrival time                                                         10.303

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo347.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 39
Startpoint: lo063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo066.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo063.clk[0] (.latch)                                            1.338     1.338
lo063.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~482^ADD~7-1[0].a[0] (adder)                                 1.338     2.800
$add~482^ADD~7-1[0].cout[0] (adder)                              0.300     3.100
$add~482^ADD~7-2[0].cin[0] (adder)                               1.338     4.437
$add~482^ADD~7-2[0].cout[0] (adder)                              0.010     4.447
$add~482^ADD~7-3[0].cin[0] (adder)                               1.338     5.785
$add~482^ADD~7-3[0].cout[0] (adder)                              0.010     5.795
$add~482^ADD~7-4[0].cin[0] (adder)                               1.338     7.133
$add~482^ADD~7-4[0].sumout[0] (adder)                            0.300     7.433
li066.in[1] (.names)                                             1.338     8.771
li066.out[0] (.names)                                            0.195     8.966
lo066.D[0] (.latch)                                              1.338    10.303
data arrival time                                                         10.303

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo066.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 40
Startpoint: lo228.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo231.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo228.clk[0] (.latch)                                            1.338     1.338
lo228.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~34^ADD~15-1[0].a[0] (adder)                                 1.338     2.800
$add~34^ADD~15-1[0].cout[0] (adder)                              0.300     3.100
$add~34^ADD~15-2[0].cin[0] (adder)                               1.338     4.437
$add~34^ADD~15-2[0].cout[0] (adder)                              0.010     4.447
$add~34^ADD~15-3[0].cin[0] (adder)                               1.338     5.785
$add~34^ADD~15-3[0].cout[0] (adder)                              0.010     5.795
$add~34^ADD~15-4[0].cin[0] (adder)                               1.338     7.133
$add~34^ADD~15-4[0].sumout[0] (adder)                            0.300     7.433
li231.in[1] (.names)                                             1.338     8.771
li231.out[0] (.names)                                            0.195     8.966
lo231.D[0] (.latch)                                              1.338    10.303
data arrival time                                                         10.303

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo231.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 41
Startpoint: lo228.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo230.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo228.clk[0] (.latch)                                            1.338     1.338
lo228.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~34^ADD~15-1[0].a[0] (adder)                                 1.338     2.800
$add~34^ADD~15-1[0].cout[0] (adder)                              0.300     3.100
$add~34^ADD~15-2[0].cin[0] (adder)                               1.338     4.437
$add~34^ADD~15-2[0].cout[0] (adder)                              0.010     4.447
$add~34^ADD~15-3[0].cin[0] (adder)                               1.338     5.785
$add~34^ADD~15-3[0].sumout[0] (adder)                            0.300     6.085
li230.in[1] (.names)                                             1.338     7.423
li230.out[0] (.names)                                            0.195     7.618
lo230.D[0] (.latch)                                              1.338     8.956
data arrival time                                                          8.956

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo230.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -8.956
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.684


#Path 42
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo205.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            1.338     1.338
lo203.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~219^ADD~10-1[0].a[0] (adder)                                1.338     2.800
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     3.100
$add~219^ADD~10-2[0].cin[0] (adder)                              1.338     4.437
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     4.447
$add~219^ADD~10-3[0].cin[0] (adder)                              1.338     5.785
$add~219^ADD~10-3[0].sumout[0] (adder)                           0.300     6.085
li205.in[1] (.names)                                             1.338     7.423
li205.out[0] (.names)                                            0.195     7.618
lo205.D[0] (.latch)                                              1.338     8.956
data arrival time                                                          8.956

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo205.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -8.956
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.684


#Path 43
Startpoint: lo344.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo346.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo344.clk[0] (.latch)                                            1.338     1.338
lo344.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~727^ADD~9-1[0].a[0] (adder)                                 1.338     2.800
$add~727^ADD~9-1[0].cout[0] (adder)                              0.300     3.100
$add~727^ADD~9-2[0].cin[0] (adder)                               1.338     4.437
$add~727^ADD~9-2[0].cout[0] (adder)                              0.010     4.447
$add~727^ADD~9-3[0].cin[0] (adder)                               1.338     5.785
$add~727^ADD~9-3[0].sumout[0] (adder)                            0.300     6.085
li346.in[1] (.names)                                             1.338     7.423
li346.out[0] (.names)                                            0.195     7.618
lo346.D[0] (.latch)                                              1.338     8.956
data arrival time                                                          8.956

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo346.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -8.956
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.684


#Path 44
Startpoint: lo063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo065.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo063.clk[0] (.latch)                                            1.338     1.338
lo063.Q[0] (.latch) [clock-to-output]                            0.124     1.462
$add~482^ADD~7-1[0].a[0] (adder)                                 1.338     2.800
$add~482^ADD~7-1[0].cout[0] (adder)                              0.300     3.100
$add~482^ADD~7-2[0].cin[0] (adder)                               1.338     4.437
$add~482^ADD~7-2[0].cout[0] (adder)                              0.010     4.447
$add~482^ADD~7-3[0].cin[0] (adder)                               1.338     5.785
$add~482^ADD~7-3[0].sumout[0] (adder)                            0.300     6.085
li065.in[1] (.names)                                             1.338     7.423
li065.out[0] (.names)                                            0.195     7.618
lo065.D[0] (.latch)                                              1.338     8.956
data arrival time                                                          8.956

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo065.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -8.956
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.684


#Path 45
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~61.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~61.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~61.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~61.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 46
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~51.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~51.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~51.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~51.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 47
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~52.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~52.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~52.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~52.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 48
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~53.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~53.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~53.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~53.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 49
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~54.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~54.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~54.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~54.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 50
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~55.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~55.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~55.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~55.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 51
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~56.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~56.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~56.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~56.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 52
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~57.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~57.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~57.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~57.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 53
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~58.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~58.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~58.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~58.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 54
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~59.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~59.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~59.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~59.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 55
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~60.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~60.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~60.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~60.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 56
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~47.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~47.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~47.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~47.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 57
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~62.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~62.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~62.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~62.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 58
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~63.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~63.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~63.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~63.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 59
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~43.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~43.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~43.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~43.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 60
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~35.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~35.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~35.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~35.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 61
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~44.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~44.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~44.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~44.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 62
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~45.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~45.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~45.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~45.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 63
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~36.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~36.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~36.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~36.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 64
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~1.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     1.462
tm3_sram_adsp.in[0] (.names)                                      1.338     2.800
tm3_sram_adsp.out[0] (.names)                                     0.195     2.995
tm3_sram_we~0.in[0] (.names)                                      1.338     4.332
tm3_sram_we~0.out[0] (.names)                                     0.195     4.527
tm3_sram_data_out~1.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~1.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~1.outpad[0] (.output)                       1.338     7.398
data arrival time                                                           7.398

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -7.398
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.398


#Path 65
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~32.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~32.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~32.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~32.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 66
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~33.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~33.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~33.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~33.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 67
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~26.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~26.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~26.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~26.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 68
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~39.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~39.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~39.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~39.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 69
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~38.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~38.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~38.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~38.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 70
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~23.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~23.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~23.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~23.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 71
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~6.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     1.462
tm3_sram_adsp.in[0] (.names)                                      1.338     2.800
tm3_sram_adsp.out[0] (.names)                                     0.195     2.995
tm3_sram_we~0.in[0] (.names)                                      1.338     4.332
tm3_sram_we~0.out[0] (.names)                                     0.195     4.527
tm3_sram_data_out~6.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~6.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~6.outpad[0] (.output)                       1.338     7.398
data arrival time                                                           7.398

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -7.398
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.398


#Path 72
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~7.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     1.462
tm3_sram_adsp.in[0] (.names)                                      1.338     2.800
tm3_sram_adsp.out[0] (.names)                                     0.195     2.995
tm3_sram_we~0.in[0] (.names)                                      1.338     4.332
tm3_sram_we~0.out[0] (.names)                                     0.195     4.527
tm3_sram_data_out~7.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~7.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~7.outpad[0] (.output)                       1.338     7.398
data arrival time                                                           7.398

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -7.398
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.398


#Path 73
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~0.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     1.462
tm3_sram_adsp.in[0] (.names)                                      1.338     2.800
tm3_sram_adsp.out[0] (.names)                                     0.195     2.995
tm3_sram_we~0.in[0] (.names)                                      1.338     4.332
tm3_sram_we~0.out[0] (.names)                                     0.195     4.527
tm3_sram_data_out~0.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~0.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~0.outpad[0] (.output)                       1.338     7.398
data arrival time                                                           7.398

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -7.398
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.398


#Path 74
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~50.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~50.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~50.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~50.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 75
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~2.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     1.462
tm3_sram_adsp.in[0] (.names)                                      1.338     2.800
tm3_sram_adsp.out[0] (.names)                                     0.195     2.995
tm3_sram_we~0.in[0] (.names)                                      1.338     4.332
tm3_sram_we~0.out[0] (.names)                                     0.195     4.527
tm3_sram_data_out~2.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~2.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~2.outpad[0] (.output)                       1.338     7.398
data arrival time                                                           7.398

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -7.398
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.398


#Path 76
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~3.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     1.462
tm3_sram_adsp.in[0] (.names)                                      1.338     2.800
tm3_sram_adsp.out[0] (.names)                                     0.195     2.995
tm3_sram_we~0.in[0] (.names)                                      1.338     4.332
tm3_sram_we~0.out[0] (.names)                                     0.195     4.527
tm3_sram_data_out~3.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~3.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~3.outpad[0] (.output)                       1.338     7.398
data arrival time                                                           7.398

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -7.398
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.398


#Path 77
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~4.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     1.462
tm3_sram_adsp.in[0] (.names)                                      1.338     2.800
tm3_sram_adsp.out[0] (.names)                                     0.195     2.995
tm3_sram_we~0.in[0] (.names)                                      1.338     4.332
tm3_sram_we~0.out[0] (.names)                                     0.195     4.527
tm3_sram_data_out~4.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~4.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~4.outpad[0] (.output)                       1.338     7.398
data arrival time                                                           7.398

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -7.398
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.398


#Path 78
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~5.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     1.462
tm3_sram_adsp.in[0] (.names)                                      1.338     2.800
tm3_sram_adsp.out[0] (.names)                                     0.195     2.995
tm3_sram_we~0.in[0] (.names)                                      1.338     4.332
tm3_sram_we~0.out[0] (.names)                                     0.195     4.527
tm3_sram_data_out~5.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~5.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~5.outpad[0] (.output)                       1.338     7.398
data arrival time                                                           7.398

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -7.398
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.398


#Path 79
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~37.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~37.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~37.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~37.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 80
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~24.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~24.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~24.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~24.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 81
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~48.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~48.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~48.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~48.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 82
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~49.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~49.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~49.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~49.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 83
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~46.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~46.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~46.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~46.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 84
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~34.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~34.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~34.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~34.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 85
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~29.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~29.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~29.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~29.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 86
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~28.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~28.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~28.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~28.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 87
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~27.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~27.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~27.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~27.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 88
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~17.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~17.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~17.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~17.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 89
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~18.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~18.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~18.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~18.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 90
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~19.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~19.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~19.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~19.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 91
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~20.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~20.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~20.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~20.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 92
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~21.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~21.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~21.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~21.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 93
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~22.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~22.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~22.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~22.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 94
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~30.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~30.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~30.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~30.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 95
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~31.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~31.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~31.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~31.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 96
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~25.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~25.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~25.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~25.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 97
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~42.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~42.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~42.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~42.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 98
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~41.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~41.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~41.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~41.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 99
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~16.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~16.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~16.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~16.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#Path 100
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~15.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       1.338     1.338
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     1.462
tm3_sram_adsp.in[0] (.names)                                       1.338     2.800
tm3_sram_adsp.out[0] (.names)                                      0.195     2.995
tm3_sram_we~0.in[0] (.names)                                       1.338     4.332
tm3_sram_we~0.out[0] (.names)                                      0.195     4.527
tm3_sram_data_out~15.in[0] (.names)                                1.338     5.865
tm3_sram_data_out~15.out[0] (.names)                               0.195     6.060
out:tm3_sram_data_out~15.outpad[0] (.output)                       1.338     7.398
data arrival time                                                            7.398

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -7.398
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -7.398


#End of timing report
