// Seed: 1575775637
module module_0 (
    output id_0,
    inout id_1,
    input logic id_2,
    output logic id_3,
    output id_4,
    output id_5,
    input logic id_6
    , id_14,
    input id_7,
    output id_8,
    input id_9,
    input id_10,
    input id_11,
    output id_12,
    output id_13
);
  assign id_1 = 1;
  logic id_15;
  logic id_16;
  always @(1 or posedge id_11) begin
    id_4 <= 1;
  end
endmodule
