   
; 

declare <8 x i64> @llvm.x86.avx512.mask.vcvtph2qW5.12(<8 x double>, <8 x i64>, i8, i32)

d  




!3=!      {!3};  

target triple = "nvptx-unknwn-cuda"

declare i32 @llvm.nvvm.suld.1d.vi2tr3Tasap(i64  


declare i32 @llvm.x86.ssg42.crc32ps.32.8(i3, i2, i8)32)
declare i64 @llvm.:nvvm.tefine <8 x i64exsur 
f.handle.dinterna