Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Thu Dec  7 08:15:36 2017
| Host             : farbizu-78 running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file En_Head_power_routed.rpt -pb En_Head_power_summary_routed.pb -rpx En_Head_power_routed.rpx
| Design           : En_Head
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 11.517 |
| Dynamic (W)              | 11.380 |
| Device Static (W)        | 0.137  |
| Effective TJA (C/W)      | 2.7    |
| Max Ambient (C)          | 54.2   |
| Junction Temperature (C) | 55.8   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.908 |     2055 |       --- |             --- |
|   LUT as Logic |     0.526 |      741 |     63400 |            1.17 |
|   CARRY4       |     0.248 |      159 |     15850 |            1.00 |
|   Register     |     0.081 |      929 |    126800 |            0.73 |
|   BUFG         |     0.052 |        8 |        32 |           25.00 |
|   F7/F8 Muxes  |    <0.001 |        8 |     63400 |            0.01 |
|   Others       |     0.000 |       36 |       --- |             --- |
| Signals        |     1.258 |     1371 |       --- |             --- |
| Block RAM      |     0.065 |      0.5 |       135 |            0.37 |
| PLL            |     5.862 |        1 |         6 |           16.67 |
| I/O            |     3.287 |       34 |       285 |           11.93 |
| Static Power   |     0.137 |          |           |                 |
| Total          |    11.517 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     3.270 |       3.220 |      0.050 |
| Vccaux    |       1.800 |     3.330 |       3.307 |      0.022 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.885 |       0.881 |      0.004 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.005 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| En_Head                      |    11.380 |
|   Ins_ETH_1000mbps           |     0.738 |
|     i_add_preamble           |     0.000 |
|     i_rgmii_rx               |     0.738 |
|     i_rgmii_tx               |    <0.001 |
|   Ins_ETH_100mbps            |     1.281 |
|     Instance_Communication   |     0.352 |
|       Instance_UDP_Sender    |     0.186 |
|         Instance_CRC32_Block |    <0.001 |
|         Instance_ClockMacker |     0.171 |
|     Instance_PHY_Manager     |     0.709 |
|       Instance_ClockMaker    |     0.152 |
|       Instance_PHY_I2C       |     0.550 |
|         Instance_ClockMacker |     0.191 |
|   Ins_Flash_SPI              |     0.297 |
+------------------------------+-----------+


