!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
A0	platform/CMSIS/Include/arm_math.h	/^    float32_t A0;          \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon15
A0	platform/CMSIS/Include/arm_math.h	/^    q15_t A0;    \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon13
A0	platform/CMSIS/Include/arm_math.h	/^    q31_t A0;            \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon14
A1	platform/CMSIS/Include/arm_math.h	/^    float32_t A1;          \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon15
A1	platform/CMSIS/Include/arm_math.h	/^    q15_t A1;$/;"	m	struct:__anon13
A1	platform/CMSIS/Include/arm_math.h	/^    q31_t A1;            \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon14
A1	platform/CMSIS/Include/arm_math.h	/^    q31_t A1;           \/**< The derived gain A1 = -Kp - 2Kd | Kd.*\/$/;"	m	struct:__anon13
A1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t A1;                                 \/**< I2C Address Register 1, offset: 0x0 *\/$/;"	m	struct:__anon80
A1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_a1_t A1;                   \/*!< [0x0] I2C Address Register 1 *\/$/;"	m	struct:_hw_i2c
A2	platform/CMSIS/Include/arm_math.h	/^    float32_t A2;          \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon15
A2	platform/CMSIS/Include/arm_math.h	/^    q15_t A2;$/;"	m	struct:__anon13
A2	platform/CMSIS/Include/arm_math.h	/^    q31_t A2;            \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon14
A2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t A2;                                 \/**< I2C Address Register 2, offset: 0x9 *\/$/;"	m	struct:__anon80
A2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_a2_t A2;                   \/*!< [0x9] I2C Address Register 2 *\/$/;"	m	struct:_hw_i2c
ACCERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t ACCERR : 1;            \/*!< [5] Flash Access Error Flag *\/$/;"	m	struct:_hw_ftfa_fstat::_hw_ftfa_fstat_bitfields
ACFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ACFE : 1;             \/*!< [5] Compare Function Enable *\/$/;"	m	struct:_hw_adc_sc2::_hw_adc_sc2_bitfields
ACFGT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ACFGT : 1;            \/*!< [4] Compare Function Greater Than Enable *\/$/;"	m	struct:_hw_adc_sc2::_hw_adc_sc2_bitfields
ACKISO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t ACKISO : 1;            \/*!< [3] Acknowledge Isolation *\/$/;"	m	struct:_hw_pmc_regsc::_hw_pmc_regsc_bitfields
ACK_ISOLATION	platform/startup/MKL03Z4/system_MKL03Z4.h	101;"	d
ACOMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ACOMP0 : 1;           \/*!< [0] Action based on Comparator 0 match *\/$/;"	m	struct:_hw_mtbdwt_tbctrl::_hw_mtbdwt_tbctrl_bitfields
ACOMP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ACOMP1 : 1;           \/*!< [1] Action based on Comparator 1 match *\/$/;"	m	struct:_hw_mtbdwt_tbctrl::_hw_mtbdwt_tbctrl_bitfields
ACPR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon119
ACREN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ACREN : 1;            \/*!< [3] Compare Function Range Enable *\/$/;"	m	struct:_hw_adc_sc2::_hw_adc_sc2_bitfields
ACTLR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon114
AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t AD : 3;                \/*!< [2:0] Slave Address *\/$/;"	m	struct:_hw_i2c_c2::_hw_i2c_c2_bitfields
AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t AD : 7;                \/*!< [7:1] Address *\/$/;"	m	struct:_hw_i2c_a1::_hw_i2c_a1_bitfields
ADACKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADACKEN : 1;          \/*!< [3] Asynchronous Clock Output Enable *\/$/;"	m	struct:_hw_adc_cfg2::_hw_adc_cfg2_bitfields
ADACT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADACT : 1;            \/*!< [7] Conversion Active *\/$/;"	m	struct:_hw_adc_sc2::_hw_adc_sc2_bitfields
ADC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	412;"	d
ADC0ALTTRGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADC0ALTTRGEN : 1;     \/*!< [7] ADC0 Alternate Trigger Enable *\/$/;"	m	struct:_hw_sim_sopt7::_hw_sim_sopt7_bitfields
ADC0PRETRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADC0PRETRGSEL : 1;    \/*!< [4] ADC0 Pretrigger Select *\/$/;"	m	struct:_hw_sim_sopt7::_hw_sim_sopt7_bitfields
ADC0TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADC0TRGSEL : 4;       \/*!< [3:0] ADC0 Trigger Select *\/$/;"	m	struct:_hw_sim_sopt7::_hw_sim_sopt7_bitfields
ADC0_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	410;"	d
ADC0_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	413;"	d
ADC0_CFG1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	435;"	d
ADC0_CFG2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	436;"	d
ADC0_CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	451;"	d
ADC0_CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	450;"	d
ADC0_CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	449;"	d
ADC0_CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	448;"	d
ADC0_CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	447;"	d
ADC0_CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	445;"	d
ADC0_CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	446;"	d
ADC0_CV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	439;"	d
ADC0_CV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	440;"	d
ADC0_IRQHandler	platform/drivers/src/adc16/fsl_adc16_irq.c	/^void ADC0_IRQHandler(void)$/;"	f
ADC0_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^ADC0_IRQHandler$/;"	l
ADC0_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  ADC0_IRQn                    = 15,               \/**< ADC0 interrupt *\/$/;"	e	enum:IRQn
ADC0_OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	443;"	d
ADC0_PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	444;"	d
ADC0_R	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	455;"	d
ADC0_RA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	437;"	d
ADC0_RB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	438;"	d
ADC0_SC1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	454;"	d
ADC0_SC1A	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	433;"	d
ADC0_SC1B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	434;"	d
ADC0_SC2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	441;"	d
ADC0_SC3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	442;"	d
ADC0b	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADC0b : 1;            \/*!< [27] ADC0 Clock Gate Control *\/$/;"	m	struct:_hw_sim_scgc6::_hw_sim_scgc6_bitfields
ADC16_CONV_DATA10_MASK	platform/drivers/src/adc16/fsl_adc16_driver.c	46;"	d	file:
ADC16_CONV_DATA12_MASK	platform/drivers/src/adc16/fsl_adc16_driver.c	44;"	d	file:
ADC16_CONV_DATA15_MASK	platform/drivers/src/adc16/fsl_adc16_driver.c	41;"	d	file:
ADC16_CONV_DATA16_MASK	platform/drivers/src/adc16/fsl_adc16_driver.c	40;"	d	file:
ADC16_CONV_DATA8_MASK	platform/drivers/src/adc16/fsl_adc16_driver.c	48;"	d	file:
ADC16_CONV_SIGN10_MASK	platform/drivers/src/adc16/fsl_adc16_driver.c	47;"	d	file:
ADC16_CONV_SIGN12_MASK	platform/drivers/src/adc16/fsl_adc16_driver.c	45;"	d	file:
ADC16_CONV_SIGN15_MASK	platform/drivers/src/adc16/fsl_adc16_driver.c	42;"	d	file:
ADC16_CONV_SIGN32_MASK	platform/drivers/src/adc16/fsl_adc16_driver.c	38;"	d	file:
ADC16_CONV_SIGN8_MASK	platform/drivers/src/adc16/fsl_adc16_driver.c	49;"	d	file:
ADC16_DRV_ConfigConvChn	platform/drivers/src/adc16/fsl_adc16_driver.c	/^adc16_status_t ADC16_DRV_ConfigConvChn(uint32_t instance,$/;"	f
ADC16_DRV_ConvRAWData	platform/drivers/src/adc16/fsl_adc16_driver.c	/^int32_t ADC16_DRV_ConvRAWData(uint16_t convValue, bool diffEnable, adc16_resolution_mode_t mode)$/;"	f
ADC16_DRV_Deinit	platform/drivers/src/adc16/fsl_adc16_driver.c	/^void ADC16_DRV_Deinit(uint32_t instance)$/;"	f
ADC16_DRV_DisableHwAverage	platform/drivers/src/adc16/fsl_adc16_driver.c	/^void ADC16_DRV_DisableHwAverage(uint32_t instance)$/;"	f
ADC16_DRV_DisableHwCmp	platform/drivers/src/adc16/fsl_adc16_driver.c	/^void ADC16_DRV_DisableHwCmp(uint32_t instance)$/;"	f
ADC16_DRV_DisableLongSample	platform/drivers/src/adc16/fsl_adc16_driver.c	/^void ADC16_DRV_DisableLongSample(uint32_t instance)$/;"	f
ADC16_DRV_DisablePGA	platform/drivers/src/adc16/fsl_adc16_driver.c	/^void ADC16_DRV_DisablePGA(uint32_t instance)$/;"	f
ADC16_DRV_EnableHwAverage	platform/drivers/src/adc16/fsl_adc16_driver.c	/^void ADC16_DRV_EnableHwAverage(uint32_t instance, adc16_hw_average_count_mode_t mode)$/;"	f
ADC16_DRV_EnableHwCmp	platform/drivers/src/adc16/fsl_adc16_driver.c	/^adc16_status_t ADC16_DRV_EnableHwCmp(uint32_t instance, adc16_hw_cmp_config_t *hwCmpConfigPtr)$/;"	f
ADC16_DRV_EnableLongSample	platform/drivers/src/adc16/fsl_adc16_driver.c	/^void ADC16_DRV_EnableLongSample(uint32_t instance, adc16_long_sample_cycle_mode_t mode)$/;"	f
ADC16_DRV_EnablePGA	platform/drivers/src/adc16/fsl_adc16_driver.c	/^adc16_status_t ADC16_DRV_EnablePGA(uint32_t instance, adc16_pga_config_t *pgaConfigPtr)$/;"	f
ADC16_DRV_GetAutoCalibrationParam	platform/drivers/src/adc16/fsl_adc16_driver.c	/^adc16_status_t ADC16_DRV_GetAutoCalibrationParam(uint32_t instance, adc16_calibration_param_t *paramPtr)$/;"	f
ADC16_DRV_GetChnFlag	platform/drivers/src/adc16/fsl_adc16_driver.c	/^bool ADC16_DRV_GetChnFlag(uint32_t instance, uint32_t chnGroup, adc16_flag_t flag)$/;"	f
ADC16_DRV_GetConvFlag	platform/drivers/src/adc16/fsl_adc16_driver.c	/^bool ADC16_DRV_GetConvFlag(uint32_t instance, adc16_flag_t flag)$/;"	f
ADC16_DRV_GetConvValueRAW	platform/drivers/src/adc16/fsl_adc16_driver.c	/^uint16_t ADC16_DRV_GetConvValueRAW(uint32_t instance, uint32_t chnGroup)$/;"	f
ADC16_DRV_Init	platform/drivers/src/adc16/fsl_adc16_driver.c	/^adc16_status_t ADC16_DRV_Init(uint32_t instance, adc16_user_config_t *userConfigPtr)$/;"	f
ADC16_DRV_PauseConv	platform/drivers/src/adc16/fsl_adc16_driver.c	/^void ADC16_DRV_PauseConv(uint32_t instance, uint32_t chnGroup)$/;"	f
ADC16_DRV_SetCalibrationParam	platform/drivers/src/adc16/fsl_adc16_driver.c	/^adc16_status_t ADC16_DRV_SetCalibrationParam(uint32_t instance, adc16_calibration_param_t *paramPtr)$/;"	f
ADC16_DRV_StructInitUserConfigDefault	platform/drivers/src/adc16/fsl_adc16_driver.c	/^adc16_status_t ADC16_DRV_StructInitUserConfigDefault(adc16_user_config_t *userConfigPtr)$/;"	f
ADC16_DRV_WaitConvDone	platform/drivers/src/adc16/fsl_adc16_driver.c	/^void ADC16_DRV_WaitConvDone(uint32_t instance, uint32_t chnGroup)$/;"	f
ADC16_HAL_ConfigChn	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_ConfigChn(uint32_t baseAddr, uint32_t chnGroup,$/;"	f
ADC16_HAL_GetAutoCalibrationActiveCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline bool ADC16_HAL_GetAutoCalibrationActiveCmd(uint32_t baseAddr)$/;"	f
ADC16_HAL_GetAutoCalibrationFailedCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline bool ADC16_HAL_GetAutoCalibrationFailedCmd(uint32_t baseAddr)$/;"	f
ADC16_HAL_GetAutoMinusSideGainValue	platform/hal/src/adc16/fsl_adc16_hal.c	/^uint16_t ADC16_HAL_GetAutoMinusSideGainValue(uint32_t baseAddr)$/;"	f
ADC16_HAL_GetAutoPlusSideGainValue	platform/hal/src/adc16/fsl_adc16_hal.c	/^uint16_t ADC16_HAL_GetAutoPlusSideGainValue(uint32_t baseAddr)$/;"	f
ADC16_HAL_GetChnConvCompletedCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline bool ADC16_HAL_GetChnConvCompletedCmd(uint32_t baseAddr, uint32_t chnGroup)$/;"	f
ADC16_HAL_GetChnConvValueRAW	platform/hal/inc/fsl_adc16_hal.h	/^static inline uint16_t ADC16_HAL_GetChnConvValueRAW(uint32_t baseAddr,$/;"	f
ADC16_HAL_GetChnDiffCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline bool ADC16_HAL_GetChnDiffCmd(uint32_t baseAddr, uint32_t chnGroup)$/;"	f
ADC16_HAL_GetChnMuxMode	platform/hal/inc/fsl_adc16_hal.h	/^static inline adc16_chn_mux_mode_t ADC16_HAL_GetChnMuxMode(uint32_t baseAddr)$/;"	f
ADC16_HAL_GetConvActiveCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline bool ADC16_HAL_GetConvActiveCmd(uint32_t baseAddr)$/;"	f
ADC16_HAL_GetOffsetValue	platform/hal/inc/fsl_adc16_hal.h	/^static inline uint16_t ADC16_HAL_GetOffsetValue(uint32_t baseAddr)$/;"	f
ADC16_HAL_GetResolutionMode	platform/hal/inc/fsl_adc16_hal.h	/^static inline adc16_resolution_mode_t ADC16_HAL_GetResolutionMode(uint32_t baseAddr)$/;"	f
ADC16_HAL_Init	platform/hal/src/adc16/fsl_adc16_hal.c	/^void ADC16_HAL_Init(uint32_t baseAddr)$/;"	f
ADC16_HAL_SetAsyncClkCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetAsyncClkCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetAutoCalibrationCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetAutoCalibrationCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetChnMuxMode	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetChnMuxMode(uint32_t baseAddr, adc16_chn_mux_mode_t mode)$/;"	f
ADC16_HAL_SetClkDividerMode	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetClkDividerMode(uint32_t baseAddr, adc16_clk_divider_mode_t mode)$/;"	f
ADC16_HAL_SetClkSrcMode	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetClkSrcMode(uint32_t baseAddr, adc16_clk_src_mode_t mode)$/;"	f
ADC16_HAL_SetContinuousConvCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetContinuousConvCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetDmaCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetDmaCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetHighSpeedCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetHighSpeedCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetHwAverageCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetHwAverageCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetHwAverageMode	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetHwAverageMode(uint32_t baseAddr, adc16_hw_average_count_mode_t mode)$/;"	f
ADC16_HAL_SetHwCmpCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetHwCmpCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetHwCmpGreaterCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetHwCmpGreaterCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetHwCmpMode	platform/hal/src/adc16/fsl_adc16_hal.c	/^void ADC16_HAL_SetHwCmpMode(uint32_t baseAddr, adc16_hw_cmp_range_mode_t mode)$/;"	f
ADC16_HAL_SetHwCmpRangeCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetHwCmpRangeCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetHwCmpValue1	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetHwCmpValue1(uint32_t baseAddr, uint16_t value)$/;"	f
ADC16_HAL_SetHwCmpValue2	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetHwCmpValue2(uint32_t baseAddr, uint16_t value)$/;"	f
ADC16_HAL_SetHwTriggerCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetHwTriggerCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetLongSampleCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetLongSampleCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetLongSampleCycleMode	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetLongSampleCycleMode(uint32_t baseAddr,$/;"	f
ADC16_HAL_SetLowPowerCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetLowPowerCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetMinusSideGainValue	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetMinusSideGainValue(uint32_t baseAddr, uint16_t value)$/;"	f
ADC16_HAL_SetOffsetValue	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetOffsetValue(uint32_t baseAddr, uint16_t value)$/;"	f
ADC16_HAL_SetPgaChoppingCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetPgaChoppingCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetPgaCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetPgaCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetPgaGainMode	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetPgaGainMode(uint32_t baseAddr, adc16_pga_gain_mode_t mode)$/;"	f
ADC16_HAL_SetPgaLowPowerCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetPgaLowPowerCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetPgaOffsetMeasurementCmd	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetPgaOffsetMeasurementCmd(uint32_t baseAddr, bool enable)$/;"	f
ADC16_HAL_SetPlusSideGainValue	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetPlusSideGainValue(uint32_t baseAddr, uint16_t value)$/;"	f
ADC16_HAL_SetRefVoltSrcMode	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetRefVoltSrcMode(uint32_t baseAddr, adc16_ref_volt_src_mode_t mode)$/;"	f
ADC16_HAL_SetResolutionMode	platform/hal/inc/fsl_adc16_hal.h	/^static inline void ADC16_HAL_SetResolutionMode(uint32_t baseAddr, adc16_resolution_mode_t mode)$/;"	f
ADC1_IRQHandler	platform/drivers/src/adc16/fsl_adc16_irq.c	/^void ADC1_IRQHandler(void)$/;"	f
ADC2_IRQHandler	platform/drivers/src/adc16/fsl_adc16_irq.c	/^void ADC2_IRQHandler(void)$/;"	f
ADC3_IRQHandler	platform/drivers/src/adc16/fsl_adc16_irq.c	/^void ADC3_IRQHandler(void)$/;"	f
ADCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADCH : 5;             \/*!< [4:0] Input channel select *\/$/;"	m	struct:_hw_adc_sc1n::_hw_adc_sc1n_bitfields
ADCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADCO : 1;             \/*!< [3] Continuous Conversion Enable *\/$/;"	m	struct:_hw_adc_sc3::_hw_adc_sc3_bitfields
ADC_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4743;"	d
ADC_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	415;"	d
ADC_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	417;"	d
ADC_CFG1_ADICLK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	307;"	d
ADC_CFG1_ADICLK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	305;"	d
ADC_CFG1_ADICLK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	306;"	d
ADC_CFG1_ADIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	315;"	d
ADC_CFG1_ADIV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	313;"	d
ADC_CFG1_ADIV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	314;"	d
ADC_CFG1_ADLPC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	316;"	d
ADC_CFG1_ADLPC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	317;"	d
ADC_CFG1_ADLSMP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	311;"	d
ADC_CFG1_ADLSMP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	312;"	d
ADC_CFG1_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	310;"	d
ADC_CFG1_MODE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	308;"	d
ADC_CFG1_MODE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	309;"	d
ADC_CFG1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	265;"	d
ADC_CFG2_ADACKEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	324;"	d
ADC_CFG2_ADACKEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	325;"	d
ADC_CFG2_ADHSC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	322;"	d
ADC_CFG2_ADHSC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	323;"	d
ADC_CFG2_ADLSTS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	321;"	d
ADC_CFG2_ADLSTS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	319;"	d
ADC_CFG2_ADLSTS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	320;"	d
ADC_CFG2_MUXSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	326;"	d
ADC_CFG2_MUXSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	327;"	d
ADC_CFG2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	266;"	d
ADC_CLP0_CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	401;"	d
ADC_CLP0_CLP0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	399;"	d
ADC_CLP0_CLP0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	400;"	d
ADC_CLP0_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	280;"	d
ADC_CLP1_CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	397;"	d
ADC_CLP1_CLP1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	395;"	d
ADC_CLP1_CLP1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	396;"	d
ADC_CLP1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	279;"	d
ADC_CLP2_CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	393;"	d
ADC_CLP2_CLP2_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	391;"	d
ADC_CLP2_CLP2_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	392;"	d
ADC_CLP2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	278;"	d
ADC_CLP3_CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	389;"	d
ADC_CLP3_CLP3_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	387;"	d
ADC_CLP3_CLP3_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	388;"	d
ADC_CLP3_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	277;"	d
ADC_CLP4_CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	385;"	d
ADC_CLP4_CLP4_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	383;"	d
ADC_CLP4_CLP4_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	384;"	d
ADC_CLP4_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	276;"	d
ADC_CLPD_CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	377;"	d
ADC_CLPD_CLPD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	375;"	d
ADC_CLPD_CLPD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	376;"	d
ADC_CLPD_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	274;"	d
ADC_CLPS_CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	381;"	d
ADC_CLPS_CLPS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	379;"	d
ADC_CLPS_CLPS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	380;"	d
ADC_CLPS_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	275;"	d
ADC_CV1_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	335;"	d
ADC_CV1_CV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	333;"	d
ADC_CV1_CV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	334;"	d
ADC_CV1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	268;"	d
ADC_CV2_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	339;"	d
ADC_CV2_CV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	337;"	d
ADC_CV2_CV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	338;"	d
ADC_CV2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	269;"	d
ADC_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	419;"	d
ADC_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} ADC_Type, *ADC_MemMapPtr;$/;"	t	typeref:struct:__anon75
ADC_OFS_OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	369;"	d
ADC_OFS_OFS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	367;"	d
ADC_OFS_OFS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	368;"	d
ADC_OFS_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	272;"	d
ADC_PG_PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	373;"	d
ADC_PG_PG_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	371;"	d
ADC_PG_PG_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	372;"	d
ADC_PG_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	273;"	d
ADC_R_D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	331;"	d
ADC_R_D_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	329;"	d
ADC_R_D_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	330;"	d
ADC_R_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	267;"	d
ADC_SC1_ADCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	299;"	d
ADC_SC1_ADCH_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	297;"	d
ADC_SC1_ADCH_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	298;"	d
ADC_SC1_AIEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	300;"	d
ADC_SC1_AIEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	301;"	d
ADC_SC1_COCO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	302;"	d
ADC_SC1_COCO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	303;"	d
ADC_SC1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	264;"	d
ADC_SC2_ACFE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	348;"	d
ADC_SC2_ACFE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	349;"	d
ADC_SC2_ACFGT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	346;"	d
ADC_SC2_ACFGT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	347;"	d
ADC_SC2_ACREN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	344;"	d
ADC_SC2_ACREN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	345;"	d
ADC_SC2_ADACT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	352;"	d
ADC_SC2_ADACT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	353;"	d
ADC_SC2_ADTRG_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	350;"	d
ADC_SC2_ADTRG_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	351;"	d
ADC_SC2_REFSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	343;"	d
ADC_SC2_REFSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	341;"	d
ADC_SC2_REFSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	342;"	d
ADC_SC2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	270;"	d
ADC_SC3_ADCO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	360;"	d
ADC_SC3_ADCO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	361;"	d
ADC_SC3_AVGE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	358;"	d
ADC_SC3_AVGE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	359;"	d
ADC_SC3_AVGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	357;"	d
ADC_SC3_AVGS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	355;"	d
ADC_SC3_AVGS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	356;"	d
ADC_SC3_CALF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	362;"	d
ADC_SC3_CALF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	363;"	d
ADC_SC3_CAL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	364;"	d
ADC_SC3_CAL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	365;"	d
ADC_SC3_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	271;"	d
ADC_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} ADC_Type, *ADC_MemMapPtr;$/;"	t	typeref:struct:__anon75
ADEXT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t ADEXT : 1;             \/*!< [6] Address Extension *\/$/;"	m	struct:_hw_i2c_c2::_hw_i2c_c2_bitfields
ADHSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADHSC : 1;            \/*!< [2] High-Speed Configuration *\/$/;"	m	struct:_hw_adc_cfg2::_hw_adc_cfg2_bitfields
ADICLK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADICLK : 2;           \/*!< [1:0] Input Clock Select *\/$/;"	m	struct:_hw_adc_cfg1::_hw_adc_cfg1_bitfields
ADIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADIV : 2;             \/*!< [6:5] Clock Divide Select *\/$/;"	m	struct:_hw_adc_cfg1::_hw_adc_cfg1_bitfields
ADLPC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADLPC : 1;            \/*!< [7] Low-Power Configuration *\/$/;"	m	struct:_hw_adc_cfg1::_hw_adc_cfg1_bitfields
ADLSMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADLSMP : 1;           \/*!< [4] Sample Time Configuration *\/$/;"	m	struct:_hw_adc_cfg1::_hw_adc_cfg1_bitfields
ADLSTS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADLSTS : 2;           \/*!< [1:0] Long Sample Time Select *\/$/;"	m	struct:_hw_adc_cfg2::_hw_adc_cfg2_bitfields
ADR	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon113
ADTRG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ADTRG : 1;            \/*!< [6] Conversion Trigger Select *\/$/;"	m	struct:_hw_adc_sc2::_hw_adc_sc2_bitfields
AFSR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon113
AIEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t AIEN : 1;             \/*!< [6] Interrupt Enable *\/$/;"	m	struct:_hw_adc_sc1n::_hw_adc_sc1n_bitfields
AIRCR	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon72
AIRCR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon113
ALERTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t ALERTEN : 1;           \/*!< [6] SMBus Alert Response Address Enable *\/$/;"	m	struct:_hw_i2c_smb::_hw_i2c_smb_bitfields
ALIGN4	platform/CMSIS/Include/arm_math.h	345;"	d
ALIGN4	platform/CMSIS/Include/arm_math.h	348;"	d
ALIGN4	platform/CMSIS/Include/arm_math.h	350;"	d
AMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint16_t AMC : 8;              \/*!< [7:0] Each bit in the AMC field indicates$/;"	m	struct:_hw_mcm_plamc::_hw_mcm_plamc_bitfields
APSR_Type	platform/CMSIS/Include/core_cm0plus.h	/^} APSR_Type;$/;"	t	typeref:union:__anon63
APSR_Type	platform/CMSIS/Include/core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon104
ARBL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t ARBL : 1;              \/*!< [4] Arbitration Lost *\/$/;"	m	struct:_hw_i2c_s::_hw_i2c_s_bitfields
ARMBITREVINDEXTABLE1024_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	96;"	d
ARMBITREVINDEXTABLE2048_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	97;"	d
ARMBITREVINDEXTABLE4096_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	98;"	d
ARMBITREVINDEXTABLE_128_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	93;"	d
ARMBITREVINDEXTABLE_256_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	94;"	d
ARMBITREVINDEXTABLE_512_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	95;"	d
ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	117;"	d
ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	118;"	d
ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	119;"	d
ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	114;"	d
ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	115;"	d
ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	116;"	d
ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	111;"	d
ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	112;"	d
ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	113;"	d
ARMBITREVINDEXTABLE__16_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	90;"	d
ARMBITREVINDEXTABLE__32_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	91;"	d
ARMBITREVINDEXTABLE__64_TABLE_LENGTH	platform/CMSIS/Include/arm_common_tables.h	92;"	d
ARM_CORTEX_M	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	56;"	d
ARM_MATH_ARGUMENT_ERROR	platform/CMSIS/Include/arm_math.h	/^    ARM_MATH_ARGUMENT_ERROR = -1,        \/**< One or more arguments are incorrect *\/$/;"	e	enum:__anon1
ARM_MATH_CM0_FAMILY	platform/CMSIS/Include/arm_math.h	294;"	d
ARM_MATH_CM0_FAMILY	platform/CMSIS/Include/arm_math.h	297;"	d
ARM_MATH_LENGTH_ERROR	platform/CMSIS/Include/arm_math.h	/^    ARM_MATH_LENGTH_ERROR = -2,          \/**< Length of data buffer is incorrect *\/$/;"	e	enum:__anon1
ARM_MATH_NANINF	platform/CMSIS/Include/arm_math.h	/^    ARM_MATH_NANINF = -4,                \/**< Not-a-number (NaN) or infinity is generated *\/$/;"	e	enum:__anon1
ARM_MATH_SINGULAR	platform/CMSIS/Include/arm_math.h	/^    ARM_MATH_SINGULAR = -5,              \/**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. *\/$/;"	e	enum:__anon1
ARM_MATH_SIZE_MISMATCH	platform/CMSIS/Include/arm_math.h	/^    ARM_MATH_SIZE_MISMATCH = -3,         \/**< Size of matrices is not compatible with the operation. *\/$/;"	e	enum:__anon1
ARM_MATH_SUCCESS	platform/CMSIS/Include/arm_math.h	/^    ARM_MATH_SUCCESS = 0,                \/**< No error *\/$/;"	e	enum:__anon1
ARM_MATH_TEST_FAILURE	platform/CMSIS/Include/arm_math.h	/^    ARM_MATH_TEST_FAILURE = -6           \/**< Test Failed  *\/$/;"	e	enum:__anon1
ARRAY_SIZE	platform/utilities/inc/fsl_misc_utilities.h	49;"	d
ASC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint16_t ASC : 8;              \/*!< [7:0] Each bit in the ASC field indicates$/;"	m	struct:_hw_mcm_plasc::_hw_mcm_plasc_bitfields
ASSERT	platform/utilities/inc/fsl_misc_utilities.h	63;"	d
ATTR	platform/hal/inc/fsl_edma_hal.h	/^    uint16_t ATTR;$/;"	m	struct:EDMASoftwareTcd
AUDIO_BUFFER_BLOCK	platform/composite/inc/fsl_soundcard.h	60;"	d
AUDIO_BUFFER_BLOCK_SIZE	platform/composite/inc/fsl_soundcard.h	59;"	d
AUDIO_BUFFER_SIZE	platform/composite/inc/fsl_soundcard.h	61;"	d
AUDIO_CODEC	platform/composite/inc/fsl_soundcard.h	56;"	d
AUDIO_CODEC_SGTL5000	platform/composite/inc/fsl_soundcard.h	57;"	d
AUDIO_CONTROLLER	platform/composite/inc/fsl_soundcard.h	52;"	d
AUDIO_CONTROLLER_NUM	platform/composite/inc/fsl_soundcard.h	54;"	d
AUDIO_CONTROLLER_SAI	platform/composite/inc/fsl_soundcard.h	53;"	d
AUDIO_FIFO_LEN	platform/composite/inc/fsl_soundcard.h	72;"	d
AUDIO_RX	platform/composite/inc/fsl_soundcard.h	64;"	d
AUDIO_TX	platform/composite/inc/fsl_soundcard.h	63;"	d
AUTHSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t AUTHSTAT;                          \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:__anon86
AUTHSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_authstat_t AUTHSTAT;        \/*!< [0xFB8] Authentication Status Register *\/$/;"	m	struct:_hw_mtb
AUTOHALT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t AUTOHALT : 1;         \/*!< [1]  *\/$/;"	m	struct:_hw_mtb_flow::_hw_mtb_flow_bitfields
AUTOSTOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t AUTOSTOP : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_mtb_flow::_hw_mtb_flow_bitfields
AVGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t AVGE : 1;             \/*!< [2] Hardware Average Enable *\/$/;"	m	struct:_hw_adc_sc3::_hw_adc_sc3_bitfields
AVGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t AVGS : 2;             \/*!< [1:0] Hardware Average Select *\/$/;"	m	struct:_hw_adc_sc3::_hw_adc_sc3_bitfields
AVLLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t AVLLS : 1;             \/*!< [1] Allow Very-Low-Leakage Stop Mode *\/$/;"	m	struct:_hw_smc_pmprot::_hw_smc_pmprot_bitfields
AVLP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t AVLP : 1;              \/*!< [5] Allow Very-Low-Power Modes *\/$/;"	m	struct:_hw_smc_pmprot::_hw_smc_pmprot_bitfields
Adc16CalibrationParam	platform/drivers/inc/fsl_adc16_driver.h	/^typedef struct Adc16CalibrationParam$/;"	s
Adc16ChnConfig	platform/drivers/inc/fsl_adc16_driver.h	/^typedef struct Adc16ChnConfig$/;"	s
Adc16HwCmpConfig	platform/drivers/inc/fsl_adc16_driver.h	/^typedef struct Adc16HwCmpConfig$/;"	s
Adc16PgaConfig	platform/drivers/inc/fsl_adc16_driver.h	/^typedef struct Adc16PgaConfig$/;"	s
Adc16UserConfig	platform/drivers/inc/fsl_adc16_driver.h	/^typedef struct Adc16UserConfig$/;"	s
AudioCodec	platform/composite/inc/fsl_soundcard.h	/^typedef struct AudioCodec$/;"	s
AudioCodecOperation	platform/composite/inc/fsl_soundcard.h	/^typedef struct AudioCodecOperation$/;"	s
AudioController	platform/composite/inc/fsl_soundcard.h	/^typedef struct AudioController$/;"	s
AudioControllerOperation	platform/composite/inc/fsl_soundcard.h	/^typedef struct AudioControllerOperation$/;"	s
Audio_Buffer	platform/composite/inc/fsl_soundcard.h	/^typedef struct Audio_Buffer{$/;"	s
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_cfg1	typeref:struct:_hw_adc_cfg1::_hw_adc_cfg1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_cfg2	typeref:struct:_hw_adc_cfg2::_hw_adc_cfg2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_clp0	typeref:struct:_hw_adc_clp0::_hw_adc_clp0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_clp1	typeref:struct:_hw_adc_clp1::_hw_adc_clp1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_clp2	typeref:struct:_hw_adc_clp2::_hw_adc_clp2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_clp3	typeref:struct:_hw_adc_clp3::_hw_adc_clp3_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_clp4	typeref:struct:_hw_adc_clp4::_hw_adc_clp4_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_clpd	typeref:struct:_hw_adc_clpd::_hw_adc_clpd_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_clps	typeref:struct:_hw_adc_clps::_hw_adc_clps_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_cv1	typeref:struct:_hw_adc_cv1::_hw_adc_cv1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_cv2	typeref:struct:_hw_adc_cv2::_hw_adc_cv2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_ofs	typeref:struct:_hw_adc_ofs::_hw_adc_ofs_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_pg	typeref:struct:_hw_adc_pg::_hw_adc_pg_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_rn	typeref:struct:_hw_adc_rn::_hw_adc_rn_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_sc1n	typeref:struct:_hw_adc_sc1n::_hw_adc_sc1n_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_sc2	typeref:struct:_hw_adc_sc2::_hw_adc_sc2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_adc_sc3	typeref:struct:_hw_adc_sc3::_hw_adc_sc3_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_cmp_cr0	typeref:struct:_hw_cmp_cr0::_hw_cmp_cr0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_cmp_cr1	typeref:struct:_hw_cmp_cr1::_hw_cmp_cr1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_cmp_daccr	typeref:struct:_hw_cmp_daccr::_hw_cmp_daccr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_cmp_fpr	typeref:struct:_hw_cmp_fpr::_hw_cmp_fpr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_cmp_muxcr	typeref:struct:_hw_cmp_muxcr::_hw_cmp_muxcr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_cmp_scr	typeref:struct:_hw_cmp_scr::_hw_cmp_scr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_fgpio_pcor	typeref:struct:_hw_fgpio_pcor::_hw_fgpio_pcor_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_fgpio_pddr	typeref:struct:_hw_fgpio_pddr::_hw_fgpio_pddr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_fgpio_pdir	typeref:struct:_hw_fgpio_pdir::_hw_fgpio_pdir_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_fgpio_pdor	typeref:struct:_hw_fgpio_pdor::_hw_fgpio_pdor_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_fgpio_psor	typeref:struct:_hw_fgpio_psor::_hw_fgpio_psor_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_fgpio_ptor	typeref:struct:_hw_fgpio_ptor::_hw_fgpio_ptor_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccob0	typeref:struct:_hw_ftfa_fccob0::_hw_ftfa_fccob0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccob1	typeref:struct:_hw_ftfa_fccob1::_hw_ftfa_fccob1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccob2	typeref:struct:_hw_ftfa_fccob2::_hw_ftfa_fccob2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccob3	typeref:struct:_hw_ftfa_fccob3::_hw_ftfa_fccob3_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccob4	typeref:struct:_hw_ftfa_fccob4::_hw_ftfa_fccob4_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccob5	typeref:struct:_hw_ftfa_fccob5::_hw_ftfa_fccob5_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccob6	typeref:struct:_hw_ftfa_fccob6::_hw_ftfa_fccob6_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccob7	typeref:struct:_hw_ftfa_fccob7::_hw_ftfa_fccob7_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccob8	typeref:struct:_hw_ftfa_fccob8::_hw_ftfa_fccob8_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccob9	typeref:struct:_hw_ftfa_fccob9::_hw_ftfa_fccob9_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccoba	typeref:struct:_hw_ftfa_fccoba::_hw_ftfa_fccoba_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fccobb	typeref:struct:_hw_ftfa_fccobb::_hw_ftfa_fccobb_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fcnfg	typeref:struct:_hw_ftfa_fcnfg::_hw_ftfa_fcnfg_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fopt	typeref:struct:_hw_ftfa_fopt::_hw_ftfa_fopt_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fprot0	typeref:struct:_hw_ftfa_fprot0::_hw_ftfa_fprot0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fprot1	typeref:struct:_hw_ftfa_fprot1::_hw_ftfa_fprot1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fprot2	typeref:struct:_hw_ftfa_fprot2::_hw_ftfa_fprot2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fprot3	typeref:struct:_hw_ftfa_fprot3::_hw_ftfa_fprot3_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fsec	typeref:struct:_hw_ftfa_fsec::_hw_ftfa_fsec_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_ftfa_fstat	typeref:struct:_hw_ftfa_fstat::_hw_ftfa_fstat_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_gpio_pcor	typeref:struct:_hw_gpio_pcor::_hw_gpio_pcor_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_gpio_pddr	typeref:struct:_hw_gpio_pddr::_hw_gpio_pddr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_gpio_pdir	typeref:struct:_hw_gpio_pdir::_hw_gpio_pdir_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_gpio_pdor	typeref:struct:_hw_gpio_pdor::_hw_gpio_pdor_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_gpio_psor	typeref:struct:_hw_gpio_psor::_hw_gpio_psor_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_gpio_ptor	typeref:struct:_hw_gpio_ptor::_hw_gpio_ptor_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_a1	typeref:struct:_hw_i2c_a1::_hw_i2c_a1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_a2	typeref:struct:_hw_i2c_a2::_hw_i2c_a2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_c1	typeref:struct:_hw_i2c_c1::_hw_i2c_c1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_c2	typeref:struct:_hw_i2c_c2::_hw_i2c_c2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_d	typeref:struct:_hw_i2c_d::_hw_i2c_d_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_f	typeref:struct:_hw_i2c_f::_hw_i2c_f_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_flt	typeref:struct:_hw_i2c_flt::_hw_i2c_flt_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_ra	typeref:struct:_hw_i2c_ra::_hw_i2c_ra_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_s	typeref:struct:_hw_i2c_s::_hw_i2c_s_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_s2	typeref:struct:_hw_i2c_s2::_hw_i2c_s2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_slth	typeref:struct:_hw_i2c_slth::_hw_i2c_slth_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_sltl	typeref:struct:_hw_i2c_sltl::_hw_i2c_sltl_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_i2c_smb	typeref:struct:_hw_i2c_smb::_hw_i2c_smb_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_llwu_f1	typeref:struct:_hw_llwu_f1::_hw_llwu_f1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_llwu_f3	typeref:struct:_hw_llwu_f3::_hw_llwu_f3_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_llwu_filt1	typeref:struct:_hw_llwu_filt1::_hw_llwu_filt1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_llwu_filt2	typeref:struct:_hw_llwu_filt2::_hw_llwu_filt2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_llwu_me	typeref:struct:_hw_llwu_me::_hw_llwu_me_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_llwu_pe1	typeref:struct:_hw_llwu_pe1::_hw_llwu_pe1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_llwu_pe2	typeref:struct:_hw_llwu_pe2::_hw_llwu_pe2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_lptmr_cmr	typeref:struct:_hw_lptmr_cmr::_hw_lptmr_cmr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_lptmr_cnr	typeref:struct:_hw_lptmr_cnr::_hw_lptmr_cnr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_lptmr_csr	typeref:struct:_hw_lptmr_csr::_hw_lptmr_csr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_lptmr_psr	typeref:struct:_hw_lptmr_psr::_hw_lptmr_psr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_lpuart_baud	typeref:struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_lpuart_ctrl	typeref:struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_lpuart_data	typeref:struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_lpuart_match	typeref:struct:_hw_lpuart_match::_hw_lpuart_match_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_lpuart_stat	typeref:struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mcg_c1	typeref:struct:_hw_mcg_c1::_hw_mcg_c1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mcg_c2	typeref:struct:_hw_mcg_c2::_hw_mcg_c2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mcg_mc	typeref:struct:_hw_mcg_mc::_hw_mcg_mc_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mcg_s	typeref:struct:_hw_mcg_s::_hw_mcg_s_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mcg_sc	typeref:struct:_hw_mcg_sc::_hw_mcg_sc_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mcm_cpo	typeref:struct:_hw_mcm_cpo::_hw_mcm_cpo_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mcm_placr	typeref:struct:_hw_mcm_placr::_hw_mcm_placr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mcm_plamc	typeref:struct:_hw_mcm_plamc::_hw_mcm_plamc_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mcm_plasc	typeref:struct:_hw_mcm_plasc::_hw_mcm_plasc_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_authstat	typeref:struct:_hw_mtb_authstat::_hw_mtb_authstat_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_base	typeref:struct:_hw_mtb_base::_hw_mtb_base_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_compidn	typeref:struct:_hw_mtb_compidn::_hw_mtb_compidn_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_devicearch	typeref:struct:_hw_mtb_devicearch::_hw_mtb_devicearch_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_devicecfg	typeref:struct:_hw_mtb_devicecfg::_hw_mtb_devicecfg_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_devicetypid	typeref:struct:_hw_mtb_devicetypid::_hw_mtb_devicetypid_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_flow	typeref:struct:_hw_mtb_flow::_hw_mtb_flow_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_lockaccess	typeref:struct:_hw_mtb_lockaccess::_hw_mtb_lockaccess_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_lockstat	typeref:struct:_hw_mtb_lockstat::_hw_mtb_lockstat_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_master	typeref:struct:_hw_mtb_master::_hw_mtb_master_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_modectrl	typeref:struct:_hw_mtb_modectrl::_hw_mtb_modectrl_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_periphid0	typeref:struct:_hw_mtb_periphid0::_hw_mtb_periphid0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_periphid1	typeref:struct:_hw_mtb_periphid1::_hw_mtb_periphid1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_periphid2	typeref:struct:_hw_mtb_periphid2::_hw_mtb_periphid2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_periphid3	typeref:struct:_hw_mtb_periphid3::_hw_mtb_periphid3_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_periphid4	typeref:struct:_hw_mtb_periphid4::_hw_mtb_periphid4_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_periphid5	typeref:struct:_hw_mtb_periphid5::_hw_mtb_periphid5_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_periphid6	typeref:struct:_hw_mtb_periphid6::_hw_mtb_periphid6_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_periphid7	typeref:struct:_hw_mtb_periphid7::_hw_mtb_periphid7_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_position	typeref:struct:_hw_mtb_position::_hw_mtb_position_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_tagclear	typeref:struct:_hw_mtb_tagclear::_hw_mtb_tagclear_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtb_tagset	typeref:struct:_hw_mtb_tagset::_hw_mtb_tagset_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_comp0	typeref:struct:_hw_mtbdwt_comp0::_hw_mtbdwt_comp0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_comp1	typeref:struct:_hw_mtbdwt_comp1::_hw_mtbdwt_comp1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_compidn	typeref:struct:_hw_mtbdwt_compidn::_hw_mtbdwt_compidn_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_ctrl	typeref:struct:_hw_mtbdwt_ctrl::_hw_mtbdwt_ctrl_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_devicecfg	typeref:struct:_hw_mtbdwt_devicecfg::_hw_mtbdwt_devicecfg_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_devicetypid	typeref:struct:_hw_mtbdwt_devicetypid::_hw_mtbdwt_devicetypid_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_fct0	typeref:struct:_hw_mtbdwt_fct0::_hw_mtbdwt_fct0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_fct1	typeref:struct:_hw_mtbdwt_fct1::_hw_mtbdwt_fct1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_mask0	typeref:struct:_hw_mtbdwt_mask0::_hw_mtbdwt_mask0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_mask1	typeref:struct:_hw_mtbdwt_mask1::_hw_mtbdwt_mask1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_periphid0	typeref:struct:_hw_mtbdwt_periphid0::_hw_mtbdwt_periphid0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_periphid1	typeref:struct:_hw_mtbdwt_periphid1::_hw_mtbdwt_periphid1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_periphid2	typeref:struct:_hw_mtbdwt_periphid2::_hw_mtbdwt_periphid2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_periphid3	typeref:struct:_hw_mtbdwt_periphid3::_hw_mtbdwt_periphid3_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_periphid4	typeref:struct:_hw_mtbdwt_periphid4::_hw_mtbdwt_periphid4_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_periphid5	typeref:struct:_hw_mtbdwt_periphid5::_hw_mtbdwt_periphid5_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_periphid6	typeref:struct:_hw_mtbdwt_periphid6::_hw_mtbdwt_periphid6_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_periphid7	typeref:struct:_hw_mtbdwt_periphid7::_hw_mtbdwt_periphid7_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_mtbdwt_tbctrl	typeref:struct:_hw_mtbdwt_tbctrl::_hw_mtbdwt_tbctrl_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_backkey0	typeref:struct:_hw_nv_backkey0::_hw_nv_backkey0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_backkey1	typeref:struct:_hw_nv_backkey1::_hw_nv_backkey1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_backkey2	typeref:struct:_hw_nv_backkey2::_hw_nv_backkey2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_backkey3	typeref:struct:_hw_nv_backkey3::_hw_nv_backkey3_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_backkey4	typeref:struct:_hw_nv_backkey4::_hw_nv_backkey4_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_backkey5	typeref:struct:_hw_nv_backkey5::_hw_nv_backkey5_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_backkey6	typeref:struct:_hw_nv_backkey6::_hw_nv_backkey6_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_backkey7	typeref:struct:_hw_nv_backkey7::_hw_nv_backkey7_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_fopt	typeref:struct:_hw_nv_fopt::_hw_nv_fopt_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_fprot0	typeref:struct:_hw_nv_fprot0::_hw_nv_fprot0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_fprot1	typeref:struct:_hw_nv_fprot1::_hw_nv_fprot1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_fprot2	typeref:struct:_hw_nv_fprot2::_hw_nv_fprot2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_fprot3	typeref:struct:_hw_nv_fprot3::_hw_nv_fprot3_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_nv_fsec	typeref:struct:_hw_nv_fsec::_hw_nv_fsec_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_osc_cr	typeref:struct:_hw_osc_cr::_hw_osc_cr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_pmc_lvdsc1	typeref:struct:_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_pmc_lvdsc2	typeref:struct:_hw_pmc_lvdsc2::_hw_pmc_lvdsc2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_pmc_regsc	typeref:struct:_hw_pmc_regsc::_hw_pmc_regsc_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_port_gpchr	typeref:struct:_hw_port_gpchr::_hw_port_gpchr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_port_gpclr	typeref:struct:_hw_port_gpclr::_hw_port_gpclr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_port_isfr	typeref:struct:_hw_port_isfr::_hw_port_isfr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_port_pcrn	typeref:struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rcm_fm	typeref:struct:_hw_rcm_fm::_hw_rcm_fm_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rcm_mr	typeref:struct:_hw_rcm_mr::_hw_rcm_mr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rcm_rpfc	typeref:struct:_hw_rcm_rpfc::_hw_rcm_rpfc_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rcm_rpfw	typeref:struct:_hw_rcm_rpfw::_hw_rcm_rpfw_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rcm_srs0	typeref:struct:_hw_rcm_srs0::_hw_rcm_srs0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rcm_srs1	typeref:struct:_hw_rcm_srs1::_hw_rcm_srs1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rcm_ssrs0	typeref:struct:_hw_rcm_ssrs0::_hw_rcm_ssrs0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rcm_ssrs1	typeref:struct:_hw_rcm_ssrs1::_hw_rcm_ssrs1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rfsys_regn	typeref:struct:_hw_rfsys_regn::_hw_rfsys_regn_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_compidn	typeref:struct:_hw_rom_compidn::_hw_rom_compidn_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_entryn	typeref:struct:_hw_rom_entryn::_hw_rom_entryn_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_periphid0	typeref:struct:_hw_rom_periphid0::_hw_rom_periphid0_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_periphid1	typeref:struct:_hw_rom_periphid1::_hw_rom_periphid1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_periphid2	typeref:struct:_hw_rom_periphid2::_hw_rom_periphid2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_periphid3	typeref:struct:_hw_rom_periphid3::_hw_rom_periphid3_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_periphid4	typeref:struct:_hw_rom_periphid4::_hw_rom_periphid4_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_periphid5	typeref:struct:_hw_rom_periphid5::_hw_rom_periphid5_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_periphid6	typeref:struct:_hw_rom_periphid6::_hw_rom_periphid6_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_periphid7	typeref:struct:_hw_rom_periphid7::_hw_rom_periphid7_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_sysaccess	typeref:struct:_hw_rom_sysaccess::_hw_rom_sysaccess_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rom_tablemark	typeref:struct:_hw_rom_tablemark::_hw_rom_tablemark_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rtc_cr	typeref:struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rtc_ier	typeref:struct:_hw_rtc_ier::_hw_rtc_ier_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rtc_lr	typeref:struct:_hw_rtc_lr::_hw_rtc_lr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rtc_sr	typeref:struct:_hw_rtc_sr::_hw_rtc_sr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rtc_tar	typeref:struct:_hw_rtc_tar::_hw_rtc_tar_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rtc_tcr	typeref:struct:_hw_rtc_tcr::_hw_rtc_tcr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rtc_tpr	typeref:struct:_hw_rtc_tpr::_hw_rtc_tpr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_rtc_tsr	typeref:struct:_hw_rtc_tsr::_hw_rtc_tsr_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_clkdiv1	typeref:struct:_hw_sim_clkdiv1::_hw_sim_clkdiv1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_copc	typeref:struct:_hw_sim_copc::_hw_sim_copc_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_fcfg1	typeref:struct:_hw_sim_fcfg1::_hw_sim_fcfg1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_fcfg2	typeref:struct:_hw_sim_fcfg2::_hw_sim_fcfg2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_scgc4	typeref:struct:_hw_sim_scgc4::_hw_sim_scgc4_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_scgc5	typeref:struct:_hw_sim_scgc5::_hw_sim_scgc5_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_scgc6	typeref:struct:_hw_sim_scgc6::_hw_sim_scgc6_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_sdid	typeref:struct:_hw_sim_sdid::_hw_sim_sdid_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_sopt1	typeref:struct:_hw_sim_sopt1::_hw_sim_sopt1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_sopt2	typeref:struct:_hw_sim_sopt2::_hw_sim_sopt2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_sopt4	typeref:struct:_hw_sim_sopt4::_hw_sim_sopt4_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_sopt5	typeref:struct:_hw_sim_sopt5::_hw_sim_sopt5_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_sopt7	typeref:struct:_hw_sim_sopt7::_hw_sim_sopt7_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_srvcop	typeref:struct:_hw_sim_srvcop::_hw_sim_srvcop_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_uidl	typeref:struct:_hw_sim_uidl::_hw_sim_uidl_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_uidmh	typeref:struct:_hw_sim_uidmh::_hw_sim_uidmh_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_sim_uidml	typeref:struct:_hw_sim_uidml::_hw_sim_uidml_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_smc_pmctrl	typeref:struct:_hw_smc_pmctrl::_hw_smc_pmctrl_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_smc_pmprot	typeref:struct:_hw_smc_pmprot::_hw_smc_pmprot_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_smc_pmstat	typeref:struct:_hw_smc_pmstat::_hw_smc_pmstat_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_smc_stopctrl	typeref:struct:_hw_smc_stopctrl::_hw_smc_stopctrl_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_spi_br	typeref:struct:_hw_spi_br::_hw_spi_br_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_spi_c1	typeref:struct:_hw_spi_c1::_hw_spi_c1_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_spi_c2	typeref:struct:_hw_spi_c2::_hw_spi_c2_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_spi_d	typeref:struct:_hw_spi_d::_hw_spi_d_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_spi_m	typeref:struct:_hw_spi_m::_hw_spi_m_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_spi_s	typeref:struct:_hw_spi_s::_hw_spi_s_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_tpm_cnsc	typeref:struct:_hw_tpm_cnsc::_hw_tpm_cnsc_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_tpm_cnt	typeref:struct:_hw_tpm_cnt::_hw_tpm_cnt_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_tpm_cnv	typeref:struct:_hw_tpm_cnv::_hw_tpm_cnv_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_tpm_conf	typeref:struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_tpm_mod	typeref:struct:_hw_tpm_mod::_hw_tpm_mod_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_tpm_sc	typeref:struct:_hw_tpm_sc::_hw_tpm_sc_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_tpm_status	typeref:struct:_hw_tpm_status::_hw_tpm_status_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_vref_sc	typeref:struct:_hw_vref_sc::_hw_vref_sc_bitfields
B	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } B;$/;"	m	union:_hw_vref_trm	typeref:struct:_hw_vref_trm::_hw_vref_trm_bitfields
B	platform/hal/inc/fsl_edma_hal.h	/^    uint32_t B;$/;"	m	union:EDMAErrorStatusAll
BACKKEY0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t BACKKEY0;                           \/**< Backdoor Comparison Key 0., offset: 0x3 *\/$/;"	m	struct:__anon89
BACKKEY0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_backkey0_t BACKKEY0;         \/*!< [0x3] Backdoor Comparison Key 0. *\/$/;"	m	struct:_hw_nv
BACKKEY1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t BACKKEY1;                           \/**< Backdoor Comparison Key 1., offset: 0x2 *\/$/;"	m	struct:__anon89
BACKKEY1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_backkey1_t BACKKEY1;         \/*!< [0x2] Backdoor Comparison Key 1. *\/$/;"	m	struct:_hw_nv
BACKKEY2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t BACKKEY2;                           \/**< Backdoor Comparison Key 2., offset: 0x1 *\/$/;"	m	struct:__anon89
BACKKEY2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_backkey2_t BACKKEY2;         \/*!< [0x1] Backdoor Comparison Key 2. *\/$/;"	m	struct:_hw_nv
BACKKEY3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t BACKKEY3;                           \/**< Backdoor Comparison Key 3., offset: 0x0 *\/$/;"	m	struct:__anon89
BACKKEY3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_backkey3_t BACKKEY3;         \/*!< [0x0] Backdoor Comparison Key 3. *\/$/;"	m	struct:_hw_nv
BACKKEY4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t BACKKEY4;                           \/**< Backdoor Comparison Key 4., offset: 0x7 *\/$/;"	m	struct:__anon89
BACKKEY4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_backkey4_t BACKKEY4;         \/*!< [0x7] Backdoor Comparison Key 4. *\/$/;"	m	struct:_hw_nv
BACKKEY5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t BACKKEY5;                           \/**< Backdoor Comparison Key 5., offset: 0x6 *\/$/;"	m	struct:__anon89
BACKKEY5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_backkey5_t BACKKEY5;         \/*!< [0x6] Backdoor Comparison Key 5. *\/$/;"	m	struct:_hw_nv
BACKKEY6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t BACKKEY6;                           \/**< Backdoor Comparison Key 6., offset: 0x5 *\/$/;"	m	struct:__anon89
BACKKEY6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_backkey6_t BACKKEY6;         \/*!< [0x5] Backdoor Comparison Key 6. *\/$/;"	m	struct:_hw_nv
BACKKEY7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t BACKKEY7;                           \/**< Backdoor Comparison Key 7., offset: 0x4 *\/$/;"	m	struct:__anon89
BACKKEY7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_backkey7_t BACKKEY7;         \/*!< [0x4] Backdoor Comparison Key 7. *\/$/;"	m	struct:_hw_nv
BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t BASE;                              \/**< MTB Base Register, offset: 0xC *\/$/;"	m	struct:__anon86
BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_base_t BASE;                \/*!< [0xC] MTB Base Register *\/$/;"	m	struct:_hw_mtb
BASEADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t BASEADDR : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_base::_hw_mtb_base_bitfields
BAUD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t BAUD;                              \/**< LPUART Baud Rate Register, offset: 0x0 *\/$/;"	m	struct:__anon83
BAUD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_lpuart_baud_t BAUD;            \/*!< [0x0] LPUART Baud Rate Register *\/$/;"	m	struct:_hw_lpuart
BDMMode	platform/drivers/inc/fsl_ftm_driver.h	/^    ftm_bdm_mode_t BDMMode; \/*!< Select FTM behavior in BDM mode *\/$/;"	m	struct:FtmUserConfig
BD_LONGSWAP	platform/hal/inc/fsl_enet_hal.h	58;"	d
BD_LONGSWAP	platform/hal/inc/fsl_enet_hal.h	61;"	d
BD_SHORTSWAP	platform/hal/inc/fsl_enet_hal.h	57;"	d
BD_SHORTSWAP	platform/hal/inc/fsl_enet_hal.h	60;"	d
BFAR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon113
BF_ADC_CFG1_ADICLK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	354;"	d
BF_ADC_CFG1_ADIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	436;"	d
BF_ADC_CFG1_ADLPC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	462;"	d
BF_ADC_CFG1_ADLSMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	410;"	d
BF_ADC_CFG1_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	380;"	d
BF_ADC_CFG2_ADACKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	596;"	d
BF_ADC_CFG2_ADHSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	564;"	d
BF_ADC_CFG2_ADLSTS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	537;"	d
BF_ADC_CFG2_MUXSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	620;"	d
BF_ADC_CLP0_CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1723;"	d
BF_ADC_CLP1_CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1664;"	d
BF_ADC_CLP2_CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1605;"	d
BF_ADC_CLP3_CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1546;"	d
BF_ADC_CLP4_CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1487;"	d
BF_ADC_CLPD_CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1369;"	d
BF_ADC_CLPS_CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1428;"	d
BF_ADC_CV1_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	744;"	d
BF_ADC_CV2_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	808;"	d
BF_ADC_OFS_OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1242;"	d
BF_ADC_PG_PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1304;"	d
BF_ADC_SC1n_ADCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	227;"	d
BF_ADC_SC1n_AIEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	252;"	d
BF_ADC_SC2_ACFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	965;"	d
BF_ADC_SC2_ACFGT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	941;"	d
BF_ADC_SC2_ACREN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	912;"	d
BF_ADC_SC2_ADTRG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	993;"	d
BF_ADC_SC2_REFSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	885;"	d
BF_ADC_SC3_ADCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1135;"	d
BF_ADC_SC3_AVGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1109;"	d
BF_ADC_SC3_AVGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1085;"	d
BF_ADC_SC3_CAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1180;"	d
BF_CLR	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	101;"	d
BF_CLRV	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	105;"	d
BF_CLRVn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	211;"	d
BF_CLRn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	207;"	d
BF_CMP_CR0_FILTER_CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1879;"	d
BF_CMP_CR0_HYSTCTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1846;"	d
BF_CMP_CR1_COS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1997;"	d
BF_CMP_CR1_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1949;"	d
BF_CMP_CR1_INV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2023;"	d
BF_CMP_CR1_OPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1975;"	d
BF_CMP_CR1_PMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2049;"	d
BF_CMP_CR1_SE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2129;"	d
BF_CMP_CR1_TRIGM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2079;"	d
BF_CMP_CR1_WE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2104;"	d
BF_CMP_DACCR_DACEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2451;"	d
BF_CMP_DACCR_VOSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2404;"	d
BF_CMP_DACCR_VRSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2426;"	d
BF_CMP_FPR_FILT_PER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2188;"	d
BF_CMP_MUXCR_MSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2523;"	d
BF_CMP_MUXCR_PSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2556;"	d
BF_CMP_SCR_CFF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2270;"	d
BF_CMP_SCR_CFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2295;"	d
BF_CMP_SCR_IEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2320;"	d
BF_CMP_SCR_IER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2345;"	d
BF_CS1	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	114;"	d
BF_CS1n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	220;"	d
BF_CS2	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	118;"	d
BF_CS2n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	224;"	d
BF_CS3	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	124;"	d
BF_CS3n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	230;"	d
BF_CS4	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	132;"	d
BF_CS4n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	238;"	d
BF_CS5	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	142;"	d
BF_CS5n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	248;"	d
BF_CS6	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	154;"	d
BF_CS6n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	260;"	d
BF_CS7	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	168;"	d
BF_CS7n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	274;"	d
BF_CS8	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	184;"	d
BF_CS8n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	290;"	d
BF_FGPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2779;"	d
BF_FGPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2950;"	d
BF_FGPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2665;"	d
BF_FGPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2722;"	d
BF_FGPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2835;"	d
BF_FTFA_FCCOB0_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3867;"	d
BF_FTFA_FCCOB1_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3782;"	d
BF_FTFA_FCCOB2_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3697;"	d
BF_FTFA_FCCOB3_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3612;"	d
BF_FTFA_FCCOB4_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4207;"	d
BF_FTFA_FCCOB5_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4122;"	d
BF_FTFA_FCCOB6_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4037;"	d
BF_FTFA_FCCOB7_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3952;"	d
BF_FTFA_FCCOB8_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4547;"	d
BF_FTFA_FCCOB9_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4462;"	d
BF_FTFA_FCCOBA_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4377;"	d
BF_FTFA_FCCOBB_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4292;"	d
BF_FTFA_FCNFG_CCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3336;"	d
BF_FTFA_FCNFG_ERSSUSP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3258;"	d
BF_FTFA_FCNFG_RDCOLLIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3311;"	d
BF_FTFA_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4935;"	d
BF_FTFA_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4838;"	d
BF_FTFA_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4741;"	d
BF_FTFA_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4644;"	d
BF_FTFA_FSTAT_ACCERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3131;"	d
BF_FTFA_FSTAT_CCIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3188;"	d
BF_FTFA_FSTAT_FPVIOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3103;"	d
BF_FTFA_FSTAT_RDCOLERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3159;"	d
BF_GPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5174;"	d
BF_GPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5349;"	d
BF_GPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5060;"	d
BF_GPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5117;"	d
BF_GPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5230;"	d
BF_I2C_A1_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5460;"	d
BF_I2C_A2_SAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6812;"	d
BF_I2C_C1_IICEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5780;"	d
BF_I2C_C1_IICIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5756;"	d
BF_I2C_C1_MST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5732;"	d
BF_I2C_C1_RSTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5650;"	d
BF_I2C_C1_TX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5706;"	d
BF_I2C_C1_TXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5679;"	d
BF_I2C_C1_WUEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5631;"	d
BF_I2C_C2_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6158;"	d
BF_I2C_C2_ADEXT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6239;"	d
BF_I2C_C2_GCAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6263;"	d
BF_I2C_C2_RMEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6187;"	d
BF_I2C_C2_SBRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6215;"	d
BF_I2C_D_DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6096;"	d
BF_I2C_FLT_FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6328;"	d
BF_I2C_FLT_SHEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6447;"	d
BF_I2C_FLT_SSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6381;"	d
BF_I2C_FLT_STARTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6353;"	d
BF_I2C_FLT_STOPF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6406;"	d
BF_I2C_F_ICR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5535;"	d
BF_I2C_F_MULT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5562;"	d
BF_I2C_RA_RAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6507;"	d
BF_I2C_S2_ERROR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7009;"	d
BF_I2C_SLTH_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6869;"	d
BF_I2C_SLTL_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6926;"	d
BF_I2C_SMB_ALERTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6728;"	d
BF_I2C_SMB_FACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6754;"	d
BF_I2C_SMB_SHTF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6607;"	d
BF_I2C_SMB_SHTF2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6582;"	d
BF_I2C_SMB_SIICAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6701;"	d
BF_I2C_SMB_SLTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6653;"	d
BF_I2C_SMB_TCKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6677;"	d
BF_I2C_S_ARBL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5949;"	d
BF_I2C_S_IAAS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6002;"	d
BF_I2C_S_IICIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5877;"	d
BF_I2C_S_RAM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5924;"	d
BF_LLWU_F1_WUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7685;"	d
BF_LLWU_F1_WUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7710;"	d
BF_LLWU_F1_WUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7735;"	d
BF_LLWU_F1_WUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7760;"	d
BF_LLWU_F1_WUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7785;"	d
BF_LLWU_F1_WUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7810;"	d
BF_LLWU_F1_WUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7835;"	d
BF_LLWU_F1_WUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7860;"	d
BF_LLWU_FILT1_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8169;"	d
BF_LLWU_FILT1_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8195;"	d
BF_LLWU_FILT1_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8143;"	d
BF_LLWU_FILT2_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8292;"	d
BF_LLWU_FILT2_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8318;"	d
BF_LLWU_FILT2_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8266;"	d
BF_LLWU_ME_WUME0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7437;"	d
BF_LLWU_ME_WUME1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7461;"	d
BF_LLWU_ME_WUME2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7485;"	d
BF_LLWU_ME_WUME3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7509;"	d
BF_LLWU_ME_WUME4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7533;"	d
BF_LLWU_ME_WUME5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7557;"	d
BF_LLWU_ME_WUME6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7581;"	d
BF_LLWU_ME_WUME7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7605;"	d
BF_LLWU_PE1_WUPE0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7133;"	d
BF_LLWU_PE1_WUPE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7159;"	d
BF_LLWU_PE1_WUPE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7185;"	d
BF_LLWU_PE1_WUPE3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7211;"	d
BF_LLWU_PE2_WUPE4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7284;"	d
BF_LLWU_PE2_WUPE5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7310;"	d
BF_LLWU_PE2_WUPE6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7336;"	d
BF_LLWU_PE2_WUPE7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7362;"	d
BF_LPTMR_CMR_COMPARE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8797;"	d
BF_LPTMR_CNR_COUNTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8852;"	d
BF_LPTMR_CSR_TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8585;"	d
BF_LPTMR_CSR_TEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8429;"	d
BF_LPTMR_CSR_TFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8480;"	d
BF_LPTMR_CSR_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8560;"	d
BF_LPTMR_CSR_TMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8454;"	d
BF_LPTMR_CSR_TPP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8507;"	d
BF_LPTMR_CSR_TPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8536;"	d
BF_LPTMR_PSR_PBYP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8680;"	d
BF_LPTMR_PSR_PCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8653;"	d
BF_LPTMR_PSR_PRESCALE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8736;"	d
BF_LPUART_BAUD_BOTHEDGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9096;"	d
BF_LPUART_BAUD_LBKDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9040;"	d
BF_LPUART_BAUD_M10	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9170;"	d
BF_LPUART_BAUD_MAEN1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9214;"	d
BF_LPUART_BAUD_MAEN2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9192;"	d
BF_LPUART_BAUD_MATCFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9122;"	d
BF_LPUART_BAUD_OSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9145;"	d
BF_LPUART_BAUD_RESYNCDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9066;"	d
BF_LPUART_BAUD_RXEDGIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9015;"	d
BF_LPUART_BAUD_SBNS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8989;"	d
BF_LPUART_BAUD_SBR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8964;"	d
BF_LPUART_CTRL_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10005;"	d
BF_LPUART_CTRL_FEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10367;"	d
BF_LPUART_CTRL_IDLECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10063;"	d
BF_LPUART_CTRL_ILIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10244;"	d
BF_LPUART_CTRL_ILT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9907;"	d
BF_LPUART_CTRL_LOOPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10032;"	d
BF_LPUART_CTRL_M	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9955;"	d
BF_LPUART_CTRL_MA1IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10107;"	d
BF_LPUART_CTRL_MA2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10085;"	d
BF_LPUART_CTRL_NEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10391;"	d
BF_LPUART_CTRL_ORIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10416;"	d
BF_LPUART_CTRL_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9876;"	d
BF_LPUART_CTRL_PEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10342;"	d
BF_LPUART_CTRL_PT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9851;"	d
BF_LPUART_CTRL_R8T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10521;"	d
BF_LPUART_CTRL_R9T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10495;"	d
BF_LPUART_CTRL_RE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10193;"	d
BF_LPUART_CTRL_RIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10268;"	d
BF_LPUART_CTRL_RSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9983;"	d
BF_LPUART_CTRL_RWU	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10168;"	d
BF_LPUART_CTRL_SBK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10136;"	d
BF_LPUART_CTRL_TCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10293;"	d
BF_LPUART_CTRL_TE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10220;"	d
BF_LPUART_CTRL_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10317;"	d
BF_LPUART_CTRL_TXDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10469;"	d
BF_LPUART_CTRL_TXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10442;"	d
BF_LPUART_CTRL_WAKE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9933;"	d
BF_LPUART_DATA_FRETSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10848;"	d
BF_LPUART_DATA_R0T0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10599;"	d
BF_LPUART_DATA_R1T1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10619;"	d
BF_LPUART_DATA_R2T2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10639;"	d
BF_LPUART_DATA_R3T3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10659;"	d
BF_LPUART_DATA_R4T4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10679;"	d
BF_LPUART_DATA_R5T5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10699;"	d
BF_LPUART_DATA_R6T6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10719;"	d
BF_LPUART_DATA_R7T7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10739;"	d
BF_LPUART_DATA_R8T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10759;"	d
BF_LPUART_DATA_R9T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10779;"	d
BF_LPUART_MATCH_MA1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10949;"	d
BF_LPUART_MATCH_MA2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10973;"	d
BF_LPUART_STAT_BRK13	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9615;"	d
BF_LPUART_STAT_FE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9373;"	d
BF_LPUART_STAT_IDLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9470;"	d
BF_LPUART_STAT_LBKDE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9585;"	d
BF_LPUART_STAT_LBKDIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9755;"	d
BF_LPUART_STAT_MA1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9319;"	d
BF_LPUART_STAT_MA2F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9294;"	d
BF_LPUART_STAT_MSBF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9705;"	d
BF_LPUART_STAT_NF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9402;"	d
BF_LPUART_STAT_OR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9434;"	d
BF_LPUART_STAT_PF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9346;"	d
BF_LPUART_STAT_RWUID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9646;"	d
BF_LPUART_STAT_RXEDGIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9730;"	d
BF_LPUART_STAT_RXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9672;"	d
BF_MCG_C1_CLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11129;"	d
BF_MCG_C1_IRCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11102;"	d
BF_MCG_C1_IREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11078;"	d
BF_MCG_C2_EREFS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11218;"	d
BF_MCG_C2_IRCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11193;"	d
BF_MCG_MC_HIRCEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11461;"	d
BF_MCG_MC_LIRC_DIV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11437;"	d
BF_MCG_SC_FCRDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11368;"	d
BF_MCM_CPO_CPOREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11804;"	d
BF_MCM_CPO_CPOWOI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11845;"	d
BF_MCM_PLACR_DFCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11706;"	d
BF_MCM_PLACR_EFDS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11682;"	d
BF_MCM_PLACR_ESFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11738;"	d
BF_MTBDWT_COMP0_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13584;"	d
BF_MTBDWT_COMP1_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13891;"	d
BF_MTBDWT_FCT0_DATAVADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13809;"	d
BF_MTBDWT_FCT0_DATAVMATCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13757;"	d
BF_MTBDWT_FCT0_DATAVSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13785;"	d
BF_MTBDWT_FCT0_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13731;"	d
BF_MTBDWT_FCT1_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14035;"	d
BF_MTBDWT_MASK0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13655;"	d
BF_MTBDWT_MASK1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13962;"	d
BF_MTBDWT_TBCTRL_ACOMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14132;"	d
BF_MTBDWT_TBCTRL_ACOMP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14157;"	d
BF_MTB_FLOW_AUTOHALT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12345;"	d
BF_MTB_FLOW_AUTOSTOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12322;"	d
BF_MTB_FLOW_WATERMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12367;"	d
BF_MTB_MASTER_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12250;"	d
BF_MTB_MASTER_HALTREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12221;"	d
BF_MTB_MASTER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12107;"	d
BF_MTB_MASTER_RAMPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12198;"	d
BF_MTB_MASTER_SFRWPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12175;"	d
BF_MTB_MASTER_TSTARTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12128;"	d
BF_MTB_MASTER_TSTOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12150;"	d
BF_MTB_POSITION_POINTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12023;"	d
BF_MTB_POSITION_WRAP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11989;"	d
BF_OSC_CR_ERCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15809;"	d
BF_OSC_CR_EREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15785;"	d
BF_OSC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15687;"	d
BF_OSC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15759;"	d
BF_OSC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15735;"	d
BF_OSC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15711;"	d
BF_PMC_LVDSC1_LVDACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15990;"	d
BF_PMC_LVDSC1_LVDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15972;"	d
BF_PMC_LVDSC1_LVDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15948;"	d
BF_PMC_LVDSC1_LVDV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15923;"	d
BF_PMC_LVDSC2_LVWACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16125;"	d
BF_PMC_LVDSC2_LVWIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16107;"	d
BF_PMC_LVDSC2_LVWV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16083;"	d
BF_PMC_REGSC_ACKISO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16268;"	d
BF_PMC_REGSC_BGBE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16219;"	d
BF_PMC_REGSC_BGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16296;"	d
BF_PORT_GPCHR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16752;"	d
BF_PORT_GPCHR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16775;"	d
BF_PORT_GPCLR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16675;"	d
BF_PORT_GPCLR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16698;"	d
BF_PORT_ISFR_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16844;"	d
BF_PORT_PCRn_DSE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16530;"	d
BF_PORT_PCRn_IRQC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16593;"	d
BF_PORT_PCRn_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16621;"	d
BF_PORT_PCRn_MUX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16563;"	d
BF_PORT_PCRn_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16448;"	d
BF_PORT_PCRn_PFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16503;"	d
BF_PORT_PCRn_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16419;"	d
BF_PORT_PCRn_SRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16475;"	d
BF_RCM_FM_FORCEROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17413;"	d
BF_RCM_MR_BOOTROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17485;"	d
BF_RCM_RPFC_RSTFLTSRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17225;"	d
BF_RCM_RPFC_RSTFLTSS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17251;"	d
BF_RCM_RPFW_RSTFLTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17345;"	d
BF_RCM_SSRS0_SLVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17581;"	d
BF_RCM_SSRS0_SPIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17632;"	d
BF_RCM_SSRS0_SPOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17659;"	d
BF_RCM_SSRS0_SWAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17556;"	d
BF_RCM_SSRS0_SWDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17607;"	d
BF_RCM_SSRS1_SLOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17731;"	d
BF_RCM_SSRS1_SMDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17783;"	d
BF_RCM_SSRS1_SSACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17811;"	d
BF_RCM_SSRS1_SSW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17756;"	d
BF_RD	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	111;"	d
BF_RDn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	217;"	d
BF_RFSYS_REGn_HH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17975;"	d
BF_RFSYS_REGn_HL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17955;"	d
BF_RFSYS_REGn_LH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17935;"	d
BF_RFSYS_REGn_LL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17915;"	d
BF_RTC_CR_CLKO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19199;"	d
BF_RTC_CR_OSCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19177;"	d
BF_RTC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19221;"	d
BF_RTC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19287;"	d
BF_RTC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19265;"	d
BF_RTC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19243;"	d
BF_RTC_CR_SUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19101;"	d
BF_RTC_CR_SWR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19053;"	d
BF_RTC_CR_UM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19127;"	d
BF_RTC_CR_WPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19078;"	d
BF_RTC_CR_WPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19153;"	d
BF_RTC_IER_TAIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19659;"	d
BF_RTC_IER_TIIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19615;"	d
BF_RTC_IER_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19637;"	d
BF_RTC_IER_TSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19685;"	d
BF_RTC_IER_WPON	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19710;"	d
BF_RTC_LR_CRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19502;"	d
BF_RTC_LR_LRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19550;"	d
BF_RTC_LR_SRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19526;"	d
BF_RTC_LR_TCL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19478;"	d
BF_RTC_SR_TCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19413;"	d
BF_RTC_TAR_TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18856;"	d
BF_RTC_TCR_CIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18949;"	d
BF_RTC_TCR_TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18924;"	d
BF_RTC_TPR_TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18798;"	d
BF_RTC_TSR_TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18737;"	d
BF_SET	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	100;"	d
BF_SETV	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	104;"	d
BF_SETVn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	210;"	d
BF_SETn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	206;"	d
BF_SIM_CLKDIV1_OUTDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21133;"	d
BF_SIM_CLKDIV1_OUTDIV4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21092;"	d
BF_SIM_COPC_COPCLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21542;"	d
BF_SIM_COPC_COPCLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21642;"	d
BF_SIM_COPC_COPDBGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21616;"	d
BF_SIM_COPC_COPSTPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21594;"	d
BF_SIM_COPC_COPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21572;"	d
BF_SIM_COPC_COPW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21517;"	d
BF_SIM_FCFG1_FLASHDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21200;"	d
BF_SIM_FCFG1_FLASHDOZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21228;"	d
BF_SIM_SCGC4_CMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20666;"	d
BF_SIM_SCGC4_I2C0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20642;"	d
BF_SIM_SCGC4_SPI0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20714;"	d
BF_SIM_SCGC4_VREF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20690;"	d
BF_SIM_SCGC5_LPTMR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20780;"	d
BF_SIM_SCGC5_LPUART0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20852;"	d
BF_SIM_SCGC5_PORTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20804;"	d
BF_SIM_SCGC5_PORTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20828;"	d
BF_SIM_SCGC6_ADC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20994;"	d
BF_SIM_SCGC6_FTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20922;"	d
BF_SIM_SCGC6_RTC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21018;"	d
BF_SIM_SCGC6_TPM0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20946;"	d
BF_SIM_SCGC6_TPM1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20970;"	d
BF_SIM_SOPT1_OSC32KOUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19835;"	d
BF_SIM_SOPT1_OSC32KSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19862;"	d
BF_SIM_SOPT2_CLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19964;"	d
BF_SIM_SOPT2_LPUART0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20016;"	d
BF_SIM_SOPT2_RTCCLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19933;"	d
BF_SIM_SOPT2_TPMSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19990;"	d
BF_SIM_SOPT4_TPM0CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20109;"	d
BF_SIM_SOPT4_TPM1CH0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20083;"	d
BF_SIM_SOPT4_TPM1CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20135;"	d
BF_SIM_SOPT5_LPUART0ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20248;"	d
BF_SIM_SOPT5_LPUART0RXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20226;"	d
BF_SIM_SOPT5_LPUART0TXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20202;"	d
BF_SIM_SOPT7_ADC0ALTTRGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20386;"	d
BF_SIM_SOPT7_ADC0PRETRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20354;"	d
BF_SIM_SOPT7_ADC0TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20327;"	d
BF_SIM_SRVCOP_SRVCOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21696;"	d
BF_SMC_PMCTRL_RUNM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21990;"	d
BF_SMC_PMCTRL_STOPM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21940;"	d
BF_SMC_PMPROT_AVLLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21831;"	d
BF_SMC_PMPROT_AVLP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21856;"	d
BF_SMC_STOPCTRL_LPOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22091;"	d
BF_SMC_STOPCTRL_PORPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22115;"	d
BF_SMC_STOPCTRL_PSTOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22146;"	d
BF_SMC_STOPCTRL_VLLSM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22066;"	d
BF_SPI_BR_SPPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22480;"	d
BF_SPI_BR_SPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22447;"	d
BF_SPI_C1_CPHA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22792;"	d
BF_SPI_C1_CPOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22820;"	d
BF_SPI_C1_LSBFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22733;"	d
BF_SPI_C1_MSTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22844;"	d
BF_SPI_C1_SPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22895;"	d
BF_SPI_C1_SPIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22920;"	d
BF_SPI_C1_SPTIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22869;"	d
BF_SPI_C1_SSOE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22765;"	d
BF_SPI_C2_BIDIROE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22608;"	d
BF_SPI_C2_MODFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22637;"	d
BF_SPI_C2_SPC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22555;"	d
BF_SPI_C2_SPISWAI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22579;"	d
BF_SPI_C2_SPMIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22662;"	d
BF_SPI_D_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23048;"	d
BF_SPI_M_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22978;"	d
BF_TOG	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	102;"	d
BF_TOGV	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	106;"	d
BF_TOGVn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	212;"	d
BF_TOGn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	208;"	d
BF_TPM_CNT_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23338;"	d
BF_TPM_CONF_CROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24016;"	d
BF_TPM_CONF_CSOO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23986;"	d
BF_TPM_CONF_CSOT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23956;"	d
BF_TPM_CONF_DBGMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23897;"	d
BF_TPM_CONF_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23871;"	d
BF_TPM_CONF_GTBEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23925;"	d
BF_TPM_CONF_TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24038;"	d
BF_TPM_CnSC_CHF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23607;"	d
BF_TPM_CnSC_CHIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23578;"	d
BF_TPM_CnSC_ELSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23488;"	d
BF_TPM_CnSC_ELSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23510;"	d
BF_TPM_CnSC_MSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23532;"	d
BF_TPM_CnSC_MSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23554;"	d
BF_TPM_CnV_VAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23673;"	d
BF_TPM_MOD_MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23406;"	d
BF_TPM_SC_CMOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23198;"	d
BF_TPM_SC_CPWMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23224;"	d
BF_TPM_SC_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23170;"	d
BF_TPM_SC_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23277;"	d
BF_TPM_SC_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23248;"	d
BF_TPM_STATUS_CH0F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23748;"	d
BF_TPM_STATUS_CH1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23772;"	d
BF_TPM_STATUS_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23796;"	d
BF_VREF_SC_ICOMPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24291;"	d
BF_VREF_SC_MODE_LV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24247;"	d
BF_VREF_SC_REGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24320;"	d
BF_VREF_SC_VREFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24347;"	d
BF_VREF_TRM_CHOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24176;"	d
BF_VREF_TRM_TRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24151;"	d
BF_WR	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	112;"	d
BF_WRn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	218;"	d
BFn_CLR	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	313;"	d
BFn_CLRV	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	317;"	d
BFn_CLRVn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	423;"	d
BFn_CLRn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	419;"	d
BFn_CS1	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	326;"	d
BFn_CS1n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	432;"	d
BFn_CS2	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	330;"	d
BFn_CS2n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	436;"	d
BFn_CS3	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	336;"	d
BFn_CS3n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	442;"	d
BFn_CS4	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	344;"	d
BFn_CS4n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	450;"	d
BFn_CS5	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	354;"	d
BFn_CS5n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	460;"	d
BFn_CS6	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	366;"	d
BFn_CS6n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	472;"	d
BFn_CS7	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	380;"	d
BFn_CS7n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	486;"	d
BFn_CS8	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	396;"	d
BFn_CS8n	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	502;"	d
BFn_RD	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	323;"	d
BFn_RDn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	429;"	d
BFn_SET	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	312;"	d
BFn_SETV	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	316;"	d
BFn_SETVn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	422;"	d
BFn_SETn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	418;"	d
BFn_TOG	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	314;"	d
BFn_TOGV	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	318;"	d
BFn_TOGVn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	424;"	d
BFn_TOGn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	420;"	d
BFn_WR	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	324;"	d
BFn_WRn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	430;"	d
BGBE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t BGBE : 1;              \/*!< [0] Bandgap Buffer Enable *\/$/;"	m	struct:_hw_pmc_regsc::_hw_pmc_regsc_bitfields
BGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t BGEN : 1;              \/*!< [4] Bandgap Enable In VLPx Operation *\/$/;"	m	struct:_hw_pmc_regsc::_hw_pmc_regsc_bitfields
BIDIROE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t BIDIROE : 1;           \/*!< [3] Bidirectional Mode Output Enable *\/$/;"	m	struct:_hw_spi_c2::_hw_spi_c2_bitfields
BIG_ENDIAN	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	51;"	d
BIT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t BIT0 : 1;             \/*!< [0]  *\/$/;"	m	struct:_hw_mtb_authstat::_hw_mtb_authstat_bitfields
BIT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t BIT1 : 1;             \/*!< [1]  *\/$/;"	m	struct:_hw_mtb_authstat::_hw_mtb_authstat_bitfields
BIT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t BIT2 : 1;             \/*!< [2]  *\/$/;"	m	struct:_hw_mtb_authstat::_hw_mtb_authstat_bitfields
BIT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t BIT3 : 1;             \/*!< [3]  *\/$/;"	m	struct:_hw_mtb_authstat::_hw_mtb_authstat_bitfields
BITER	platform/hal/inc/fsl_edma_hal.h	/^    } BITER;$/;"	m	struct:EDMASoftwareTcd	typeref:union:EDMASoftwareTcd::__anon131
BLOCK_COMMANDS	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	81;"	d
BME_AND16	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	73;"	d
BME_AND32	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	74;"	d
BME_AND8	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	72;"	d
BME_AND_MASK	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	65;"	d
BME_BFI16	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	88;"	d
BME_BFI32	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	89;"	d
BME_BFI8	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	87;"	d
BME_BFI_MASK	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	68;"	d
BME_OR16	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	78;"	d
BME_OR32	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	79;"	d
BME_OR8	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	77;"	d
BME_OR_MASK	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	66;"	d
BME_UBFX16	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	93;"	d
BME_UBFX32	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	94;"	d
BME_UBFX8	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	92;"	d
BME_UBFX_MASK	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	69;"	d
BME_XOR16	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	83;"	d
BME_XOR32	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	84;"	d
BME_XOR8	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	82;"	d
BME_XOR_MASK	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	67;"	d
BM_ADC_CFG1_ADICLK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	347;"	d
BM_ADC_CFG1_ADIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	429;"	d
BM_ADC_CFG1_ADLPC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	455;"	d
BM_ADC_CFG1_ADLSMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	403;"	d
BM_ADC_CFG1_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	373;"	d
BM_ADC_CFG2_ADACKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	589;"	d
BM_ADC_CFG2_ADHSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	557;"	d
BM_ADC_CFG2_ADLSTS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	530;"	d
BM_ADC_CFG2_MUXSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	613;"	d
BM_ADC_CLP0_CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1716;"	d
BM_ADC_CLP1_CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1657;"	d
BM_ADC_CLP2_CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1598;"	d
BM_ADC_CLP3_CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1539;"	d
BM_ADC_CLP4_CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1480;"	d
BM_ADC_CLPD_CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1362;"	d
BM_ADC_CLPS_CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1421;"	d
BM_ADC_CV1_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	737;"	d
BM_ADC_CV2_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	801;"	d
BM_ADC_OFS_OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1235;"	d
BM_ADC_PG_PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1297;"	d
BM_ADC_Rn_D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	679;"	d
BM_ADC_SC1n_ADCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	220;"	d
BM_ADC_SC1n_AIEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	245;"	d
BM_ADC_SC1n_COCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	277;"	d
BM_ADC_SC2_ACFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	958;"	d
BM_ADC_SC2_ACFGT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	934;"	d
BM_ADC_SC2_ACREN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	905;"	d
BM_ADC_SC2_ADACT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1012;"	d
BM_ADC_SC2_ADTRG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	986;"	d
BM_ADC_SC2_REFSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	878;"	d
BM_ADC_SC3_ADCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1128;"	d
BM_ADC_SC3_AVGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1102;"	d
BM_ADC_SC3_AVGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1078;"	d
BM_ADC_SC3_CAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1173;"	d
BM_ADC_SC3_CALF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1154;"	d
BM_CMP_CR0_FILTER_CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1872;"	d
BM_CMP_CR0_HYSTCTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1839;"	d
BM_CMP_CR1_COS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1990;"	d
BM_CMP_CR1_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1942;"	d
BM_CMP_CR1_INV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2016;"	d
BM_CMP_CR1_OPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1968;"	d
BM_CMP_CR1_PMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2042;"	d
BM_CMP_CR1_SE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2122;"	d
BM_CMP_CR1_TRIGM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2072;"	d
BM_CMP_CR1_WE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2097;"	d
BM_CMP_DACCR_DACEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2444;"	d
BM_CMP_DACCR_VOSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2397;"	d
BM_CMP_DACCR_VRSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2419;"	d
BM_CMP_FPR_FILT_PER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2181;"	d
BM_CMP_MUXCR_MSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2516;"	d
BM_CMP_MUXCR_PSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2549;"	d
BM_CMP_SCR_CFF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2263;"	d
BM_CMP_SCR_CFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2288;"	d
BM_CMP_SCR_COUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2244;"	d
BM_CMP_SCR_IEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2313;"	d
BM_CMP_SCR_IER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2338;"	d
BM_FGPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2775;"	d
BM_FGPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2943;"	d
BM_FGPIO_PDIR_PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2887;"	d
BM_FGPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2658;"	d
BM_FGPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2718;"	d
BM_FGPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2831;"	d
BM_FTFA_FCCOB0_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3860;"	d
BM_FTFA_FCCOB1_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3775;"	d
BM_FTFA_FCCOB2_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3690;"	d
BM_FTFA_FCCOB3_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3605;"	d
BM_FTFA_FCCOB4_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4200;"	d
BM_FTFA_FCCOB5_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4115;"	d
BM_FTFA_FCCOB6_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4030;"	d
BM_FTFA_FCCOB7_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3945;"	d
BM_FTFA_FCCOB8_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4540;"	d
BM_FTFA_FCCOB9_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4455;"	d
BM_FTFA_FCCOBA_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4370;"	d
BM_FTFA_FCCOBB_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4285;"	d
BM_FTFA_FCNFG_CCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3329;"	d
BM_FTFA_FCNFG_ERSAREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3284;"	d
BM_FTFA_FCNFG_ERSSUSP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3251;"	d
BM_FTFA_FCNFG_RDCOLLIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3304;"	d
BM_FTFA_FOPT_OPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3526;"	d
BM_FTFA_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4928;"	d
BM_FTFA_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4831;"	d
BM_FTFA_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4734;"	d
BM_FTFA_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4637;"	d
BM_FTFA_FSEC_FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3428;"	d
BM_FTFA_FSEC_KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3471;"	d
BM_FTFA_FSEC_MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3450;"	d
BM_FTFA_FSEC_SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3401;"	d
BM_FTFA_FSTAT_ACCERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3124;"	d
BM_FTFA_FSTAT_CCIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3181;"	d
BM_FTFA_FSTAT_FPVIOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3096;"	d
BM_FTFA_FSTAT_MGSTAT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3075;"	d
BM_FTFA_FSTAT_RDCOLERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3152;"	d
BM_GPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5170;"	d
BM_GPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5342;"	d
BM_GPIO_PDIR_PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5286;"	d
BM_GPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5053;"	d
BM_GPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5113;"	d
BM_GPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5226;"	d
BM_I2C_A1_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5453;"	d
BM_I2C_A2_SAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6805;"	d
BM_I2C_C1_IICEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5773;"	d
BM_I2C_C1_IICIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5749;"	d
BM_I2C_C1_MST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5725;"	d
BM_I2C_C1_RSTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5646;"	d
BM_I2C_C1_TX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5699;"	d
BM_I2C_C1_TXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5672;"	d
BM_I2C_C1_WUEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5624;"	d
BM_I2C_C2_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6151;"	d
BM_I2C_C2_ADEXT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6232;"	d
BM_I2C_C2_GCAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6256;"	d
BM_I2C_C2_RMEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6180;"	d
BM_I2C_C2_SBRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6208;"	d
BM_I2C_D_DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6089;"	d
BM_I2C_FLT_FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6321;"	d
BM_I2C_FLT_SHEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6440;"	d
BM_I2C_FLT_SSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6374;"	d
BM_I2C_FLT_STARTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6346;"	d
BM_I2C_FLT_STOPF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6399;"	d
BM_I2C_F_ICR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5528;"	d
BM_I2C_F_MULT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5555;"	d
BM_I2C_RA_RAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6500;"	d
BM_I2C_S2_EMPTY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6983;"	d
BM_I2C_S2_ERROR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7002;"	d
BM_I2C_SLTH_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6862;"	d
BM_I2C_SLTL_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6919;"	d
BM_I2C_SMB_ALERTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6721;"	d
BM_I2C_SMB_FACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6747;"	d
BM_I2C_SMB_SHTF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6625;"	d
BM_I2C_SMB_SHTF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6600;"	d
BM_I2C_SMB_SHTF2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6575;"	d
BM_I2C_SMB_SIICAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6694;"	d
BM_I2C_SMB_SLTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6646;"	d
BM_I2C_SMB_TCKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6670;"	d
BM_I2C_S_ARBL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5942;"	d
BM_I2C_S_BUSY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5968;"	d
BM_I2C_S_IAAS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5995;"	d
BM_I2C_S_IICIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5870;"	d
BM_I2C_S_RAM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5917;"	d
BM_I2C_S_RXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5839;"	d
BM_I2C_S_SRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5895;"	d
BM_I2C_S_TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6022;"	d
BM_LLWU_F1_WUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7678;"	d
BM_LLWU_F1_WUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7703;"	d
BM_LLWU_F1_WUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7728;"	d
BM_LLWU_F1_WUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7753;"	d
BM_LLWU_F1_WUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7778;"	d
BM_LLWU_F1_WUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7803;"	d
BM_LLWU_F1_WUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7828;"	d
BM_LLWU_F1_WUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7853;"	d
BM_LLWU_F3_MWUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7931;"	d
BM_LLWU_F3_MWUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7951;"	d
BM_LLWU_F3_MWUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7971;"	d
BM_LLWU_F3_MWUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7991;"	d
BM_LLWU_F3_MWUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8011;"	d
BM_LLWU_F3_MWUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8031;"	d
BM_LLWU_F3_MWUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8051;"	d
BM_LLWU_F3_MWUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8071;"	d
BM_LLWU_FILT1_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8162;"	d
BM_LLWU_FILT1_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8188;"	d
BM_LLWU_FILT1_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8136;"	d
BM_LLWU_FILT2_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8285;"	d
BM_LLWU_FILT2_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8311;"	d
BM_LLWU_FILT2_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8259;"	d
BM_LLWU_ME_WUME0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7430;"	d
BM_LLWU_ME_WUME1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7454;"	d
BM_LLWU_ME_WUME2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7478;"	d
BM_LLWU_ME_WUME3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7502;"	d
BM_LLWU_ME_WUME4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7526;"	d
BM_LLWU_ME_WUME5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7550;"	d
BM_LLWU_ME_WUME6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7574;"	d
BM_LLWU_ME_WUME7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7598;"	d
BM_LLWU_PE1_WUPE0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7126;"	d
BM_LLWU_PE1_WUPE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7152;"	d
BM_LLWU_PE1_WUPE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7178;"	d
BM_LLWU_PE1_WUPE3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7204;"	d
BM_LLWU_PE2_WUPE4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7277;"	d
BM_LLWU_PE2_WUPE5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7303;"	d
BM_LLWU_PE2_WUPE6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7329;"	d
BM_LLWU_PE2_WUPE7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7355;"	d
BM_LPTMR_BASE	platform/osa/src/fsl_os_abstraction_bm.c	39;"	d	file:
BM_LPTMR_CMR_COMPARE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8790;"	d
BM_LPTMR_CNR_COUNTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8845;"	d
BM_LPTMR_CSR_TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8578;"	d
BM_LPTMR_CSR_TEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8422;"	d
BM_LPTMR_CSR_TFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8473;"	d
BM_LPTMR_CSR_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8553;"	d
BM_LPTMR_CSR_TMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8447;"	d
BM_LPTMR_CSR_TPP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8500;"	d
BM_LPTMR_CSR_TPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8529;"	d
BM_LPTMR_INSTANCE	platform/osa/src/fsl_os_abstraction_bm.c	38;"	d	file:
BM_LPTMR_PSR_PBYP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8673;"	d
BM_LPTMR_PSR_PCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8646;"	d
BM_LPTMR_PSR_PRESCALE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8729;"	d
BM_LPUART_BAUD_BOTHEDGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9089;"	d
BM_LPUART_BAUD_LBKDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9033;"	d
BM_LPUART_BAUD_M10	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9163;"	d
BM_LPUART_BAUD_MAEN1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9207;"	d
BM_LPUART_BAUD_MAEN2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9185;"	d
BM_LPUART_BAUD_MATCFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9115;"	d
BM_LPUART_BAUD_OSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9138;"	d
BM_LPUART_BAUD_RESYNCDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9059;"	d
BM_LPUART_BAUD_RXEDGIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9008;"	d
BM_LPUART_BAUD_SBNS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8982;"	d
BM_LPUART_BAUD_SBR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8957;"	d
BM_LPUART_CTRL_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9998;"	d
BM_LPUART_CTRL_FEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10360;"	d
BM_LPUART_CTRL_IDLECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10056;"	d
BM_LPUART_CTRL_ILIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10237;"	d
BM_LPUART_CTRL_ILT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9900;"	d
BM_LPUART_CTRL_LOOPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10025;"	d
BM_LPUART_CTRL_M	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9948;"	d
BM_LPUART_CTRL_MA1IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10100;"	d
BM_LPUART_CTRL_MA2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10078;"	d
BM_LPUART_CTRL_NEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10384;"	d
BM_LPUART_CTRL_ORIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10409;"	d
BM_LPUART_CTRL_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9869;"	d
BM_LPUART_CTRL_PEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10335;"	d
BM_LPUART_CTRL_PT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9844;"	d
BM_LPUART_CTRL_R8T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10514;"	d
BM_LPUART_CTRL_R9T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10488;"	d
BM_LPUART_CTRL_RE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10186;"	d
BM_LPUART_CTRL_RIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10261;"	d
BM_LPUART_CTRL_RSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9976;"	d
BM_LPUART_CTRL_RWU	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10161;"	d
BM_LPUART_CTRL_SBK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10129;"	d
BM_LPUART_CTRL_TCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10286;"	d
BM_LPUART_CTRL_TE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10213;"	d
BM_LPUART_CTRL_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10310;"	d
BM_LPUART_CTRL_TXDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10462;"	d
BM_LPUART_CTRL_TXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10435;"	d
BM_LPUART_CTRL_WAKE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9926;"	d
BM_LPUART_DATA_FRETSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10841;"	d
BM_LPUART_DATA_IDLINE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10798;"	d
BM_LPUART_DATA_NOISY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10885;"	d
BM_LPUART_DATA_PARITYE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10866;"	d
BM_LPUART_DATA_R0T0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10592;"	d
BM_LPUART_DATA_R1T1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10612;"	d
BM_LPUART_DATA_R2T2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10632;"	d
BM_LPUART_DATA_R3T3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10652;"	d
BM_LPUART_DATA_R4T4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10672;"	d
BM_LPUART_DATA_R5T5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10692;"	d
BM_LPUART_DATA_R6T6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10712;"	d
BM_LPUART_DATA_R7T7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10732;"	d
BM_LPUART_DATA_R8T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10752;"	d
BM_LPUART_DATA_R9T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10772;"	d
BM_LPUART_DATA_RXEMPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10817;"	d
BM_LPUART_MATCH_MA1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10942;"	d
BM_LPUART_MATCH_MA2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10966;"	d
BM_LPUART_STAT_BRK13	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9608;"	d
BM_LPUART_STAT_FE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9366;"	d
BM_LPUART_STAT_IDLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9463;"	d
BM_LPUART_STAT_LBKDE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9578;"	d
BM_LPUART_STAT_LBKDIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9748;"	d
BM_LPUART_STAT_MA1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9312;"	d
BM_LPUART_STAT_MA2F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9287;"	d
BM_LPUART_STAT_MSBF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9698;"	d
BM_LPUART_STAT_NF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9395;"	d
BM_LPUART_STAT_OR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9427;"	d
BM_LPUART_STAT_PF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9339;"	d
BM_LPUART_STAT_RAF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9555;"	d
BM_LPUART_STAT_RDRF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9491;"	d
BM_LPUART_STAT_RWUID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9639;"	d
BM_LPUART_STAT_RXEDGIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9723;"	d
BM_LPUART_STAT_RXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9665;"	d
BM_LPUART_STAT_TC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9515;"	d
BM_LPUART_STAT_TDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9536;"	d
BM_MCG_C1_CLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11122;"	d
BM_MCG_C1_IRCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11095;"	d
BM_MCG_C1_IREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11071;"	d
BM_MCG_C2_EREFS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11211;"	d
BM_MCG_C2_IRCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11186;"	d
BM_MCG_MC_HIRCEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11454;"	d
BM_MCG_MC_LIRC_DIV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11430;"	d
BM_MCG_SC_FCRDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11361;"	d
BM_MCG_S_CLKST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11298;"	d
BM_MCG_S_OSCINIT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11273;"	d
BM_MCM_CPO_CPOACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11821;"	d
BM_MCM_CPO_CPOREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11797;"	d
BM_MCM_CPO_CPOWOI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11838;"	d
BM_MCM_PLACR_DFCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11699;"	d
BM_MCM_PLACR_EFDS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11675;"	d
BM_MCM_PLACR_ESFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11731;"	d
BM_MCM_PLAMC_AMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11610;"	d
BM_MCM_PLASC_ASC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11557;"	d
BM_MTBDWT_COMP0_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13577;"	d
BM_MTBDWT_COMP1_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13884;"	d
BM_MTBDWT_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14714;"	d
BM_MTBDWT_CTRL_DWTCFGCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13507;"	d
BM_MTBDWT_CTRL_NUMCMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13521;"	d
BM_MTBDWT_DEVICECFG_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14220;"	d
BM_MTBDWT_DEVICETYPID_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14269;"	d
BM_MTBDWT_FCT0_DATAVADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13802;"	d
BM_MTBDWT_FCT0_DATAVMATCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13750;"	d
BM_MTBDWT_FCT0_DATAVSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13778;"	d
BM_MTBDWT_FCT0_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13724;"	d
BM_MTBDWT_FCT0_MATCHED	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13828;"	d
BM_MTBDWT_FCT1_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14028;"	d
BM_MTBDWT_FCT1_MATCHED	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14054;"	d
BM_MTBDWT_MASK0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13648;"	d
BM_MTBDWT_MASK1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13955;"	d
BM_MTBDWT_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14515;"	d
BM_MTBDWT_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14564;"	d
BM_MTBDWT_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14613;"	d
BM_MTBDWT_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14662;"	d
BM_MTBDWT_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14319;"	d
BM_MTBDWT_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14368;"	d
BM_MTBDWT_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14417;"	d
BM_MTBDWT_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14466;"	d
BM_MTBDWT_TBCTRL_ACOMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14125;"	d
BM_MTBDWT_TBCTRL_ACOMP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14150;"	d
BM_MTBDWT_TBCTRL_NUMCOMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14171;"	d
BM_MTB_AUTHSTAT_BIT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12731;"	d
BM_MTB_AUTHSTAT_BIT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12745;"	d
BM_MTB_AUTHSTAT_BIT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12759;"	d
BM_MTB_AUTHSTAT_BIT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12773;"	d
BM_MTB_BASE_BASEADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12420;"	d
BM_MTB_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13365;"	d
BM_MTB_DEVICEARCH_DEVICEARCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12822;"	d
BM_MTB_DEVICECFG_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12871;"	d
BM_MTB_DEVICETYPID_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12920;"	d
BM_MTB_FLOW_AUTOHALT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12338;"	d
BM_MTB_FLOW_AUTOSTOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12315;"	d
BM_MTB_FLOW_WATERMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12360;"	d
BM_MTB_LOCKACCESS_LOCKACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12621;"	d
BM_MTB_LOCKSTAT_LOCKSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12672;"	d
BM_MTB_MASTER_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12243;"	d
BM_MTB_MASTER_HALTREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12214;"	d
BM_MTB_MASTER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12100;"	d
BM_MTB_MASTER_RAMPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12191;"	d
BM_MTB_MASTER_SFRWPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12168;"	d
BM_MTB_MASTER_TSTARTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12121;"	d
BM_MTB_MASTER_TSTOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12143;"	d
BM_MTB_MODECTRL_MODECTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12470;"	d
BM_MTB_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13166;"	d
BM_MTB_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13215;"	d
BM_MTB_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13264;"	d
BM_MTB_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13313;"	d
BM_MTB_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12970;"	d
BM_MTB_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13019;"	d
BM_MTB_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13068;"	d
BM_MTB_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13117;"	d
BM_MTB_POSITION_POINTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12016;"	d
BM_MTB_POSITION_WRAP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11982;"	d
BM_MTB_TAGCLEAR_TAGCLEAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12571;"	d
BM_MTB_TAGSET_TAGSET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12520;"	d
BM_NV_BACKKEY0_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14958;"	d
BM_NV_BACKKEY1_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14914;"	d
BM_NV_BACKKEY2_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14870;"	d
BM_NV_BACKKEY3_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14826;"	d
BM_NV_BACKKEY4_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15134;"	d
BM_NV_BACKKEY5_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15090;"	d
BM_NV_BACKKEY6_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15046;"	d
BM_NV_BACKKEY7_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15002;"	d
BM_NV_FOPT_BOOTPIN_OPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15485;"	d
BM_NV_FOPT_BOOTSRC_SEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15569;"	d
BM_NV_FOPT_FAST_INIT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15552;"	d
BM_NV_FOPT_LPBOOT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15468;"	d
BM_NV_FOPT_LPBOOT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15536;"	d
BM_NV_FOPT_NMI_DIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15501;"	d
BM_NV_FOPT_RESET_PIN_CFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15518;"	d
BM_NV_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15310;"	d
BM_NV_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15266;"	d
BM_NV_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15222;"	d
BM_NV_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15178;"	d
BM_NV_FSEC_FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15380;"	d
BM_NV_FSEC_KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15412;"	d
BM_NV_FSEC_MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15396;"	d
BM_NV_FSEC_SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15364;"	d
BM_OSC_CR_ERCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15802;"	d
BM_OSC_CR_EREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15778;"	d
BM_OSC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15680;"	d
BM_OSC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15752;"	d
BM_OSC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15728;"	d
BM_OSC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15704;"	d
BM_PMC_LVDSC1_LVDACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15986;"	d
BM_PMC_LVDSC1_LVDF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16007;"	d
BM_PMC_LVDSC1_LVDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15965;"	d
BM_PMC_LVDSC1_LVDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15941;"	d
BM_PMC_LVDSC1_LVDV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15916;"	d
BM_PMC_LVDSC2_LVWACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16121;"	d
BM_PMC_LVDSC2_LVWF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16146;"	d
BM_PMC_LVDSC2_LVWIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16100;"	d
BM_PMC_LVDSC2_LVWV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16076;"	d
BM_PMC_REGSC_ACKISO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16261;"	d
BM_PMC_REGSC_BGBE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16212;"	d
BM_PMC_REGSC_BGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16289;"	d
BM_PMC_REGSC_REGONS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16237;"	d
BM_PORT_GPCHR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16748;"	d
BM_PORT_GPCHR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16771;"	d
BM_PORT_GPCLR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16671;"	d
BM_PORT_GPCLR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16694;"	d
BM_PORT_ISFR_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16837;"	d
BM_PORT_PCRn_DSE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16523;"	d
BM_PORT_PCRn_IRQC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16586;"	d
BM_PORT_PCRn_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16614;"	d
BM_PORT_PCRn_MUX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16556;"	d
BM_PORT_PCRn_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16441;"	d
BM_PORT_PCRn_PFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16496;"	d
BM_PORT_PCRn_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16412;"	d
BM_PORT_PCRn_SRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16468;"	d
BM_RCM_FM_FORCEROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17406;"	d
BM_RCM_MR_BOOTROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17478;"	d
BM_RCM_RPFC_RSTFLTSRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17218;"	d
BM_RCM_RPFC_RSTFLTSS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17244;"	d
BM_RCM_RPFW_RSTFLTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17338;"	d
BM_RCM_SRS0_LVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16970;"	d
BM_RCM_SRS0_PIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17009;"	d
BM_RCM_SRS0_POR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17030;"	d
BM_RCM_SRS0_WAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16951;"	d
BM_RCM_SRS0_WDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16990;"	d
BM_RCM_SRS1_LOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17093;"	d
BM_RCM_SRS1_MDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17133;"	d
BM_RCM_SRS1_SACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17155;"	d
BM_RCM_SRS1_SW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17112;"	d
BM_RCM_SSRS0_SLVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17574;"	d
BM_RCM_SSRS0_SPIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17625;"	d
BM_RCM_SSRS0_SPOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17652;"	d
BM_RCM_SSRS0_SWAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17549;"	d
BM_RCM_SSRS0_SWDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17600;"	d
BM_RCM_SSRS1_SLOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17724;"	d
BM_RCM_SSRS1_SMDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17776;"	d
BM_RCM_SSRS1_SSACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17804;"	d
BM_RCM_SSRS1_SSW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17749;"	d
BM_RFSYS_REGn_HH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17968;"	d
BM_RFSYS_REGn_HL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17948;"	d
BM_RFSYS_REGn_LH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17928;"	d
BM_RFSYS_REGn_LL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17908;"	d
BM_ROM_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18622;"	d
BM_ROM_ENTRYn_ENTRY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18072;"	d
BM_ROM_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18420;"	d
BM_ROM_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18470;"	d
BM_ROM_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18520;"	d
BM_ROM_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18570;"	d
BM_ROM_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18220;"	d
BM_ROM_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18270;"	d
BM_ROM_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18320;"	d
BM_ROM_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18370;"	d
BM_ROM_SYSACCESS_SYSACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18170;"	d
BM_ROM_TABLEMARK_MARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18121;"	d
BM_RTC_CR_CLKO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19192;"	d
BM_RTC_CR_OSCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19170;"	d
BM_RTC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19214;"	d
BM_RTC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19280;"	d
BM_RTC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19258;"	d
BM_RTC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19236;"	d
BM_RTC_CR_SUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19094;"	d
BM_RTC_CR_SWR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19046;"	d
BM_RTC_CR_UM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19120;"	d
BM_RTC_CR_WPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19071;"	d
BM_RTC_CR_WPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19146;"	d
BM_RTC_IER_TAIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19652;"	d
BM_RTC_IER_TIIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19608;"	d
BM_RTC_IER_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19630;"	d
BM_RTC_IER_TSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19678;"	d
BM_RTC_IER_WPON	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19703;"	d
BM_RTC_LR_CRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19495;"	d
BM_RTC_LR_LRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19543;"	d
BM_RTC_LR_SRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19519;"	d
BM_RTC_LR_TCL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19471;"	d
BM_RTC_SR_TAF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19386;"	d
BM_RTC_SR_TCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19406;"	d
BM_RTC_SR_TIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19347;"	d
BM_RTC_SR_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19367;"	d
BM_RTC_TAR_TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18849;"	d
BM_RTC_TCR_CIC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18981;"	d
BM_RTC_TCR_CIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18942;"	d
BM_RTC_TCR_TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18917;"	d
BM_RTC_TCR_TCV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18965;"	d
BM_RTC_TPR_TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18791;"	d
BM_RTC_TSR_TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18730;"	d
BM_SIM_CLKDIV1_OUTDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21126;"	d
BM_SIM_CLKDIV1_OUTDIV4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21085;"	d
BM_SIM_COPC_COPCLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21535;"	d
BM_SIM_COPC_COPCLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21635;"	d
BM_SIM_COPC_COPDBGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21609;"	d
BM_SIM_COPC_COPSTPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21587;"	d
BM_SIM_COPC_COPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21565;"	d
BM_SIM_COPC_COPW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21510;"	d
BM_SIM_FCFG1_FLASHDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21193;"	d
BM_SIM_FCFG1_FLASHDOZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21221;"	d
BM_SIM_FCFG1_PFSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21251;"	d
BM_SIM_FCFG2_MAXADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21305;"	d
BM_SIM_SCGC4_CMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20659;"	d
BM_SIM_SCGC4_I2C0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20635;"	d
BM_SIM_SCGC4_SPI0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20707;"	d
BM_SIM_SCGC4_VREF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20683;"	d
BM_SIM_SCGC5_LPTMR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20773;"	d
BM_SIM_SCGC5_LPUART0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20845;"	d
BM_SIM_SCGC5_PORTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20797;"	d
BM_SIM_SCGC5_PORTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20821;"	d
BM_SIM_SCGC6_ADC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20987;"	d
BM_SIM_SCGC6_FTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20915;"	d
BM_SIM_SCGC6_RTC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21011;"	d
BM_SIM_SCGC6_TPM0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20939;"	d
BM_SIM_SCGC6_TPM1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20963;"	d
BM_SIM_SDID_DIEID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20470;"	d
BM_SIM_SDID_FAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20568;"	d
BM_SIM_SDID_PINID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20456;"	d
BM_SIM_SDID_REVID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20484;"	d
BM_SIM_SDID_SERIESID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20525;"	d
BM_SIM_SDID_SRAMSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20508;"	d
BM_SIM_SDID_SUBFAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20547;"	d
BM_SIM_SOPT1_OSC32KOUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19828;"	d
BM_SIM_SOPT1_OSC32KSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19855;"	d
BM_SIM_SOPT2_CLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19957;"	d
BM_SIM_SOPT2_LPUART0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20009;"	d
BM_SIM_SOPT2_RTCCLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19926;"	d
BM_SIM_SOPT2_TPMSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19983;"	d
BM_SIM_SOPT4_TPM0CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20102;"	d
BM_SIM_SOPT4_TPM1CH0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20076;"	d
BM_SIM_SOPT4_TPM1CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20128;"	d
BM_SIM_SOPT5_LPUART0ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20241;"	d
BM_SIM_SOPT5_LPUART0RXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20219;"	d
BM_SIM_SOPT5_LPUART0TXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20195;"	d
BM_SIM_SOPT7_ADC0ALTTRGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20379;"	d
BM_SIM_SOPT7_ADC0PRETRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20347;"	d
BM_SIM_SOPT7_ADC0TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20320;"	d
BM_SIM_SRVCOP_SRVCOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21692;"	d
BM_SIM_UIDL_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21444;"	d
BM_SIM_UIDMH_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21352;"	d
BM_SIM_UIDML_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21398;"	d
BM_SMC_PMCTRL_RUNM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21983;"	d
BM_SMC_PMCTRL_STOPA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21960;"	d
BM_SMC_PMCTRL_STOPM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21933;"	d
BM_SMC_PMPROT_AVLLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21824;"	d
BM_SMC_PMPROT_AVLP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21849;"	d
BM_SMC_PMSTAT_PMSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22198;"	d
BM_SMC_STOPCTRL_LPOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22084;"	d
BM_SMC_STOPCTRL_PORPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22108;"	d
BM_SMC_STOPCTRL_PSTOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22139;"	d
BM_SMC_STOPCTRL_VLLSM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22059;"	d
BM_SPI_BR_SPPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22473;"	d
BM_SPI_BR_SPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22440;"	d
BM_SPI_C1_CPHA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22785;"	d
BM_SPI_C1_CPOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22813;"	d
BM_SPI_C1_LSBFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22726;"	d
BM_SPI_C1_MSTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22837;"	d
BM_SPI_C1_SPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22888;"	d
BM_SPI_C1_SPIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22913;"	d
BM_SPI_C1_SPTIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22862;"	d
BM_SPI_C1_SSOE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22758;"	d
BM_SPI_C2_BIDIROE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22601;"	d
BM_SPI_C2_MODFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22630;"	d
BM_SPI_C2_SPC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22548;"	d
BM_SPI_C2_SPISWAI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22572;"	d
BM_SPI_C2_SPMIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22655;"	d
BM_SPI_D_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23041;"	d
BM_SPI_M_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22971;"	d
BM_SPI_S_MODF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22300;"	d
BM_SPI_S_SPMF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22352;"	d
BM_SPI_S_SPRF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22372;"	d
BM_SPI_S_SPTEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22331;"	d
BM_TPM_CNT_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23331;"	d
BM_TPM_CONF_CROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24009;"	d
BM_TPM_CONF_CSOO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23979;"	d
BM_TPM_CONF_CSOT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23949;"	d
BM_TPM_CONF_DBGMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23890;"	d
BM_TPM_CONF_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23864;"	d
BM_TPM_CONF_GTBEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23918;"	d
BM_TPM_CONF_TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24031;"	d
BM_TPM_CnSC_CHF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23600;"	d
BM_TPM_CnSC_CHIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23571;"	d
BM_TPM_CnSC_ELSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23481;"	d
BM_TPM_CnSC_ELSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23503;"	d
BM_TPM_CnSC_MSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23525;"	d
BM_TPM_CnSC_MSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23547;"	d
BM_TPM_CnV_VAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23666;"	d
BM_TPM_MOD_MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23399;"	d
BM_TPM_SC_CMOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23191;"	d
BM_TPM_SC_CPWMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23217;"	d
BM_TPM_SC_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23163;"	d
BM_TPM_SC_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23270;"	d
BM_TPM_SC_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23241;"	d
BM_TPM_STATUS_CH0F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23741;"	d
BM_TPM_STATUS_CH1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23765;"	d
BM_TPM_STATUS_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23789;"	d
BM_VREF_SC_ICOMPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24284;"	d
BM_VREF_SC_MODE_LV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24240;"	d
BM_VREF_SC_REGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24313;"	d
BM_VREF_SC_VREFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24340;"	d
BM_VREF_SC_VREFST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24265;"	d
BM_VREF_TRM_CHOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24169;"	d
BM_VREF_TRM_TRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24144;"	d
BOOTPIN_OPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t BOOTPIN_OPT : 1;       \/*!< [1]  *\/$/;"	m	struct:_hw_nv_fopt::_hw_nv_fopt_bitfields
BOOTROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t BOOTROM : 2;           \/*!< [2:1] Boot ROM Configuration *\/$/;"	m	struct:_hw_rcm_mr::_hw_rcm_mr_bitfields
BOOTSRC_SEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t BOOTSRC_SEL : 2;       \/*!< [7:6] Boot source selection *\/$/;"	m	struct:_hw_nv_fopt::_hw_nv_fopt_bitfields
BOTHEDGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t BOTHEDGE : 1;         \/*!< [17] Both Edge Sampling *\/$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
BP_ADC_CFG1_ADICLK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	346;"	d
BP_ADC_CFG1_ADIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	428;"	d
BP_ADC_CFG1_ADLPC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	454;"	d
BP_ADC_CFG1_ADLSMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	402;"	d
BP_ADC_CFG1_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	372;"	d
BP_ADC_CFG2_ADACKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	588;"	d
BP_ADC_CFG2_ADHSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	556;"	d
BP_ADC_CFG2_ADLSTS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	529;"	d
BP_ADC_CFG2_MUXSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	612;"	d
BP_ADC_CLP0_CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1715;"	d
BP_ADC_CLP1_CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1656;"	d
BP_ADC_CLP2_CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1597;"	d
BP_ADC_CLP3_CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1538;"	d
BP_ADC_CLP4_CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1479;"	d
BP_ADC_CLPD_CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1361;"	d
BP_ADC_CLPS_CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1420;"	d
BP_ADC_CV1_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	736;"	d
BP_ADC_CV2_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	800;"	d
BP_ADC_OFS_OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1234;"	d
BP_ADC_PG_PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1296;"	d
BP_ADC_Rn_D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	678;"	d
BP_ADC_SC1n_ADCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	219;"	d
BP_ADC_SC1n_AIEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	244;"	d
BP_ADC_SC1n_COCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	276;"	d
BP_ADC_SC2_ACFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	957;"	d
BP_ADC_SC2_ACFGT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	933;"	d
BP_ADC_SC2_ACREN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	904;"	d
BP_ADC_SC2_ADACT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1011;"	d
BP_ADC_SC2_ADTRG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	985;"	d
BP_ADC_SC2_REFSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	877;"	d
BP_ADC_SC3_ADCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1127;"	d
BP_ADC_SC3_AVGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1101;"	d
BP_ADC_SC3_AVGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1077;"	d
BP_ADC_SC3_CAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1172;"	d
BP_ADC_SC3_CALF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1153;"	d
BP_CMP_CR0_FILTER_CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1871;"	d
BP_CMP_CR0_HYSTCTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1838;"	d
BP_CMP_CR1_COS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1989;"	d
BP_CMP_CR1_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1941;"	d
BP_CMP_CR1_INV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2015;"	d
BP_CMP_CR1_OPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1967;"	d
BP_CMP_CR1_PMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2041;"	d
BP_CMP_CR1_SE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2121;"	d
BP_CMP_CR1_TRIGM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2071;"	d
BP_CMP_CR1_WE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2096;"	d
BP_CMP_DACCR_DACEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2443;"	d
BP_CMP_DACCR_VOSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2396;"	d
BP_CMP_DACCR_VRSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2418;"	d
BP_CMP_FPR_FILT_PER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2180;"	d
BP_CMP_MUXCR_MSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2515;"	d
BP_CMP_MUXCR_PSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2548;"	d
BP_CMP_SCR_CFF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2262;"	d
BP_CMP_SCR_CFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2287;"	d
BP_CMP_SCR_COUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2243;"	d
BP_CMP_SCR_IEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2312;"	d
BP_CMP_SCR_IER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2337;"	d
BP_FGPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2774;"	d
BP_FGPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2942;"	d
BP_FGPIO_PDIR_PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2886;"	d
BP_FGPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2657;"	d
BP_FGPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2717;"	d
BP_FGPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2830;"	d
BP_FTFA_FCCOB0_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3859;"	d
BP_FTFA_FCCOB1_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3774;"	d
BP_FTFA_FCCOB2_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3689;"	d
BP_FTFA_FCCOB3_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3604;"	d
BP_FTFA_FCCOB4_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4199;"	d
BP_FTFA_FCCOB5_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4114;"	d
BP_FTFA_FCCOB6_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4029;"	d
BP_FTFA_FCCOB7_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3944;"	d
BP_FTFA_FCCOB8_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4539;"	d
BP_FTFA_FCCOB9_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4454;"	d
BP_FTFA_FCCOBA_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4369;"	d
BP_FTFA_FCCOBB_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4284;"	d
BP_FTFA_FCNFG_CCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3328;"	d
BP_FTFA_FCNFG_ERSAREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3283;"	d
BP_FTFA_FCNFG_ERSSUSP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3250;"	d
BP_FTFA_FCNFG_RDCOLLIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3303;"	d
BP_FTFA_FOPT_OPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3525;"	d
BP_FTFA_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4927;"	d
BP_FTFA_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4830;"	d
BP_FTFA_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4733;"	d
BP_FTFA_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4636;"	d
BP_FTFA_FSEC_FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3427;"	d
BP_FTFA_FSEC_KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3470;"	d
BP_FTFA_FSEC_MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3449;"	d
BP_FTFA_FSEC_SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3400;"	d
BP_FTFA_FSTAT_ACCERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3123;"	d
BP_FTFA_FSTAT_CCIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3180;"	d
BP_FTFA_FSTAT_FPVIOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3095;"	d
BP_FTFA_FSTAT_MGSTAT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3074;"	d
BP_FTFA_FSTAT_RDCOLERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3151;"	d
BP_GPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5169;"	d
BP_GPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5341;"	d
BP_GPIO_PDIR_PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5285;"	d
BP_GPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5052;"	d
BP_GPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5112;"	d
BP_GPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5225;"	d
BP_I2C_A1_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5452;"	d
BP_I2C_A2_SAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6804;"	d
BP_I2C_C1_IICEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5772;"	d
BP_I2C_C1_IICIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5748;"	d
BP_I2C_C1_MST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5724;"	d
BP_I2C_C1_RSTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5645;"	d
BP_I2C_C1_TX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5698;"	d
BP_I2C_C1_TXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5671;"	d
BP_I2C_C1_WUEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5623;"	d
BP_I2C_C2_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6150;"	d
BP_I2C_C2_ADEXT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6231;"	d
BP_I2C_C2_GCAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6255;"	d
BP_I2C_C2_RMEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6179;"	d
BP_I2C_C2_SBRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6207;"	d
BP_I2C_D_DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6088;"	d
BP_I2C_FLT_FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6320;"	d
BP_I2C_FLT_SHEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6439;"	d
BP_I2C_FLT_SSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6373;"	d
BP_I2C_FLT_STARTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6345;"	d
BP_I2C_FLT_STOPF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6398;"	d
BP_I2C_F_ICR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5527;"	d
BP_I2C_F_MULT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5554;"	d
BP_I2C_RA_RAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6499;"	d
BP_I2C_S2_EMPTY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6982;"	d
BP_I2C_S2_ERROR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7001;"	d
BP_I2C_SLTH_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6861;"	d
BP_I2C_SLTL_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6918;"	d
BP_I2C_SMB_ALERTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6720;"	d
BP_I2C_SMB_FACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6746;"	d
BP_I2C_SMB_SHTF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6624;"	d
BP_I2C_SMB_SHTF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6599;"	d
BP_I2C_SMB_SHTF2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6574;"	d
BP_I2C_SMB_SIICAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6693;"	d
BP_I2C_SMB_SLTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6645;"	d
BP_I2C_SMB_TCKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6669;"	d
BP_I2C_S_ARBL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5941;"	d
BP_I2C_S_BUSY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5967;"	d
BP_I2C_S_IAAS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5994;"	d
BP_I2C_S_IICIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5869;"	d
BP_I2C_S_RAM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5916;"	d
BP_I2C_S_RXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5838;"	d
BP_I2C_S_SRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5894;"	d
BP_I2C_S_TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6021;"	d
BP_LLWU_F1_WUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7677;"	d
BP_LLWU_F1_WUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7702;"	d
BP_LLWU_F1_WUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7727;"	d
BP_LLWU_F1_WUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7752;"	d
BP_LLWU_F1_WUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7777;"	d
BP_LLWU_F1_WUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7802;"	d
BP_LLWU_F1_WUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7827;"	d
BP_LLWU_F1_WUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7852;"	d
BP_LLWU_F3_MWUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7930;"	d
BP_LLWU_F3_MWUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7950;"	d
BP_LLWU_F3_MWUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7970;"	d
BP_LLWU_F3_MWUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7990;"	d
BP_LLWU_F3_MWUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8010;"	d
BP_LLWU_F3_MWUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8030;"	d
BP_LLWU_F3_MWUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8050;"	d
BP_LLWU_F3_MWUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8070;"	d
BP_LLWU_FILT1_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8161;"	d
BP_LLWU_FILT1_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8187;"	d
BP_LLWU_FILT1_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8135;"	d
BP_LLWU_FILT2_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8284;"	d
BP_LLWU_FILT2_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8310;"	d
BP_LLWU_FILT2_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8258;"	d
BP_LLWU_ME_WUME0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7429;"	d
BP_LLWU_ME_WUME1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7453;"	d
BP_LLWU_ME_WUME2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7477;"	d
BP_LLWU_ME_WUME3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7501;"	d
BP_LLWU_ME_WUME4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7525;"	d
BP_LLWU_ME_WUME5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7549;"	d
BP_LLWU_ME_WUME6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7573;"	d
BP_LLWU_ME_WUME7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7597;"	d
BP_LLWU_PE1_WUPE0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7125;"	d
BP_LLWU_PE1_WUPE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7151;"	d
BP_LLWU_PE1_WUPE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7177;"	d
BP_LLWU_PE1_WUPE3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7203;"	d
BP_LLWU_PE2_WUPE4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7276;"	d
BP_LLWU_PE2_WUPE5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7302;"	d
BP_LLWU_PE2_WUPE6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7328;"	d
BP_LLWU_PE2_WUPE7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7354;"	d
BP_LPTMR_CMR_COMPARE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8789;"	d
BP_LPTMR_CNR_COUNTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8844;"	d
BP_LPTMR_CSR_TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8577;"	d
BP_LPTMR_CSR_TEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8421;"	d
BP_LPTMR_CSR_TFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8472;"	d
BP_LPTMR_CSR_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8552;"	d
BP_LPTMR_CSR_TMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8446;"	d
BP_LPTMR_CSR_TPP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8499;"	d
BP_LPTMR_CSR_TPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8528;"	d
BP_LPTMR_PSR_PBYP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8672;"	d
BP_LPTMR_PSR_PCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8645;"	d
BP_LPTMR_PSR_PRESCALE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8728;"	d
BP_LPUART_BAUD_BOTHEDGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9088;"	d
BP_LPUART_BAUD_LBKDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9032;"	d
BP_LPUART_BAUD_M10	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9162;"	d
BP_LPUART_BAUD_MAEN1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9206;"	d
BP_LPUART_BAUD_MAEN2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9184;"	d
BP_LPUART_BAUD_MATCFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9114;"	d
BP_LPUART_BAUD_OSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9137;"	d
BP_LPUART_BAUD_RESYNCDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9058;"	d
BP_LPUART_BAUD_RXEDGIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9007;"	d
BP_LPUART_BAUD_SBNS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8981;"	d
BP_LPUART_BAUD_SBR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8956;"	d
BP_LPUART_CTRL_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9997;"	d
BP_LPUART_CTRL_FEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10359;"	d
BP_LPUART_CTRL_IDLECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10055;"	d
BP_LPUART_CTRL_ILIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10236;"	d
BP_LPUART_CTRL_ILT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9899;"	d
BP_LPUART_CTRL_LOOPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10024;"	d
BP_LPUART_CTRL_M	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9947;"	d
BP_LPUART_CTRL_MA1IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10099;"	d
BP_LPUART_CTRL_MA2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10077;"	d
BP_LPUART_CTRL_NEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10383;"	d
BP_LPUART_CTRL_ORIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10408;"	d
BP_LPUART_CTRL_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9868;"	d
BP_LPUART_CTRL_PEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10334;"	d
BP_LPUART_CTRL_PT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9843;"	d
BP_LPUART_CTRL_R8T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10513;"	d
BP_LPUART_CTRL_R9T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10487;"	d
BP_LPUART_CTRL_RE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10185;"	d
BP_LPUART_CTRL_RIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10260;"	d
BP_LPUART_CTRL_RSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9975;"	d
BP_LPUART_CTRL_RWU	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10160;"	d
BP_LPUART_CTRL_SBK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10128;"	d
BP_LPUART_CTRL_TCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10285;"	d
BP_LPUART_CTRL_TE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10212;"	d
BP_LPUART_CTRL_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10309;"	d
BP_LPUART_CTRL_TXDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10461;"	d
BP_LPUART_CTRL_TXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10434;"	d
BP_LPUART_CTRL_WAKE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9925;"	d
BP_LPUART_DATA_FRETSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10840;"	d
BP_LPUART_DATA_IDLINE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10797;"	d
BP_LPUART_DATA_NOISY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10884;"	d
BP_LPUART_DATA_PARITYE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10865;"	d
BP_LPUART_DATA_R0T0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10591;"	d
BP_LPUART_DATA_R1T1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10611;"	d
BP_LPUART_DATA_R2T2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10631;"	d
BP_LPUART_DATA_R3T3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10651;"	d
BP_LPUART_DATA_R4T4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10671;"	d
BP_LPUART_DATA_R5T5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10691;"	d
BP_LPUART_DATA_R6T6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10711;"	d
BP_LPUART_DATA_R7T7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10731;"	d
BP_LPUART_DATA_R8T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10751;"	d
BP_LPUART_DATA_R9T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10771;"	d
BP_LPUART_DATA_RXEMPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10816;"	d
BP_LPUART_MATCH_MA1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10941;"	d
BP_LPUART_MATCH_MA2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10965;"	d
BP_LPUART_STAT_BRK13	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9607;"	d
BP_LPUART_STAT_FE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9365;"	d
BP_LPUART_STAT_IDLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9462;"	d
BP_LPUART_STAT_LBKDE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9577;"	d
BP_LPUART_STAT_LBKDIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9747;"	d
BP_LPUART_STAT_MA1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9311;"	d
BP_LPUART_STAT_MA2F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9286;"	d
BP_LPUART_STAT_MSBF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9697;"	d
BP_LPUART_STAT_NF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9394;"	d
BP_LPUART_STAT_OR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9426;"	d
BP_LPUART_STAT_PF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9338;"	d
BP_LPUART_STAT_RAF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9554;"	d
BP_LPUART_STAT_RDRF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9490;"	d
BP_LPUART_STAT_RWUID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9638;"	d
BP_LPUART_STAT_RXEDGIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9722;"	d
BP_LPUART_STAT_RXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9664;"	d
BP_LPUART_STAT_TC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9514;"	d
BP_LPUART_STAT_TDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9535;"	d
BP_MCG_C1_CLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11121;"	d
BP_MCG_C1_IRCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11094;"	d
BP_MCG_C1_IREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11070;"	d
BP_MCG_C2_EREFS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11210;"	d
BP_MCG_C2_IRCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11185;"	d
BP_MCG_MC_HIRCEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11453;"	d
BP_MCG_MC_LIRC_DIV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11429;"	d
BP_MCG_SC_FCRDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11360;"	d
BP_MCG_S_CLKST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11297;"	d
BP_MCG_S_OSCINIT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11272;"	d
BP_MCM_CPO_CPOACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11820;"	d
BP_MCM_CPO_CPOREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11796;"	d
BP_MCM_CPO_CPOWOI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11837;"	d
BP_MCM_PLACR_DFCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11698;"	d
BP_MCM_PLACR_EFDS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11674;"	d
BP_MCM_PLACR_ESFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11730;"	d
BP_MCM_PLAMC_AMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11609;"	d
BP_MCM_PLASC_ASC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11556;"	d
BP_MTBDWT_COMP0_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13576;"	d
BP_MTBDWT_COMP1_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13883;"	d
BP_MTBDWT_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14713;"	d
BP_MTBDWT_CTRL_DWTCFGCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13506;"	d
BP_MTBDWT_CTRL_NUMCMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13520;"	d
BP_MTBDWT_DEVICECFG_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14219;"	d
BP_MTBDWT_DEVICETYPID_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14268;"	d
BP_MTBDWT_FCT0_DATAVADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13801;"	d
BP_MTBDWT_FCT0_DATAVMATCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13749;"	d
BP_MTBDWT_FCT0_DATAVSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13777;"	d
BP_MTBDWT_FCT0_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13723;"	d
BP_MTBDWT_FCT0_MATCHED	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13827;"	d
BP_MTBDWT_FCT1_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14027;"	d
BP_MTBDWT_FCT1_MATCHED	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14053;"	d
BP_MTBDWT_MASK0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13647;"	d
BP_MTBDWT_MASK1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13954;"	d
BP_MTBDWT_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14514;"	d
BP_MTBDWT_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14563;"	d
BP_MTBDWT_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14612;"	d
BP_MTBDWT_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14661;"	d
BP_MTBDWT_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14318;"	d
BP_MTBDWT_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14367;"	d
BP_MTBDWT_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14416;"	d
BP_MTBDWT_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14465;"	d
BP_MTBDWT_TBCTRL_ACOMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14124;"	d
BP_MTBDWT_TBCTRL_ACOMP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14149;"	d
BP_MTBDWT_TBCTRL_NUMCOMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14170;"	d
BP_MTB_AUTHSTAT_BIT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12730;"	d
BP_MTB_AUTHSTAT_BIT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12744;"	d
BP_MTB_AUTHSTAT_BIT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12758;"	d
BP_MTB_AUTHSTAT_BIT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12772;"	d
BP_MTB_BASE_BASEADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12419;"	d
BP_MTB_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13364;"	d
BP_MTB_DEVICEARCH_DEVICEARCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12821;"	d
BP_MTB_DEVICECFG_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12870;"	d
BP_MTB_DEVICETYPID_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12919;"	d
BP_MTB_FLOW_AUTOHALT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12337;"	d
BP_MTB_FLOW_AUTOSTOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12314;"	d
BP_MTB_FLOW_WATERMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12359;"	d
BP_MTB_LOCKACCESS_LOCKACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12620;"	d
BP_MTB_LOCKSTAT_LOCKSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12671;"	d
BP_MTB_MASTER_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12242;"	d
BP_MTB_MASTER_HALTREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12213;"	d
BP_MTB_MASTER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12099;"	d
BP_MTB_MASTER_RAMPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12190;"	d
BP_MTB_MASTER_SFRWPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12167;"	d
BP_MTB_MASTER_TSTARTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12120;"	d
BP_MTB_MASTER_TSTOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12142;"	d
BP_MTB_MODECTRL_MODECTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12469;"	d
BP_MTB_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13165;"	d
BP_MTB_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13214;"	d
BP_MTB_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13263;"	d
BP_MTB_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13312;"	d
BP_MTB_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12969;"	d
BP_MTB_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13018;"	d
BP_MTB_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13067;"	d
BP_MTB_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13116;"	d
BP_MTB_POSITION_POINTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12015;"	d
BP_MTB_POSITION_WRAP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11981;"	d
BP_MTB_TAGCLEAR_TAGCLEAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12570;"	d
BP_MTB_TAGSET_TAGSET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12519;"	d
BP_NV_BACKKEY0_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14957;"	d
BP_NV_BACKKEY1_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14913;"	d
BP_NV_BACKKEY2_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14869;"	d
BP_NV_BACKKEY3_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14825;"	d
BP_NV_BACKKEY4_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15133;"	d
BP_NV_BACKKEY5_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15089;"	d
BP_NV_BACKKEY6_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15045;"	d
BP_NV_BACKKEY7_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15001;"	d
BP_NV_FOPT_BOOTPIN_OPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15484;"	d
BP_NV_FOPT_BOOTSRC_SEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15568;"	d
BP_NV_FOPT_FAST_INIT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15551;"	d
BP_NV_FOPT_LPBOOT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15467;"	d
BP_NV_FOPT_LPBOOT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15535;"	d
BP_NV_FOPT_NMI_DIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15500;"	d
BP_NV_FOPT_RESET_PIN_CFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15517;"	d
BP_NV_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15309;"	d
BP_NV_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15265;"	d
BP_NV_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15221;"	d
BP_NV_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15177;"	d
BP_NV_FSEC_FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15379;"	d
BP_NV_FSEC_KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15411;"	d
BP_NV_FSEC_MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15395;"	d
BP_NV_FSEC_SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15363;"	d
BP_OSC_CR_ERCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15801;"	d
BP_OSC_CR_EREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15777;"	d
BP_OSC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15679;"	d
BP_OSC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15751;"	d
BP_OSC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15727;"	d
BP_OSC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15703;"	d
BP_PMC_LVDSC1_LVDACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15985;"	d
BP_PMC_LVDSC1_LVDF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16006;"	d
BP_PMC_LVDSC1_LVDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15964;"	d
BP_PMC_LVDSC1_LVDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15940;"	d
BP_PMC_LVDSC1_LVDV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15915;"	d
BP_PMC_LVDSC2_LVWACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16120;"	d
BP_PMC_LVDSC2_LVWF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16145;"	d
BP_PMC_LVDSC2_LVWIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16099;"	d
BP_PMC_LVDSC2_LVWV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16075;"	d
BP_PMC_REGSC_ACKISO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16260;"	d
BP_PMC_REGSC_BGBE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16211;"	d
BP_PMC_REGSC_BGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16288;"	d
BP_PMC_REGSC_REGONS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16236;"	d
BP_PORT_GPCHR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16747;"	d
BP_PORT_GPCHR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16770;"	d
BP_PORT_GPCLR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16670;"	d
BP_PORT_GPCLR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16693;"	d
BP_PORT_ISFR_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16836;"	d
BP_PORT_PCRn_DSE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16522;"	d
BP_PORT_PCRn_IRQC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16585;"	d
BP_PORT_PCRn_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16613;"	d
BP_PORT_PCRn_MUX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16555;"	d
BP_PORT_PCRn_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16440;"	d
BP_PORT_PCRn_PFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16495;"	d
BP_PORT_PCRn_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16411;"	d
BP_PORT_PCRn_SRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16467;"	d
BP_RCM_FM_FORCEROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17405;"	d
BP_RCM_MR_BOOTROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17477;"	d
BP_RCM_RPFC_RSTFLTSRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17217;"	d
BP_RCM_RPFC_RSTFLTSS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17243;"	d
BP_RCM_RPFW_RSTFLTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17337;"	d
BP_RCM_SRS0_LVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16969;"	d
BP_RCM_SRS0_PIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17008;"	d
BP_RCM_SRS0_POR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17029;"	d
BP_RCM_SRS0_WAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16950;"	d
BP_RCM_SRS0_WDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16989;"	d
BP_RCM_SRS1_LOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17092;"	d
BP_RCM_SRS1_MDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17132;"	d
BP_RCM_SRS1_SACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17154;"	d
BP_RCM_SRS1_SW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17111;"	d
BP_RCM_SSRS0_SLVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17573;"	d
BP_RCM_SSRS0_SPIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17624;"	d
BP_RCM_SSRS0_SPOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17651;"	d
BP_RCM_SSRS0_SWAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17548;"	d
BP_RCM_SSRS0_SWDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17599;"	d
BP_RCM_SSRS1_SLOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17723;"	d
BP_RCM_SSRS1_SMDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17775;"	d
BP_RCM_SSRS1_SSACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17803;"	d
BP_RCM_SSRS1_SSW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17748;"	d
BP_RFSYS_REGn_HH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17967;"	d
BP_RFSYS_REGn_HL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17947;"	d
BP_RFSYS_REGn_LH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17927;"	d
BP_RFSYS_REGn_LL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17907;"	d
BP_ROM_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18621;"	d
BP_ROM_ENTRYn_ENTRY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18071;"	d
BP_ROM_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18419;"	d
BP_ROM_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18469;"	d
BP_ROM_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18519;"	d
BP_ROM_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18569;"	d
BP_ROM_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18219;"	d
BP_ROM_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18269;"	d
BP_ROM_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18319;"	d
BP_ROM_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18369;"	d
BP_ROM_SYSACCESS_SYSACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18169;"	d
BP_ROM_TABLEMARK_MARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18120;"	d
BP_RTC_CR_CLKO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19191;"	d
BP_RTC_CR_OSCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19169;"	d
BP_RTC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19213;"	d
BP_RTC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19279;"	d
BP_RTC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19257;"	d
BP_RTC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19235;"	d
BP_RTC_CR_SUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19093;"	d
BP_RTC_CR_SWR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19045;"	d
BP_RTC_CR_UM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19119;"	d
BP_RTC_CR_WPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19070;"	d
BP_RTC_CR_WPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19145;"	d
BP_RTC_IER_TAIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19651;"	d
BP_RTC_IER_TIIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19607;"	d
BP_RTC_IER_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19629;"	d
BP_RTC_IER_TSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19677;"	d
BP_RTC_IER_WPON	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19702;"	d
BP_RTC_LR_CRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19494;"	d
BP_RTC_LR_LRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19542;"	d
BP_RTC_LR_SRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19518;"	d
BP_RTC_LR_TCL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19470;"	d
BP_RTC_SR_TAF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19385;"	d
BP_RTC_SR_TCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19405;"	d
BP_RTC_SR_TIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19346;"	d
BP_RTC_SR_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19366;"	d
BP_RTC_TAR_TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18848;"	d
BP_RTC_TCR_CIC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18980;"	d
BP_RTC_TCR_CIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18941;"	d
BP_RTC_TCR_TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18916;"	d
BP_RTC_TCR_TCV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18964;"	d
BP_RTC_TPR_TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18790;"	d
BP_RTC_TSR_TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18729;"	d
BP_SIM_CLKDIV1_OUTDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21125;"	d
BP_SIM_CLKDIV1_OUTDIV4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21084;"	d
BP_SIM_COPC_COPCLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21534;"	d
BP_SIM_COPC_COPCLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21634;"	d
BP_SIM_COPC_COPDBGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21608;"	d
BP_SIM_COPC_COPSTPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21586;"	d
BP_SIM_COPC_COPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21564;"	d
BP_SIM_COPC_COPW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21509;"	d
BP_SIM_FCFG1_FLASHDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21192;"	d
BP_SIM_FCFG1_FLASHDOZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21220;"	d
BP_SIM_FCFG1_PFSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21250;"	d
BP_SIM_FCFG2_MAXADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21304;"	d
BP_SIM_SCGC4_CMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20658;"	d
BP_SIM_SCGC4_I2C0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20634;"	d
BP_SIM_SCGC4_SPI0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20706;"	d
BP_SIM_SCGC4_VREF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20682;"	d
BP_SIM_SCGC5_LPTMR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20772;"	d
BP_SIM_SCGC5_LPUART0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20844;"	d
BP_SIM_SCGC5_PORTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20796;"	d
BP_SIM_SCGC5_PORTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20820;"	d
BP_SIM_SCGC6_ADC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20986;"	d
BP_SIM_SCGC6_FTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20914;"	d
BP_SIM_SCGC6_RTC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21010;"	d
BP_SIM_SCGC6_TPM0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20938;"	d
BP_SIM_SCGC6_TPM1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20962;"	d
BP_SIM_SCGC_BIT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20608;"	d
BP_SIM_SDID_DIEID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20469;"	d
BP_SIM_SDID_FAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20567;"	d
BP_SIM_SDID_PINID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20455;"	d
BP_SIM_SDID_REVID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20483;"	d
BP_SIM_SDID_SERIESID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20524;"	d
BP_SIM_SDID_SRAMSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20507;"	d
BP_SIM_SDID_SUBFAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20546;"	d
BP_SIM_SOPT1_OSC32KOUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19827;"	d
BP_SIM_SOPT1_OSC32KSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19854;"	d
BP_SIM_SOPT2_CLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19956;"	d
BP_SIM_SOPT2_LPUART0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20008;"	d
BP_SIM_SOPT2_RTCCLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19925;"	d
BP_SIM_SOPT2_TPMSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19982;"	d
BP_SIM_SOPT4_TPM0CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20101;"	d
BP_SIM_SOPT4_TPM1CH0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20075;"	d
BP_SIM_SOPT4_TPM1CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20127;"	d
BP_SIM_SOPT5_LPUART0ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20240;"	d
BP_SIM_SOPT5_LPUART0RXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20218;"	d
BP_SIM_SOPT5_LPUART0TXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20194;"	d
BP_SIM_SOPT7_ADC0ALTTRGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20378;"	d
BP_SIM_SOPT7_ADC0PRETRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20346;"	d
BP_SIM_SOPT7_ADC0TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20319;"	d
BP_SIM_SRVCOP_SRVCOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21691;"	d
BP_SIM_UIDL_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21443;"	d
BP_SIM_UIDMH_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21351;"	d
BP_SIM_UIDML_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21397;"	d
BP_SMC_PMCTRL_RUNM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21982;"	d
BP_SMC_PMCTRL_STOPA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21959;"	d
BP_SMC_PMCTRL_STOPM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21932;"	d
BP_SMC_PMPROT_AVLLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21823;"	d
BP_SMC_PMPROT_AVLP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21848;"	d
BP_SMC_PMSTAT_PMSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22197;"	d
BP_SMC_STOPCTRL_LPOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22083;"	d
BP_SMC_STOPCTRL_PORPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22107;"	d
BP_SMC_STOPCTRL_PSTOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22138;"	d
BP_SMC_STOPCTRL_VLLSM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22058;"	d
BP_SPI_BR_SPPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22472;"	d
BP_SPI_BR_SPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22439;"	d
BP_SPI_C1_CPHA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22784;"	d
BP_SPI_C1_CPOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22812;"	d
BP_SPI_C1_LSBFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22725;"	d
BP_SPI_C1_MSTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22836;"	d
BP_SPI_C1_SPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22887;"	d
BP_SPI_C1_SPIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22912;"	d
BP_SPI_C1_SPTIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22861;"	d
BP_SPI_C1_SSOE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22757;"	d
BP_SPI_C2_BIDIROE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22600;"	d
BP_SPI_C2_MODFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22629;"	d
BP_SPI_C2_SPC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22547;"	d
BP_SPI_C2_SPISWAI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22571;"	d
BP_SPI_C2_SPMIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22654;"	d
BP_SPI_D_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23040;"	d
BP_SPI_M_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22970;"	d
BP_SPI_S_MODF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22299;"	d
BP_SPI_S_SPMF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22351;"	d
BP_SPI_S_SPRF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22371;"	d
BP_SPI_S_SPTEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22330;"	d
BP_TPM_CNT_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23330;"	d
BP_TPM_CONF_CROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24008;"	d
BP_TPM_CONF_CSOO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23978;"	d
BP_TPM_CONF_CSOT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23948;"	d
BP_TPM_CONF_DBGMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23889;"	d
BP_TPM_CONF_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23863;"	d
BP_TPM_CONF_GTBEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23917;"	d
BP_TPM_CONF_TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24030;"	d
BP_TPM_CnSC_CHF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23599;"	d
BP_TPM_CnSC_CHIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23570;"	d
BP_TPM_CnSC_ELSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23480;"	d
BP_TPM_CnSC_ELSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23502;"	d
BP_TPM_CnSC_MSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23524;"	d
BP_TPM_CnSC_MSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23546;"	d
BP_TPM_CnV_VAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23665;"	d
BP_TPM_MOD_MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23398;"	d
BP_TPM_SC_CMOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23190;"	d
BP_TPM_SC_CPWMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23216;"	d
BP_TPM_SC_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23162;"	d
BP_TPM_SC_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23269;"	d
BP_TPM_SC_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23240;"	d
BP_TPM_STATUS_CH0F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23740;"	d
BP_TPM_STATUS_CH1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23764;"	d
BP_TPM_STATUS_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23788;"	d
BP_VREF_SC_ICOMPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24283;"	d
BP_VREF_SC_MODE_LV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24239;"	d
BP_VREF_SC_REGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24312;"	d
BP_VREF_SC_VREFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24339;"	d
BP_VREF_SC_VREFST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24264;"	d
BP_VREF_TRM_CHOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24168;"	d
BP_VREF_TRM_TRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24143;"	d
BR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t BR;                                 \/**< SPI Baud Rate Register, offset: 0x1 *\/$/;"	m	struct:__anon99
BR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_spi_br_t BR;                   \/*!< [0x1] SPI Baud Rate Register *\/$/;"	m	struct:_hw_spi
BRK13	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t BRK13 : 1;            \/*!< [26] Break Character Generation Length *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
BR_ADC_CFG1_ADICLK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	351;"	d
BR_ADC_CFG1_ADIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	433;"	d
BR_ADC_CFG1_ADLPC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	459;"	d
BR_ADC_CFG1_ADLSMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	407;"	d
BR_ADC_CFG1_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	377;"	d
BR_ADC_CFG2_ADACKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	593;"	d
BR_ADC_CFG2_ADHSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	561;"	d
BR_ADC_CFG2_ADLSTS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	534;"	d
BR_ADC_CFG2_MUXSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	617;"	d
BR_ADC_CLP0_CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1720;"	d
BR_ADC_CLP1_CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1661;"	d
BR_ADC_CLP2_CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1602;"	d
BR_ADC_CLP3_CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1543;"	d
BR_ADC_CLP4_CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1484;"	d
BR_ADC_CLPD_CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1366;"	d
BR_ADC_CLPS_CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1425;"	d
BR_ADC_CV1_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	741;"	d
BR_ADC_CV2_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	805;"	d
BR_ADC_OFS_OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1239;"	d
BR_ADC_PG_PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1301;"	d
BR_ADC_Rn_D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	683;"	d
BR_ADC_SC1n_ADCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	224;"	d
BR_ADC_SC1n_AIEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	249;"	d
BR_ADC_SC1n_COCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	281;"	d
BR_ADC_SC2_ACFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	962;"	d
BR_ADC_SC2_ACFGT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	938;"	d
BR_ADC_SC2_ACREN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	909;"	d
BR_ADC_SC2_ADACT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1016;"	d
BR_ADC_SC2_ADTRG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	990;"	d
BR_ADC_SC2_REFSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	882;"	d
BR_ADC_SC3_ADCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1132;"	d
BR_ADC_SC3_AVGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1106;"	d
BR_ADC_SC3_AVGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1082;"	d
BR_ADC_SC3_CAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1177;"	d
BR_ADC_SC3_CALF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1158;"	d
BR_CMP_CR0_FILTER_CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1876;"	d
BR_CMP_CR0_HYSTCTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1843;"	d
BR_CMP_CR1_COS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1994;"	d
BR_CMP_CR1_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1946;"	d
BR_CMP_CR1_INV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2020;"	d
BR_CMP_CR1_OPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1972;"	d
BR_CMP_CR1_PMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2046;"	d
BR_CMP_CR1_SE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2126;"	d
BR_CMP_CR1_TRIGM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2076;"	d
BR_CMP_CR1_WE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2101;"	d
BR_CMP_DACCR_DACEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2448;"	d
BR_CMP_DACCR_VOSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2401;"	d
BR_CMP_DACCR_VRSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2423;"	d
BR_CMP_FPR_FILT_PER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2185;"	d
BR_CMP_MUXCR_MSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2520;"	d
BR_CMP_MUXCR_PSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2553;"	d
BR_CMP_SCR_CFF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2267;"	d
BR_CMP_SCR_CFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2292;"	d
BR_CMP_SCR_COUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2248;"	d
BR_CMP_SCR_IEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2317;"	d
BR_CMP_SCR_IER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2342;"	d
BR_FGPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2947;"	d
BR_FGPIO_PDIR_PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2891;"	d
BR_FGPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2662;"	d
BR_FTFA_FCCOB0_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3864;"	d
BR_FTFA_FCCOB1_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3779;"	d
BR_FTFA_FCCOB2_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3694;"	d
BR_FTFA_FCCOB3_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3609;"	d
BR_FTFA_FCCOB4_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4204;"	d
BR_FTFA_FCCOB5_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4119;"	d
BR_FTFA_FCCOB6_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4034;"	d
BR_FTFA_FCCOB7_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3949;"	d
BR_FTFA_FCCOB8_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4544;"	d
BR_FTFA_FCCOB9_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4459;"	d
BR_FTFA_FCCOBA_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4374;"	d
BR_FTFA_FCCOBB_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4289;"	d
BR_FTFA_FCNFG_CCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3333;"	d
BR_FTFA_FCNFG_ERSAREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3288;"	d
BR_FTFA_FCNFG_ERSSUSP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3255;"	d
BR_FTFA_FCNFG_RDCOLLIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3308;"	d
BR_FTFA_FOPT_OPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3530;"	d
BR_FTFA_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4932;"	d
BR_FTFA_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4835;"	d
BR_FTFA_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4738;"	d
BR_FTFA_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4641;"	d
BR_FTFA_FSEC_FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3432;"	d
BR_FTFA_FSEC_KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3475;"	d
BR_FTFA_FSEC_MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3454;"	d
BR_FTFA_FSEC_SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3405;"	d
BR_FTFA_FSTAT_ACCERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3128;"	d
BR_FTFA_FSTAT_CCIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3185;"	d
BR_FTFA_FSTAT_FPVIOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3100;"	d
BR_FTFA_FSTAT_MGSTAT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3079;"	d
BR_FTFA_FSTAT_RDCOLERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3156;"	d
BR_GPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5346;"	d
BR_GPIO_PDIR_PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5290;"	d
BR_GPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5057;"	d
BR_I2C_A1_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5457;"	d
BR_I2C_A2_SAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6809;"	d
BR_I2C_C1_IICEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5777;"	d
BR_I2C_C1_IICIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5753;"	d
BR_I2C_C1_MST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5729;"	d
BR_I2C_C1_TX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5703;"	d
BR_I2C_C1_TXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5676;"	d
BR_I2C_C1_WUEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5628;"	d
BR_I2C_C2_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6155;"	d
BR_I2C_C2_ADEXT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6236;"	d
BR_I2C_C2_GCAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6260;"	d
BR_I2C_C2_RMEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6184;"	d
BR_I2C_C2_SBRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6212;"	d
BR_I2C_D_DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6093;"	d
BR_I2C_FLT_FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6325;"	d
BR_I2C_FLT_SHEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6444;"	d
BR_I2C_FLT_SSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6378;"	d
BR_I2C_FLT_STARTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6350;"	d
BR_I2C_FLT_STOPF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6403;"	d
BR_I2C_F_ICR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5532;"	d
BR_I2C_F_MULT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5559;"	d
BR_I2C_RA_RAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6504;"	d
BR_I2C_S2_EMPTY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6987;"	d
BR_I2C_S2_ERROR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7006;"	d
BR_I2C_SLTH_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6866;"	d
BR_I2C_SLTL_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6923;"	d
BR_I2C_SMB_ALERTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6725;"	d
BR_I2C_SMB_FACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6751;"	d
BR_I2C_SMB_SHTF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6629;"	d
BR_I2C_SMB_SHTF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6604;"	d
BR_I2C_SMB_SHTF2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6579;"	d
BR_I2C_SMB_SIICAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6698;"	d
BR_I2C_SMB_SLTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6650;"	d
BR_I2C_SMB_TCKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6674;"	d
BR_I2C_S_ARBL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5946;"	d
BR_I2C_S_BUSY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5972;"	d
BR_I2C_S_IAAS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5999;"	d
BR_I2C_S_IICIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5874;"	d
BR_I2C_S_RAM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5921;"	d
BR_I2C_S_RXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5843;"	d
BR_I2C_S_SRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5899;"	d
BR_I2C_S_TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6026;"	d
BR_LLWU_F1_WUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7682;"	d
BR_LLWU_F1_WUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7707;"	d
BR_LLWU_F1_WUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7732;"	d
BR_LLWU_F1_WUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7757;"	d
BR_LLWU_F1_WUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7782;"	d
BR_LLWU_F1_WUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7807;"	d
BR_LLWU_F1_WUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7832;"	d
BR_LLWU_F1_WUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7857;"	d
BR_LLWU_F3_MWUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7935;"	d
BR_LLWU_F3_MWUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7955;"	d
BR_LLWU_F3_MWUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7975;"	d
BR_LLWU_F3_MWUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7995;"	d
BR_LLWU_F3_MWUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8015;"	d
BR_LLWU_F3_MWUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8035;"	d
BR_LLWU_F3_MWUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8055;"	d
BR_LLWU_F3_MWUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8075;"	d
BR_LLWU_FILT1_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8166;"	d
BR_LLWU_FILT1_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8192;"	d
BR_LLWU_FILT1_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8140;"	d
BR_LLWU_FILT2_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8289;"	d
BR_LLWU_FILT2_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8315;"	d
BR_LLWU_FILT2_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8263;"	d
BR_LLWU_ME_WUME0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7434;"	d
BR_LLWU_ME_WUME1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7458;"	d
BR_LLWU_ME_WUME2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7482;"	d
BR_LLWU_ME_WUME3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7506;"	d
BR_LLWU_ME_WUME4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7530;"	d
BR_LLWU_ME_WUME5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7554;"	d
BR_LLWU_ME_WUME6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7578;"	d
BR_LLWU_ME_WUME7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7602;"	d
BR_LLWU_MODULE_FLAG	platform/hal/src/llwu/fsl_llwu_hal.c	902;"	d	file:
BR_LLWU_MODULE_FLAG	platform/hal/src/llwu/fsl_llwu_hal.c	904;"	d	file:
BR_LLWU_PE1_WUPE0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7130;"	d
BR_LLWU_PE1_WUPE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7156;"	d
BR_LLWU_PE1_WUPE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7182;"	d
BR_LLWU_PE1_WUPE3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7208;"	d
BR_LLWU_PE2_WUPE4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7281;"	d
BR_LLWU_PE2_WUPE5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7307;"	d
BR_LLWU_PE2_WUPE6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7333;"	d
BR_LLWU_PE2_WUPE7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7359;"	d
BR_LLWU_PIN_FLAG	platform/hal/src/llwu/fsl_llwu_hal.c	530;"	d	file:
BR_LLWU_PIN_FLAG	platform/hal/src/llwu/fsl_llwu_hal.c	532;"	d	file:
BR_LPTMR_CMR_COMPARE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8794;"	d
BR_LPTMR_CNR_COUNTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8849;"	d
BR_LPTMR_CSR_TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8582;"	d
BR_LPTMR_CSR_TEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8426;"	d
BR_LPTMR_CSR_TFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8477;"	d
BR_LPTMR_CSR_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8557;"	d
BR_LPTMR_CSR_TMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8451;"	d
BR_LPTMR_CSR_TPP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8504;"	d
BR_LPTMR_CSR_TPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8533;"	d
BR_LPTMR_PSR_PBYP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8677;"	d
BR_LPTMR_PSR_PCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8650;"	d
BR_LPTMR_PSR_PRESCALE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8733;"	d
BR_LPUART_BAUD_BOTHEDGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9093;"	d
BR_LPUART_BAUD_LBKDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9037;"	d
BR_LPUART_BAUD_M10	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9167;"	d
BR_LPUART_BAUD_MAEN1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9211;"	d
BR_LPUART_BAUD_MAEN2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9189;"	d
BR_LPUART_BAUD_MATCFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9119;"	d
BR_LPUART_BAUD_OSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9142;"	d
BR_LPUART_BAUD_RESYNCDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9063;"	d
BR_LPUART_BAUD_RXEDGIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9012;"	d
BR_LPUART_BAUD_SBNS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8986;"	d
BR_LPUART_BAUD_SBR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8961;"	d
BR_LPUART_CTRL_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10002;"	d
BR_LPUART_CTRL_FEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10364;"	d
BR_LPUART_CTRL_IDLECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10060;"	d
BR_LPUART_CTRL_ILIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10241;"	d
BR_LPUART_CTRL_ILT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9904;"	d
BR_LPUART_CTRL_LOOPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10029;"	d
BR_LPUART_CTRL_M	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9952;"	d
BR_LPUART_CTRL_MA1IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10104;"	d
BR_LPUART_CTRL_MA2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10082;"	d
BR_LPUART_CTRL_NEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10388;"	d
BR_LPUART_CTRL_ORIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10413;"	d
BR_LPUART_CTRL_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9873;"	d
BR_LPUART_CTRL_PEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10339;"	d
BR_LPUART_CTRL_PT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9848;"	d
BR_LPUART_CTRL_R8T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10518;"	d
BR_LPUART_CTRL_R9T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10492;"	d
BR_LPUART_CTRL_RE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10190;"	d
BR_LPUART_CTRL_RIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10265;"	d
BR_LPUART_CTRL_RSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9980;"	d
BR_LPUART_CTRL_RWU	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10165;"	d
BR_LPUART_CTRL_SBK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10133;"	d
BR_LPUART_CTRL_TCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10290;"	d
BR_LPUART_CTRL_TE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10217;"	d
BR_LPUART_CTRL_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10314;"	d
BR_LPUART_CTRL_TXDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10466;"	d
BR_LPUART_CTRL_TXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10439;"	d
BR_LPUART_CTRL_WAKE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9930;"	d
BR_LPUART_DATA_FRETSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10845;"	d
BR_LPUART_DATA_IDLINE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10802;"	d
BR_LPUART_DATA_NOISY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10889;"	d
BR_LPUART_DATA_PARITYE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10870;"	d
BR_LPUART_DATA_R0T0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10596;"	d
BR_LPUART_DATA_R1T1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10616;"	d
BR_LPUART_DATA_R2T2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10636;"	d
BR_LPUART_DATA_R3T3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10656;"	d
BR_LPUART_DATA_R4T4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10676;"	d
BR_LPUART_DATA_R5T5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10696;"	d
BR_LPUART_DATA_R6T6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10716;"	d
BR_LPUART_DATA_R7T7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10736;"	d
BR_LPUART_DATA_R8T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10756;"	d
BR_LPUART_DATA_R9T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10776;"	d
BR_LPUART_DATA_RXEMPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10821;"	d
BR_LPUART_MATCH_MA1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10946;"	d
BR_LPUART_MATCH_MA2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10970;"	d
BR_LPUART_STAT_BRK13	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9612;"	d
BR_LPUART_STAT_FE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9370;"	d
BR_LPUART_STAT_IDLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9467;"	d
BR_LPUART_STAT_LBKDE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9582;"	d
BR_LPUART_STAT_LBKDIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9752;"	d
BR_LPUART_STAT_MA1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9316;"	d
BR_LPUART_STAT_MA2F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9291;"	d
BR_LPUART_STAT_MSBF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9702;"	d
BR_LPUART_STAT_NF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9399;"	d
BR_LPUART_STAT_OR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9431;"	d
BR_LPUART_STAT_PF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9343;"	d
BR_LPUART_STAT_RAF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9559;"	d
BR_LPUART_STAT_RDRF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9495;"	d
BR_LPUART_STAT_RWUID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9643;"	d
BR_LPUART_STAT_RXEDGIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9727;"	d
BR_LPUART_STAT_RXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9669;"	d
BR_LPUART_STAT_TC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9519;"	d
BR_LPUART_STAT_TDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9540;"	d
BR_MCG_C1_CLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11126;"	d
BR_MCG_C1_IRCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11099;"	d
BR_MCG_C1_IREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11075;"	d
BR_MCG_C2_EREFS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11215;"	d
BR_MCG_C2_IRCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11190;"	d
BR_MCG_MC_HIRCEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11458;"	d
BR_MCG_MC_LIRC_DIV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11434;"	d
BR_MCG_SC_FCRDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11365;"	d
BR_MCG_S_CLKST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11302;"	d
BR_MCG_S_OSCINIT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11277;"	d
BR_MCM_CPO_CPOACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11825;"	d
BR_MCM_CPO_CPOREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11801;"	d
BR_MCM_CPO_CPOWOI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11842;"	d
BR_MCM_PLACR_DFCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11703;"	d
BR_MCM_PLACR_EFDS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11679;"	d
BR_MCM_PLACR_ESFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11735;"	d
BR_MCM_PLAMC_AMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11614;"	d
BR_MCM_PLASC_ASC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11561;"	d
BR_MTBDWT_COMP0_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13581;"	d
BR_MTBDWT_COMP1_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13888;"	d
BR_MTBDWT_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14718;"	d
BR_MTBDWT_CTRL_DWTCFGCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13511;"	d
BR_MTBDWT_CTRL_NUMCMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13525;"	d
BR_MTBDWT_DEVICECFG_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14224;"	d
BR_MTBDWT_DEVICETYPID_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14273;"	d
BR_MTBDWT_FCT0_DATAVADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13806;"	d
BR_MTBDWT_FCT0_DATAVMATCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13754;"	d
BR_MTBDWT_FCT0_DATAVSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13782;"	d
BR_MTBDWT_FCT0_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13728;"	d
BR_MTBDWT_FCT0_MATCHED	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13832;"	d
BR_MTBDWT_FCT1_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14032;"	d
BR_MTBDWT_FCT1_MATCHED	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14058;"	d
BR_MTBDWT_MASK0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13652;"	d
BR_MTBDWT_MASK1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13959;"	d
BR_MTBDWT_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14519;"	d
BR_MTBDWT_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14568;"	d
BR_MTBDWT_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14617;"	d
BR_MTBDWT_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14666;"	d
BR_MTBDWT_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14323;"	d
BR_MTBDWT_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14372;"	d
BR_MTBDWT_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14421;"	d
BR_MTBDWT_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14470;"	d
BR_MTBDWT_TBCTRL_ACOMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14129;"	d
BR_MTBDWT_TBCTRL_ACOMP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14154;"	d
BR_MTBDWT_TBCTRL_NUMCOMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14175;"	d
BR_MTB_AUTHSTAT_BIT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12735;"	d
BR_MTB_AUTHSTAT_BIT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12749;"	d
BR_MTB_AUTHSTAT_BIT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12763;"	d
BR_MTB_AUTHSTAT_BIT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12777;"	d
BR_MTB_BASE_BASEADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12424;"	d
BR_MTB_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13369;"	d
BR_MTB_DEVICEARCH_DEVICEARCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12826;"	d
BR_MTB_DEVICECFG_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12875;"	d
BR_MTB_DEVICETYPID_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12924;"	d
BR_MTB_FLOW_AUTOHALT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12342;"	d
BR_MTB_FLOW_AUTOSTOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12319;"	d
BR_MTB_FLOW_WATERMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12364;"	d
BR_MTB_LOCKACCESS_LOCKACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12625;"	d
BR_MTB_LOCKSTAT_LOCKSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12676;"	d
BR_MTB_MASTER_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12247;"	d
BR_MTB_MASTER_HALTREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12218;"	d
BR_MTB_MASTER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12104;"	d
BR_MTB_MASTER_RAMPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12195;"	d
BR_MTB_MASTER_SFRWPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12172;"	d
BR_MTB_MASTER_TSTARTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12125;"	d
BR_MTB_MASTER_TSTOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12147;"	d
BR_MTB_MODECTRL_MODECTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12474;"	d
BR_MTB_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13170;"	d
BR_MTB_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13219;"	d
BR_MTB_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13268;"	d
BR_MTB_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13317;"	d
BR_MTB_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12974;"	d
BR_MTB_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13023;"	d
BR_MTB_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13072;"	d
BR_MTB_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13121;"	d
BR_MTB_POSITION_POINTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12020;"	d
BR_MTB_POSITION_WRAP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11986;"	d
BR_MTB_TAGCLEAR_TAGCLEAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12575;"	d
BR_MTB_TAGSET_TAGSET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12524;"	d
BR_NV_BACKKEY0_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14962;"	d
BR_NV_BACKKEY1_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14918;"	d
BR_NV_BACKKEY2_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14874;"	d
BR_NV_BACKKEY3_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14830;"	d
BR_NV_BACKKEY4_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15138;"	d
BR_NV_BACKKEY5_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15094;"	d
BR_NV_BACKKEY6_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15050;"	d
BR_NV_BACKKEY7_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15006;"	d
BR_NV_FOPT_BOOTPIN_OPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15489;"	d
BR_NV_FOPT_BOOTSRC_SEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15573;"	d
BR_NV_FOPT_FAST_INIT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15556;"	d
BR_NV_FOPT_LPBOOT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15472;"	d
BR_NV_FOPT_LPBOOT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15540;"	d
BR_NV_FOPT_NMI_DIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15505;"	d
BR_NV_FOPT_RESET_PIN_CFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15522;"	d
BR_NV_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15314;"	d
BR_NV_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15270;"	d
BR_NV_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15226;"	d
BR_NV_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15182;"	d
BR_NV_FSEC_FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15384;"	d
BR_NV_FSEC_KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15416;"	d
BR_NV_FSEC_MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15400;"	d
BR_NV_FSEC_SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15368;"	d
BR_OSC_CR_ERCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15806;"	d
BR_OSC_CR_EREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15782;"	d
BR_OSC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15684;"	d
BR_OSC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15756;"	d
BR_OSC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15732;"	d
BR_OSC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15708;"	d
BR_PMC_LVDSC1_LVDF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16011;"	d
BR_PMC_LVDSC1_LVDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15969;"	d
BR_PMC_LVDSC1_LVDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15945;"	d
BR_PMC_LVDSC1_LVDV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15920;"	d
BR_PMC_LVDSC2_LVWF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16150;"	d
BR_PMC_LVDSC2_LVWIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16104;"	d
BR_PMC_LVDSC2_LVWV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16080;"	d
BR_PMC_REGSC_ACKISO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16265;"	d
BR_PMC_REGSC_BGBE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16216;"	d
BR_PMC_REGSC_BGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16293;"	d
BR_PMC_REGSC_REGONS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16241;"	d
BR_PORT_ISFR_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16841;"	d
BR_PORT_PCRn_DSE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16527;"	d
BR_PORT_PCRn_IRQC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16590;"	d
BR_PORT_PCRn_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16618;"	d
BR_PORT_PCRn_MUX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16560;"	d
BR_PORT_PCRn_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16445;"	d
BR_PORT_PCRn_PFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16500;"	d
BR_PORT_PCRn_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16416;"	d
BR_PORT_PCRn_SRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16472;"	d
BR_RCM_FM_FORCEROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17410;"	d
BR_RCM_MR_BOOTROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17482;"	d
BR_RCM_RPFC_RSTFLTSRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17222;"	d
BR_RCM_RPFC_RSTFLTSS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17248;"	d
BR_RCM_RPFW_RSTFLTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17342;"	d
BR_RCM_SRS0_LVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16974;"	d
BR_RCM_SRS0_PIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17013;"	d
BR_RCM_SRS0_POR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17034;"	d
BR_RCM_SRS0_WAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16955;"	d
BR_RCM_SRS0_WDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16994;"	d
BR_RCM_SRS1_LOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17097;"	d
BR_RCM_SRS1_MDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17137;"	d
BR_RCM_SRS1_SACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17159;"	d
BR_RCM_SRS1_SW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17116;"	d
BR_RCM_SSRS0_SLVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17578;"	d
BR_RCM_SSRS0_SPIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17629;"	d
BR_RCM_SSRS0_SPOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17656;"	d
BR_RCM_SSRS0_SWAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17553;"	d
BR_RCM_SSRS0_SWDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17604;"	d
BR_RCM_SSRS1_SLOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17728;"	d
BR_RCM_SSRS1_SMDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17780;"	d
BR_RCM_SSRS1_SSACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17808;"	d
BR_RCM_SSRS1_SSW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17753;"	d
BR_RFSYS_REGn_HH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17972;"	d
BR_RFSYS_REGn_HL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17952;"	d
BR_RFSYS_REGn_LH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17932;"	d
BR_RFSYS_REGn_LL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17912;"	d
BR_ROM_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18626;"	d
BR_ROM_ENTRYn_ENTRY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18076;"	d
BR_ROM_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18424;"	d
BR_ROM_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18474;"	d
BR_ROM_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18524;"	d
BR_ROM_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18574;"	d
BR_ROM_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18224;"	d
BR_ROM_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18274;"	d
BR_ROM_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18324;"	d
BR_ROM_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18374;"	d
BR_ROM_SYSACCESS_SYSACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18174;"	d
BR_ROM_TABLEMARK_MARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18125;"	d
BR_RTC_CR_CLKO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19196;"	d
BR_RTC_CR_OSCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19174;"	d
BR_RTC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19218;"	d
BR_RTC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19284;"	d
BR_RTC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19262;"	d
BR_RTC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19240;"	d
BR_RTC_CR_SUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19098;"	d
BR_RTC_CR_SWR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19050;"	d
BR_RTC_CR_UM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19124;"	d
BR_RTC_CR_WPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19075;"	d
BR_RTC_CR_WPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19150;"	d
BR_RTC_IER_TAIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19656;"	d
BR_RTC_IER_TIIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19612;"	d
BR_RTC_IER_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19634;"	d
BR_RTC_IER_TSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19682;"	d
BR_RTC_IER_WPON	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19707;"	d
BR_RTC_LR_CRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19499;"	d
BR_RTC_LR_LRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19547;"	d
BR_RTC_LR_SRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19523;"	d
BR_RTC_LR_TCL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19475;"	d
BR_RTC_SR_TAF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19390;"	d
BR_RTC_SR_TCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19410;"	d
BR_RTC_SR_TIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19351;"	d
BR_RTC_SR_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19371;"	d
BR_RTC_TAR_TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18853;"	d
BR_RTC_TCR_CIC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18985;"	d
BR_RTC_TCR_CIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18946;"	d
BR_RTC_TCR_TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18921;"	d
BR_RTC_TCR_TCV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18969;"	d
BR_RTC_TPR_TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18795;"	d
BR_RTC_TSR_TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18734;"	d
BR_SIM_CLKDIV1_OUTDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21130;"	d
BR_SIM_CLKDIV1_OUTDIV4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21089;"	d
BR_SIM_COPC_COPCLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21539;"	d
BR_SIM_COPC_COPCLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21639;"	d
BR_SIM_COPC_COPDBGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21613;"	d
BR_SIM_COPC_COPSTPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21591;"	d
BR_SIM_COPC_COPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21569;"	d
BR_SIM_COPC_COPW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21514;"	d
BR_SIM_FCFG1_FLASHDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21197;"	d
BR_SIM_FCFG1_FLASHDOZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21225;"	d
BR_SIM_FCFG1_PFSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21255;"	d
BR_SIM_FCFG2_MAXADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21309;"	d
BR_SIM_SCGC4_CMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20663;"	d
BR_SIM_SCGC4_I2C0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20639;"	d
BR_SIM_SCGC4_SPI0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20711;"	d
BR_SIM_SCGC4_VREF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20687;"	d
BR_SIM_SCGC5_LPTMR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20777;"	d
BR_SIM_SCGC5_LPUART0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20849;"	d
BR_SIM_SCGC5_PORTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20801;"	d
BR_SIM_SCGC5_PORTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20825;"	d
BR_SIM_SCGC6_ADC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20991;"	d
BR_SIM_SCGC6_FTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20919;"	d
BR_SIM_SCGC6_RTC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21015;"	d
BR_SIM_SCGC6_TPM0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20943;"	d
BR_SIM_SCGC6_TPM1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20967;"	d
BR_SIM_SCGC_BIT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20610;"	d
BR_SIM_SDID_DIEID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20474;"	d
BR_SIM_SDID_FAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20572;"	d
BR_SIM_SDID_PINID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20460;"	d
BR_SIM_SDID_REVID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20488;"	d
BR_SIM_SDID_SERIESID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20529;"	d
BR_SIM_SDID_SRAMSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20512;"	d
BR_SIM_SDID_SUBFAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20551;"	d
BR_SIM_SOPT1_OSC32KOUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19832;"	d
BR_SIM_SOPT1_OSC32KSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19859;"	d
BR_SIM_SOPT2_CLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19961;"	d
BR_SIM_SOPT2_LPUART0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20013;"	d
BR_SIM_SOPT2_RTCCLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19930;"	d
BR_SIM_SOPT2_TPMSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19987;"	d
BR_SIM_SOPT4_TPM0CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20106;"	d
BR_SIM_SOPT4_TPM1CH0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20080;"	d
BR_SIM_SOPT4_TPM1CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20132;"	d
BR_SIM_SOPT5_LPUART0ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20245;"	d
BR_SIM_SOPT5_LPUART0RXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20223;"	d
BR_SIM_SOPT5_LPUART0TXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20199;"	d
BR_SIM_SOPT7_ADC0ALTTRGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20383;"	d
BR_SIM_SOPT7_ADC0PRETRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20351;"	d
BR_SIM_SOPT7_ADC0TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20324;"	d
BR_SIM_UIDL_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21448;"	d
BR_SIM_UIDMH_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21356;"	d
BR_SIM_UIDML_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21402;"	d
BR_SMC_PMCTRL_RUNM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21987;"	d
BR_SMC_PMCTRL_STOPA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21964;"	d
BR_SMC_PMCTRL_STOPM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21937;"	d
BR_SMC_PMPROT_AVLLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21828;"	d
BR_SMC_PMPROT_AVLP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21853;"	d
BR_SMC_PMSTAT_PMSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22202;"	d
BR_SMC_STOPCTRL_LPOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22088;"	d
BR_SMC_STOPCTRL_PORPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22112;"	d
BR_SMC_STOPCTRL_PSTOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22143;"	d
BR_SMC_STOPCTRL_VLLSM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22063;"	d
BR_SPI_BR_SPPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22477;"	d
BR_SPI_BR_SPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22444;"	d
BR_SPI_C1_CPHA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22789;"	d
BR_SPI_C1_CPOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22817;"	d
BR_SPI_C1_LSBFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22730;"	d
BR_SPI_C1_MSTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22841;"	d
BR_SPI_C1_SPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22892;"	d
BR_SPI_C1_SPIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22917;"	d
BR_SPI_C1_SPTIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22866;"	d
BR_SPI_C1_SSOE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22762;"	d
BR_SPI_C2_BIDIROE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22605;"	d
BR_SPI_C2_MODFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22634;"	d
BR_SPI_C2_SPC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22552;"	d
BR_SPI_C2_SPISWAI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22576;"	d
BR_SPI_C2_SPMIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22659;"	d
BR_SPI_D_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23045;"	d
BR_SPI_M_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22975;"	d
BR_SPI_S_MODF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22304;"	d
BR_SPI_S_SPMF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22356;"	d
BR_SPI_S_SPRF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22376;"	d
BR_SPI_S_SPTEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22335;"	d
BR_TPM_CNT_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23335;"	d
BR_TPM_CONF_CROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24013;"	d
BR_TPM_CONF_CSOO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23983;"	d
BR_TPM_CONF_CSOT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23953;"	d
BR_TPM_CONF_DBGMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23894;"	d
BR_TPM_CONF_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23868;"	d
BR_TPM_CONF_GTBEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23922;"	d
BR_TPM_CONF_TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24035;"	d
BR_TPM_CnSC_CHF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23604;"	d
BR_TPM_CnSC_CHIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23575;"	d
BR_TPM_CnSC_ELSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23485;"	d
BR_TPM_CnSC_ELSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23507;"	d
BR_TPM_CnSC_MSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23529;"	d
BR_TPM_CnSC_MSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23551;"	d
BR_TPM_CnV_VAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23670;"	d
BR_TPM_MOD_MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23403;"	d
BR_TPM_SC_CMOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23195;"	d
BR_TPM_SC_CPWMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23221;"	d
BR_TPM_SC_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23167;"	d
BR_TPM_SC_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23274;"	d
BR_TPM_SC_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23245;"	d
BR_TPM_STATUS_CH0F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23745;"	d
BR_TPM_STATUS_CH1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23769;"	d
BR_TPM_STATUS_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23793;"	d
BR_VREF_SC_ICOMPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24288;"	d
BR_VREF_SC_MODE_LV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24244;"	d
BR_VREF_SC_REGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24317;"	d
BR_VREF_SC_VREFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24344;"	d
BR_VREF_SC_VREFST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24269;"	d
BR_VREF_TRM_CHOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24173;"	d
BR_VREF_TRM_TRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24148;"	d
BSP_FSL_SDHC_ADMA_TABLE_MAX_ENTRY	platform/drivers/src/sdhc/fsl_sdhc_driver.c	45;"	d	file:
BSP_FSL_SDHC_ENABLE_ADMA1	platform/drivers/inc/fsl_sdhc_driver.h	60;"	d
BSP_FSL_SDHC_ENABLE_AUTOCMD12	platform/drivers/inc/fsl_sdhc_driver.h	59;"	d
BSP_FSL_SDHC_USING_IRQ	platform/drivers/inc/fsl_sdhc_driver.h	58;"	d
BSWAP_16	platform/hal/inc/fsl_enet_hal.h	51;"	d
BSWAP_16	platform/utilities/inc/fsl_misc_utilities.h	52;"	d
BSWAP_32	platform/hal/inc/fsl_enet_hal.h	52;"	d
BSWAP_32	platform/utilities/inc/fsl_misc_utilities.h	53;"	d
BS_ADC_CFG1_ADICLK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	348;"	d
BS_ADC_CFG1_ADIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	430;"	d
BS_ADC_CFG1_ADLPC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	456;"	d
BS_ADC_CFG1_ADLSMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	404;"	d
BS_ADC_CFG1_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	374;"	d
BS_ADC_CFG2_ADACKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	590;"	d
BS_ADC_CFG2_ADHSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	558;"	d
BS_ADC_CFG2_ADLSTS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	531;"	d
BS_ADC_CFG2_MUXSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	614;"	d
BS_ADC_CLP0_CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1717;"	d
BS_ADC_CLP1_CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1658;"	d
BS_ADC_CLP2_CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1599;"	d
BS_ADC_CLP3_CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1540;"	d
BS_ADC_CLP4_CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1481;"	d
BS_ADC_CLPD_CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1363;"	d
BS_ADC_CLPS_CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1422;"	d
BS_ADC_CV1_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	738;"	d
BS_ADC_CV2_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	802;"	d
BS_ADC_OFS_OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1236;"	d
BS_ADC_PG_PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1298;"	d
BS_ADC_Rn_D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	680;"	d
BS_ADC_SC1n_ADCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	221;"	d
BS_ADC_SC1n_AIEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	246;"	d
BS_ADC_SC1n_COCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	278;"	d
BS_ADC_SC2_ACFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	959;"	d
BS_ADC_SC2_ACFGT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	935;"	d
BS_ADC_SC2_ACREN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	906;"	d
BS_ADC_SC2_ADACT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1013;"	d
BS_ADC_SC2_ADTRG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	987;"	d
BS_ADC_SC2_REFSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	879;"	d
BS_ADC_SC3_ADCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1129;"	d
BS_ADC_SC3_AVGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1103;"	d
BS_ADC_SC3_AVGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1079;"	d
BS_ADC_SC3_CAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1174;"	d
BS_ADC_SC3_CALF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1155;"	d
BS_CMP_CR0_FILTER_CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1873;"	d
BS_CMP_CR0_HYSTCTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1840;"	d
BS_CMP_CR1_COS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1991;"	d
BS_CMP_CR1_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1943;"	d
BS_CMP_CR1_INV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2017;"	d
BS_CMP_CR1_OPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1969;"	d
BS_CMP_CR1_PMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2043;"	d
BS_CMP_CR1_SE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2123;"	d
BS_CMP_CR1_TRIGM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2073;"	d
BS_CMP_CR1_WE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2098;"	d
BS_CMP_DACCR_DACEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2445;"	d
BS_CMP_DACCR_VOSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2398;"	d
BS_CMP_DACCR_VRSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2420;"	d
BS_CMP_FPR_FILT_PER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2182;"	d
BS_CMP_MUXCR_MSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2517;"	d
BS_CMP_MUXCR_PSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2550;"	d
BS_CMP_SCR_CFF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2264;"	d
BS_CMP_SCR_CFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2289;"	d
BS_CMP_SCR_COUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2245;"	d
BS_CMP_SCR_IEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2314;"	d
BS_CMP_SCR_IER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2339;"	d
BS_FGPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2776;"	d
BS_FGPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2944;"	d
BS_FGPIO_PDIR_PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2888;"	d
BS_FGPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2659;"	d
BS_FGPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2719;"	d
BS_FGPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2832;"	d
BS_FTFA_FCCOB0_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3861;"	d
BS_FTFA_FCCOB1_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3776;"	d
BS_FTFA_FCCOB2_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3691;"	d
BS_FTFA_FCCOB3_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3606;"	d
BS_FTFA_FCCOB4_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4201;"	d
BS_FTFA_FCCOB5_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4116;"	d
BS_FTFA_FCCOB6_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4031;"	d
BS_FTFA_FCCOB7_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3946;"	d
BS_FTFA_FCCOB8_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4541;"	d
BS_FTFA_FCCOB9_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4456;"	d
BS_FTFA_FCCOBA_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4371;"	d
BS_FTFA_FCCOBB_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4286;"	d
BS_FTFA_FCNFG_CCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3330;"	d
BS_FTFA_FCNFG_ERSAREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3285;"	d
BS_FTFA_FCNFG_ERSSUSP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3252;"	d
BS_FTFA_FCNFG_RDCOLLIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3305;"	d
BS_FTFA_FOPT_OPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3527;"	d
BS_FTFA_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4929;"	d
BS_FTFA_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4832;"	d
BS_FTFA_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4735;"	d
BS_FTFA_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4638;"	d
BS_FTFA_FSEC_FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3429;"	d
BS_FTFA_FSEC_KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3472;"	d
BS_FTFA_FSEC_MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3451;"	d
BS_FTFA_FSEC_SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3402;"	d
BS_FTFA_FSTAT_ACCERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3125;"	d
BS_FTFA_FSTAT_CCIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3182;"	d
BS_FTFA_FSTAT_FPVIOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3097;"	d
BS_FTFA_FSTAT_MGSTAT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3076;"	d
BS_FTFA_FSTAT_RDCOLERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3153;"	d
BS_GPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5171;"	d
BS_GPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5343;"	d
BS_GPIO_PDIR_PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5287;"	d
BS_GPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5054;"	d
BS_GPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5114;"	d
BS_GPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5227;"	d
BS_I2C_A1_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5454;"	d
BS_I2C_A2_SAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6806;"	d
BS_I2C_C1_IICEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5774;"	d
BS_I2C_C1_IICIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5750;"	d
BS_I2C_C1_MST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5726;"	d
BS_I2C_C1_RSTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5647;"	d
BS_I2C_C1_TX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5700;"	d
BS_I2C_C1_TXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5673;"	d
BS_I2C_C1_WUEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5625;"	d
BS_I2C_C2_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6152;"	d
BS_I2C_C2_ADEXT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6233;"	d
BS_I2C_C2_GCAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6257;"	d
BS_I2C_C2_RMEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6181;"	d
BS_I2C_C2_SBRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6209;"	d
BS_I2C_D_DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6090;"	d
BS_I2C_FLT_FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6322;"	d
BS_I2C_FLT_SHEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6441;"	d
BS_I2C_FLT_SSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6375;"	d
BS_I2C_FLT_STARTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6347;"	d
BS_I2C_FLT_STOPF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6400;"	d
BS_I2C_F_ICR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5529;"	d
BS_I2C_F_MULT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5556;"	d
BS_I2C_RA_RAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6501;"	d
BS_I2C_S2_EMPTY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6984;"	d
BS_I2C_S2_ERROR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7003;"	d
BS_I2C_SLTH_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6863;"	d
BS_I2C_SLTL_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6920;"	d
BS_I2C_SMB_ALERTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6722;"	d
BS_I2C_SMB_FACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6748;"	d
BS_I2C_SMB_SHTF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6626;"	d
BS_I2C_SMB_SHTF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6601;"	d
BS_I2C_SMB_SHTF2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6576;"	d
BS_I2C_SMB_SIICAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6695;"	d
BS_I2C_SMB_SLTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6647;"	d
BS_I2C_SMB_TCKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6671;"	d
BS_I2C_S_ARBL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5943;"	d
BS_I2C_S_BUSY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5969;"	d
BS_I2C_S_IAAS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5996;"	d
BS_I2C_S_IICIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5871;"	d
BS_I2C_S_RAM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5918;"	d
BS_I2C_S_RXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5840;"	d
BS_I2C_S_SRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5896;"	d
BS_I2C_S_TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6023;"	d
BS_LLWU_F1_WUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7679;"	d
BS_LLWU_F1_WUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7704;"	d
BS_LLWU_F1_WUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7729;"	d
BS_LLWU_F1_WUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7754;"	d
BS_LLWU_F1_WUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7779;"	d
BS_LLWU_F1_WUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7804;"	d
BS_LLWU_F1_WUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7829;"	d
BS_LLWU_F1_WUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7854;"	d
BS_LLWU_F3_MWUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7932;"	d
BS_LLWU_F3_MWUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7952;"	d
BS_LLWU_F3_MWUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7972;"	d
BS_LLWU_F3_MWUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7992;"	d
BS_LLWU_F3_MWUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8012;"	d
BS_LLWU_F3_MWUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8032;"	d
BS_LLWU_F3_MWUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8052;"	d
BS_LLWU_F3_MWUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8072;"	d
BS_LLWU_FILT1_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8163;"	d
BS_LLWU_FILT1_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8189;"	d
BS_LLWU_FILT1_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8137;"	d
BS_LLWU_FILT2_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8286;"	d
BS_LLWU_FILT2_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8312;"	d
BS_LLWU_FILT2_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8260;"	d
BS_LLWU_ME_WUME0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7431;"	d
BS_LLWU_ME_WUME1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7455;"	d
BS_LLWU_ME_WUME2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7479;"	d
BS_LLWU_ME_WUME3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7503;"	d
BS_LLWU_ME_WUME4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7527;"	d
BS_LLWU_ME_WUME5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7551;"	d
BS_LLWU_ME_WUME6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7575;"	d
BS_LLWU_ME_WUME7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7599;"	d
BS_LLWU_PE1_WUPE0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7127;"	d
BS_LLWU_PE1_WUPE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7153;"	d
BS_LLWU_PE1_WUPE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7179;"	d
BS_LLWU_PE1_WUPE3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7205;"	d
BS_LLWU_PE2_WUPE4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7278;"	d
BS_LLWU_PE2_WUPE5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7304;"	d
BS_LLWU_PE2_WUPE6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7330;"	d
BS_LLWU_PE2_WUPE7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7356;"	d
BS_LPTMR_CMR_COMPARE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8791;"	d
BS_LPTMR_CNR_COUNTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8846;"	d
BS_LPTMR_CSR_TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8579;"	d
BS_LPTMR_CSR_TEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8423;"	d
BS_LPTMR_CSR_TFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8474;"	d
BS_LPTMR_CSR_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8554;"	d
BS_LPTMR_CSR_TMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8448;"	d
BS_LPTMR_CSR_TPP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8501;"	d
BS_LPTMR_CSR_TPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8530;"	d
BS_LPTMR_PSR_PBYP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8674;"	d
BS_LPTMR_PSR_PCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8647;"	d
BS_LPTMR_PSR_PRESCALE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8730;"	d
BS_LPUART_BAUD_BOTHEDGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9090;"	d
BS_LPUART_BAUD_LBKDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9034;"	d
BS_LPUART_BAUD_M10	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9164;"	d
BS_LPUART_BAUD_MAEN1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9208;"	d
BS_LPUART_BAUD_MAEN2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9186;"	d
BS_LPUART_BAUD_MATCFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9116;"	d
BS_LPUART_BAUD_OSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9139;"	d
BS_LPUART_BAUD_RESYNCDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9060;"	d
BS_LPUART_BAUD_RXEDGIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9009;"	d
BS_LPUART_BAUD_SBNS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8983;"	d
BS_LPUART_BAUD_SBR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8958;"	d
BS_LPUART_CTRL_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9999;"	d
BS_LPUART_CTRL_FEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10361;"	d
BS_LPUART_CTRL_IDLECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10057;"	d
BS_LPUART_CTRL_ILIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10238;"	d
BS_LPUART_CTRL_ILT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9901;"	d
BS_LPUART_CTRL_LOOPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10026;"	d
BS_LPUART_CTRL_M	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9949;"	d
BS_LPUART_CTRL_MA1IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10101;"	d
BS_LPUART_CTRL_MA2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10079;"	d
BS_LPUART_CTRL_NEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10385;"	d
BS_LPUART_CTRL_ORIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10410;"	d
BS_LPUART_CTRL_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9870;"	d
BS_LPUART_CTRL_PEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10336;"	d
BS_LPUART_CTRL_PT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9845;"	d
BS_LPUART_CTRL_R8T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10515;"	d
BS_LPUART_CTRL_R9T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10489;"	d
BS_LPUART_CTRL_RE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10187;"	d
BS_LPUART_CTRL_RIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10262;"	d
BS_LPUART_CTRL_RSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9977;"	d
BS_LPUART_CTRL_RWU	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10162;"	d
BS_LPUART_CTRL_SBK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10130;"	d
BS_LPUART_CTRL_TCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10287;"	d
BS_LPUART_CTRL_TE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10214;"	d
BS_LPUART_CTRL_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10311;"	d
BS_LPUART_CTRL_TXDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10463;"	d
BS_LPUART_CTRL_TXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10436;"	d
BS_LPUART_CTRL_WAKE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9927;"	d
BS_LPUART_DATA_FRETSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10842;"	d
BS_LPUART_DATA_IDLINE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10799;"	d
BS_LPUART_DATA_NOISY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10886;"	d
BS_LPUART_DATA_PARITYE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10867;"	d
BS_LPUART_DATA_R0T0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10593;"	d
BS_LPUART_DATA_R1T1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10613;"	d
BS_LPUART_DATA_R2T2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10633;"	d
BS_LPUART_DATA_R3T3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10653;"	d
BS_LPUART_DATA_R4T4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10673;"	d
BS_LPUART_DATA_R5T5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10693;"	d
BS_LPUART_DATA_R6T6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10713;"	d
BS_LPUART_DATA_R7T7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10733;"	d
BS_LPUART_DATA_R8T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10753;"	d
BS_LPUART_DATA_R9T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10773;"	d
BS_LPUART_DATA_RXEMPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10818;"	d
BS_LPUART_MATCH_MA1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10943;"	d
BS_LPUART_MATCH_MA2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10967;"	d
BS_LPUART_STAT_BRK13	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9609;"	d
BS_LPUART_STAT_FE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9367;"	d
BS_LPUART_STAT_IDLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9464;"	d
BS_LPUART_STAT_LBKDE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9579;"	d
BS_LPUART_STAT_LBKDIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9749;"	d
BS_LPUART_STAT_MA1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9313;"	d
BS_LPUART_STAT_MA2F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9288;"	d
BS_LPUART_STAT_MSBF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9699;"	d
BS_LPUART_STAT_NF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9396;"	d
BS_LPUART_STAT_OR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9428;"	d
BS_LPUART_STAT_PF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9340;"	d
BS_LPUART_STAT_RAF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9556;"	d
BS_LPUART_STAT_RDRF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9492;"	d
BS_LPUART_STAT_RWUID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9640;"	d
BS_LPUART_STAT_RXEDGIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9724;"	d
BS_LPUART_STAT_RXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9666;"	d
BS_LPUART_STAT_TC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9516;"	d
BS_LPUART_STAT_TDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9537;"	d
BS_MCG_C1_CLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11123;"	d
BS_MCG_C1_IRCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11096;"	d
BS_MCG_C1_IREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11072;"	d
BS_MCG_C2_EREFS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11212;"	d
BS_MCG_C2_IRCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11187;"	d
BS_MCG_MC_HIRCEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11455;"	d
BS_MCG_MC_LIRC_DIV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11431;"	d
BS_MCG_SC_FCRDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11362;"	d
BS_MCG_S_CLKST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11299;"	d
BS_MCG_S_OSCINIT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11274;"	d
BS_MCM_CPO_CPOACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11822;"	d
BS_MCM_CPO_CPOREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11798;"	d
BS_MCM_CPO_CPOWOI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11839;"	d
BS_MCM_PLACR_DFCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11700;"	d
BS_MCM_PLACR_EFDS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11676;"	d
BS_MCM_PLACR_ESFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11732;"	d
BS_MCM_PLAMC_AMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11611;"	d
BS_MCM_PLASC_ASC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11558;"	d
BS_MTBDWT_COMP0_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13578;"	d
BS_MTBDWT_COMP1_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13885;"	d
BS_MTBDWT_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14715;"	d
BS_MTBDWT_CTRL_DWTCFGCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13508;"	d
BS_MTBDWT_CTRL_NUMCMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13522;"	d
BS_MTBDWT_DEVICECFG_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14221;"	d
BS_MTBDWT_DEVICETYPID_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14270;"	d
BS_MTBDWT_FCT0_DATAVADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13803;"	d
BS_MTBDWT_FCT0_DATAVMATCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13751;"	d
BS_MTBDWT_FCT0_DATAVSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13779;"	d
BS_MTBDWT_FCT0_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13725;"	d
BS_MTBDWT_FCT0_MATCHED	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13829;"	d
BS_MTBDWT_FCT1_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14029;"	d
BS_MTBDWT_FCT1_MATCHED	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14055;"	d
BS_MTBDWT_MASK0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13649;"	d
BS_MTBDWT_MASK1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13956;"	d
BS_MTBDWT_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14516;"	d
BS_MTBDWT_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14565;"	d
BS_MTBDWT_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14614;"	d
BS_MTBDWT_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14663;"	d
BS_MTBDWT_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14320;"	d
BS_MTBDWT_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14369;"	d
BS_MTBDWT_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14418;"	d
BS_MTBDWT_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14467;"	d
BS_MTBDWT_TBCTRL_ACOMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14126;"	d
BS_MTBDWT_TBCTRL_ACOMP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14151;"	d
BS_MTBDWT_TBCTRL_NUMCOMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14172;"	d
BS_MTB_AUTHSTAT_BIT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12732;"	d
BS_MTB_AUTHSTAT_BIT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12746;"	d
BS_MTB_AUTHSTAT_BIT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12760;"	d
BS_MTB_AUTHSTAT_BIT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12774;"	d
BS_MTB_BASE_BASEADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12421;"	d
BS_MTB_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13366;"	d
BS_MTB_DEVICEARCH_DEVICEARCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12823;"	d
BS_MTB_DEVICECFG_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12872;"	d
BS_MTB_DEVICETYPID_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12921;"	d
BS_MTB_FLOW_AUTOHALT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12339;"	d
BS_MTB_FLOW_AUTOSTOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12316;"	d
BS_MTB_FLOW_WATERMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12361;"	d
BS_MTB_LOCKACCESS_LOCKACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12622;"	d
BS_MTB_LOCKSTAT_LOCKSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12673;"	d
BS_MTB_MASTER_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12244;"	d
BS_MTB_MASTER_HALTREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12215;"	d
BS_MTB_MASTER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12101;"	d
BS_MTB_MASTER_RAMPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12192;"	d
BS_MTB_MASTER_SFRWPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12169;"	d
BS_MTB_MASTER_TSTARTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12122;"	d
BS_MTB_MASTER_TSTOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12144;"	d
BS_MTB_MODECTRL_MODECTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12471;"	d
BS_MTB_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13167;"	d
BS_MTB_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13216;"	d
BS_MTB_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13265;"	d
BS_MTB_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13314;"	d
BS_MTB_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12971;"	d
BS_MTB_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13020;"	d
BS_MTB_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13069;"	d
BS_MTB_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13118;"	d
BS_MTB_POSITION_POINTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12017;"	d
BS_MTB_POSITION_WRAP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11983;"	d
BS_MTB_TAGCLEAR_TAGCLEAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12572;"	d
BS_MTB_TAGSET_TAGSET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12521;"	d
BS_NV_BACKKEY0_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14959;"	d
BS_NV_BACKKEY1_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14915;"	d
BS_NV_BACKKEY2_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14871;"	d
BS_NV_BACKKEY3_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14827;"	d
BS_NV_BACKKEY4_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15135;"	d
BS_NV_BACKKEY5_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15091;"	d
BS_NV_BACKKEY6_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15047;"	d
BS_NV_BACKKEY7_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15003;"	d
BS_NV_FOPT_BOOTPIN_OPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15486;"	d
BS_NV_FOPT_BOOTSRC_SEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15570;"	d
BS_NV_FOPT_FAST_INIT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15553;"	d
BS_NV_FOPT_LPBOOT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15469;"	d
BS_NV_FOPT_LPBOOT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15537;"	d
BS_NV_FOPT_NMI_DIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15502;"	d
BS_NV_FOPT_RESET_PIN_CFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15519;"	d
BS_NV_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15311;"	d
BS_NV_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15267;"	d
BS_NV_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15223;"	d
BS_NV_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15179;"	d
BS_NV_FSEC_FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15381;"	d
BS_NV_FSEC_KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15413;"	d
BS_NV_FSEC_MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15397;"	d
BS_NV_FSEC_SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15365;"	d
BS_OSC_CR_ERCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15803;"	d
BS_OSC_CR_EREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15779;"	d
BS_OSC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15681;"	d
BS_OSC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15753;"	d
BS_OSC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15729;"	d
BS_OSC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15705;"	d
BS_PMC_LVDSC1_LVDACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15987;"	d
BS_PMC_LVDSC1_LVDF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16008;"	d
BS_PMC_LVDSC1_LVDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15966;"	d
BS_PMC_LVDSC1_LVDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15942;"	d
BS_PMC_LVDSC1_LVDV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15917;"	d
BS_PMC_LVDSC2_LVWACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16122;"	d
BS_PMC_LVDSC2_LVWF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16147;"	d
BS_PMC_LVDSC2_LVWIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16101;"	d
BS_PMC_LVDSC2_LVWV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16077;"	d
BS_PMC_REGSC_ACKISO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16262;"	d
BS_PMC_REGSC_BGBE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16213;"	d
BS_PMC_REGSC_BGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16290;"	d
BS_PMC_REGSC_REGONS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16238;"	d
BS_PORT_GPCHR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16749;"	d
BS_PORT_GPCHR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16772;"	d
BS_PORT_GPCLR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16672;"	d
BS_PORT_GPCLR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16695;"	d
BS_PORT_ISFR_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16838;"	d
BS_PORT_PCRn_DSE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16524;"	d
BS_PORT_PCRn_IRQC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16587;"	d
BS_PORT_PCRn_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16615;"	d
BS_PORT_PCRn_MUX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16557;"	d
BS_PORT_PCRn_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16442;"	d
BS_PORT_PCRn_PFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16497;"	d
BS_PORT_PCRn_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16413;"	d
BS_PORT_PCRn_SRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16469;"	d
BS_RCM_FM_FORCEROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17407;"	d
BS_RCM_MR_BOOTROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17479;"	d
BS_RCM_RPFC_RSTFLTSRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17219;"	d
BS_RCM_RPFC_RSTFLTSS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17245;"	d
BS_RCM_RPFW_RSTFLTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17339;"	d
BS_RCM_SRS0_LVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16971;"	d
BS_RCM_SRS0_PIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17010;"	d
BS_RCM_SRS0_POR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17031;"	d
BS_RCM_SRS0_WAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16952;"	d
BS_RCM_SRS0_WDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16991;"	d
BS_RCM_SRS1_LOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17094;"	d
BS_RCM_SRS1_MDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17134;"	d
BS_RCM_SRS1_SACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17156;"	d
BS_RCM_SRS1_SW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17113;"	d
BS_RCM_SSRS0_SLVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17575;"	d
BS_RCM_SSRS0_SPIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17626;"	d
BS_RCM_SSRS0_SPOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17653;"	d
BS_RCM_SSRS0_SWAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17550;"	d
BS_RCM_SSRS0_SWDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17601;"	d
BS_RCM_SSRS1_SLOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17725;"	d
BS_RCM_SSRS1_SMDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17777;"	d
BS_RCM_SSRS1_SSACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17805;"	d
BS_RCM_SSRS1_SSW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17750;"	d
BS_RFSYS_REGn_HH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17969;"	d
BS_RFSYS_REGn_HL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17949;"	d
BS_RFSYS_REGn_LH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17929;"	d
BS_RFSYS_REGn_LL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17909;"	d
BS_ROM_COMPIDn_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18623;"	d
BS_ROM_ENTRYn_ENTRY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18073;"	d
BS_ROM_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18421;"	d
BS_ROM_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18471;"	d
BS_ROM_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18521;"	d
BS_ROM_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18571;"	d
BS_ROM_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18221;"	d
BS_ROM_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18271;"	d
BS_ROM_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18321;"	d
BS_ROM_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18371;"	d
BS_ROM_SYSACCESS_SYSACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18171;"	d
BS_ROM_TABLEMARK_MARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18122;"	d
BS_RTC_CR_CLKO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19193;"	d
BS_RTC_CR_OSCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19171;"	d
BS_RTC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19215;"	d
BS_RTC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19281;"	d
BS_RTC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19259;"	d
BS_RTC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19237;"	d
BS_RTC_CR_SUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19095;"	d
BS_RTC_CR_SWR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19047;"	d
BS_RTC_CR_UM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19121;"	d
BS_RTC_CR_WPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19072;"	d
BS_RTC_CR_WPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19147;"	d
BS_RTC_IER_TAIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19653;"	d
BS_RTC_IER_TIIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19609;"	d
BS_RTC_IER_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19631;"	d
BS_RTC_IER_TSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19679;"	d
BS_RTC_IER_WPON	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19704;"	d
BS_RTC_LR_CRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19496;"	d
BS_RTC_LR_LRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19544;"	d
BS_RTC_LR_SRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19520;"	d
BS_RTC_LR_TCL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19472;"	d
BS_RTC_SR_TAF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19387;"	d
BS_RTC_SR_TCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19407;"	d
BS_RTC_SR_TIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19348;"	d
BS_RTC_SR_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19368;"	d
BS_RTC_TAR_TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18850;"	d
BS_RTC_TCR_CIC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18982;"	d
BS_RTC_TCR_CIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18943;"	d
BS_RTC_TCR_TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18918;"	d
BS_RTC_TCR_TCV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18966;"	d
BS_RTC_TPR_TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18792;"	d
BS_RTC_TSR_TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18731;"	d
BS_SIM_CLKDIV1_OUTDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21127;"	d
BS_SIM_CLKDIV1_OUTDIV4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21086;"	d
BS_SIM_COPC_COPCLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21536;"	d
BS_SIM_COPC_COPCLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21636;"	d
BS_SIM_COPC_COPDBGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21610;"	d
BS_SIM_COPC_COPSTPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21588;"	d
BS_SIM_COPC_COPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21566;"	d
BS_SIM_COPC_COPW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21511;"	d
BS_SIM_FCFG1_FLASHDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21194;"	d
BS_SIM_FCFG1_FLASHDOZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21222;"	d
BS_SIM_FCFG1_PFSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21252;"	d
BS_SIM_FCFG2_MAXADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21306;"	d
BS_SIM_SCGC4_CMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20660;"	d
BS_SIM_SCGC4_I2C0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20636;"	d
BS_SIM_SCGC4_SPI0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20708;"	d
BS_SIM_SCGC4_VREF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20684;"	d
BS_SIM_SCGC5_LPTMR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20774;"	d
BS_SIM_SCGC5_LPUART0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20846;"	d
BS_SIM_SCGC5_PORTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20798;"	d
BS_SIM_SCGC5_PORTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20822;"	d
BS_SIM_SCGC6_ADC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20988;"	d
BS_SIM_SCGC6_FTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20916;"	d
BS_SIM_SCGC6_RTC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21012;"	d
BS_SIM_SCGC6_TPM0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20940;"	d
BS_SIM_SCGC6_TPM1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20964;"	d
BS_SIM_SDID_DIEID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20471;"	d
BS_SIM_SDID_FAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20569;"	d
BS_SIM_SDID_PINID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20457;"	d
BS_SIM_SDID_REVID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20485;"	d
BS_SIM_SDID_SERIESID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20526;"	d
BS_SIM_SDID_SRAMSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20509;"	d
BS_SIM_SDID_SUBFAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20548;"	d
BS_SIM_SOPT1_OSC32KOUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19829;"	d
BS_SIM_SOPT1_OSC32KSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19856;"	d
BS_SIM_SOPT2_CLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19958;"	d
BS_SIM_SOPT2_LPUART0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20010;"	d
BS_SIM_SOPT2_RTCCLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19927;"	d
BS_SIM_SOPT2_TPMSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19984;"	d
BS_SIM_SOPT4_TPM0CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20103;"	d
BS_SIM_SOPT4_TPM1CH0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20077;"	d
BS_SIM_SOPT4_TPM1CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20129;"	d
BS_SIM_SOPT5_LPUART0ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20242;"	d
BS_SIM_SOPT5_LPUART0RXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20220;"	d
BS_SIM_SOPT5_LPUART0TXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20196;"	d
BS_SIM_SOPT7_ADC0ALTTRGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20380;"	d
BS_SIM_SOPT7_ADC0PRETRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20348;"	d
BS_SIM_SOPT7_ADC0TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20321;"	d
BS_SIM_SRVCOP_SRVCOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21693;"	d
BS_SIM_UIDL_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21445;"	d
BS_SIM_UIDMH_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21353;"	d
BS_SIM_UIDML_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21399;"	d
BS_SMC_PMCTRL_RUNM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21984;"	d
BS_SMC_PMCTRL_STOPA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21961;"	d
BS_SMC_PMCTRL_STOPM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21934;"	d
BS_SMC_PMPROT_AVLLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21825;"	d
BS_SMC_PMPROT_AVLP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21850;"	d
BS_SMC_PMSTAT_PMSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22199;"	d
BS_SMC_STOPCTRL_LPOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22085;"	d
BS_SMC_STOPCTRL_PORPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22109;"	d
BS_SMC_STOPCTRL_PSTOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22140;"	d
BS_SMC_STOPCTRL_VLLSM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22060;"	d
BS_SPI_BR_SPPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22474;"	d
BS_SPI_BR_SPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22441;"	d
BS_SPI_C1_CPHA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22786;"	d
BS_SPI_C1_CPOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22814;"	d
BS_SPI_C1_LSBFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22727;"	d
BS_SPI_C1_MSTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22838;"	d
BS_SPI_C1_SPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22889;"	d
BS_SPI_C1_SPIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22914;"	d
BS_SPI_C1_SPTIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22863;"	d
BS_SPI_C1_SSOE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22759;"	d
BS_SPI_C2_BIDIROE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22602;"	d
BS_SPI_C2_MODFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22631;"	d
BS_SPI_C2_SPC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22549;"	d
BS_SPI_C2_SPISWAI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22573;"	d
BS_SPI_C2_SPMIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22656;"	d
BS_SPI_D_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23042;"	d
BS_SPI_M_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22972;"	d
BS_SPI_S_MODF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22301;"	d
BS_SPI_S_SPMF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22353;"	d
BS_SPI_S_SPRF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22373;"	d
BS_SPI_S_SPTEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22332;"	d
BS_TPM_CNT_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23332;"	d
BS_TPM_CONF_CROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24010;"	d
BS_TPM_CONF_CSOO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23980;"	d
BS_TPM_CONF_CSOT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23950;"	d
BS_TPM_CONF_DBGMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23891;"	d
BS_TPM_CONF_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23865;"	d
BS_TPM_CONF_GTBEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23919;"	d
BS_TPM_CONF_TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24032;"	d
BS_TPM_CnSC_CHF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23601;"	d
BS_TPM_CnSC_CHIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23572;"	d
BS_TPM_CnSC_ELSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23482;"	d
BS_TPM_CnSC_ELSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23504;"	d
BS_TPM_CnSC_MSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23526;"	d
BS_TPM_CnSC_MSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23548;"	d
BS_TPM_CnV_VAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23667;"	d
BS_TPM_MOD_MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23400;"	d
BS_TPM_SC_CMOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23192;"	d
BS_TPM_SC_CPWMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23218;"	d
BS_TPM_SC_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23164;"	d
BS_TPM_SC_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23271;"	d
BS_TPM_SC_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23242;"	d
BS_TPM_STATUS_CH0F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23742;"	d
BS_TPM_STATUS_CH1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23766;"	d
BS_TPM_STATUS_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23790;"	d
BS_VREF_SC_ICOMPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24285;"	d
BS_VREF_SC_MODE_LV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24241;"	d
BS_VREF_SC_REGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24314;"	d
BS_VREF_SC_VREFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24341;"	d
BS_VREF_SC_VREFST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24266;"	d
BS_VREF_TRM_CHOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24170;"	d
BS_VREF_TRM_TRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24145;"	d
BUSY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t BUSY : 1;              \/*!< [5] Bus Busy *\/$/;"	m	struct:_hw_i2c_s::_hw_i2c_s_bitfields
BV_FLD	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	108;"	d
BV_FLDn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	214;"	d
BV_VAL	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	109;"	d
BV_VALn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	215;"	d
BVn_FLD	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	320;"	d
BVn_FLDn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	426;"	d
BVn_VAL	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	321;"	d
BVn_VALn	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	427;"	d
BW_ADC_CFG1_ADICLK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	357;"	d
BW_ADC_CFG1_ADIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	439;"	d
BW_ADC_CFG1_ADLPC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	465;"	d
BW_ADC_CFG1_ADLSMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	413;"	d
BW_ADC_CFG1_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	383;"	d
BW_ADC_CFG2_ADACKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	599;"	d
BW_ADC_CFG2_ADHSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	567;"	d
BW_ADC_CFG2_ADLSTS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	540;"	d
BW_ADC_CFG2_MUXSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	623;"	d
BW_ADC_CLP0_CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1726;"	d
BW_ADC_CLP1_CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1667;"	d
BW_ADC_CLP2_CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1608;"	d
BW_ADC_CLP3_CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1549;"	d
BW_ADC_CLP4_CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1490;"	d
BW_ADC_CLPD_CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1372;"	d
BW_ADC_CLPS_CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1431;"	d
BW_ADC_CV1_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	747;"	d
BW_ADC_CV2_CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	811;"	d
BW_ADC_OFS_OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1245;"	d
BW_ADC_PG_PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1307;"	d
BW_ADC_SC1n_ADCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	230;"	d
BW_ADC_SC1n_AIEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	255;"	d
BW_ADC_SC2_ACFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	968;"	d
BW_ADC_SC2_ACFGT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	944;"	d
BW_ADC_SC2_ACREN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	915;"	d
BW_ADC_SC2_ADTRG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	996;"	d
BW_ADC_SC2_REFSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	888;"	d
BW_ADC_SC3_ADCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1138;"	d
BW_ADC_SC3_AVGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1112;"	d
BW_ADC_SC3_AVGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1088;"	d
BW_ADC_SC3_CAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1183;"	d
BW_CMP_CR0_FILTER_CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1882;"	d
BW_CMP_CR0_HYSTCTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1849;"	d
BW_CMP_CR1_COS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2000;"	d
BW_CMP_CR1_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1952;"	d
BW_CMP_CR1_INV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2026;"	d
BW_CMP_CR1_OPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1978;"	d
BW_CMP_CR1_PMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2052;"	d
BW_CMP_CR1_SE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2132;"	d
BW_CMP_CR1_TRIGM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2082;"	d
BW_CMP_CR1_WE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2107;"	d
BW_CMP_DACCR_DACEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2454;"	d
BW_CMP_DACCR_VOSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2407;"	d
BW_CMP_DACCR_VRSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2429;"	d
BW_CMP_FPR_FILT_PER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2191;"	d
BW_CMP_MUXCR_MSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2526;"	d
BW_CMP_MUXCR_PSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2559;"	d
BW_CMP_SCR_CFF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2273;"	d
BW_CMP_SCR_CFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2298;"	d
BW_CMP_SCR_IEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2323;"	d
BW_CMP_SCR_IER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2348;"	d
BW_FGPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2782;"	d
BW_FGPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2953;"	d
BW_FGPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2668;"	d
BW_FGPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2725;"	d
BW_FGPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2838;"	d
BW_FTFA_FCCOB0_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3870;"	d
BW_FTFA_FCCOB1_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3785;"	d
BW_FTFA_FCCOB2_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3700;"	d
BW_FTFA_FCCOB3_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3615;"	d
BW_FTFA_FCCOB4_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4210;"	d
BW_FTFA_FCCOB5_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4125;"	d
BW_FTFA_FCCOB6_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4040;"	d
BW_FTFA_FCCOB7_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3955;"	d
BW_FTFA_FCCOB8_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4550;"	d
BW_FTFA_FCCOB9_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4465;"	d
BW_FTFA_FCCOBA_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4380;"	d
BW_FTFA_FCCOBB_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4295;"	d
BW_FTFA_FCNFG_CCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3339;"	d
BW_FTFA_FCNFG_ERSSUSP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3261;"	d
BW_FTFA_FCNFG_RDCOLLIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3314;"	d
BW_FTFA_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4938;"	d
BW_FTFA_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4841;"	d
BW_FTFA_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4744;"	d
BW_FTFA_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4647;"	d
BW_FTFA_FSTAT_ACCERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3134;"	d
BW_FTFA_FSTAT_CCIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3191;"	d
BW_FTFA_FSTAT_FPVIOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3106;"	d
BW_FTFA_FSTAT_RDCOLERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3162;"	d
BW_GPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5177;"	d
BW_GPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5352;"	d
BW_GPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5063;"	d
BW_GPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5120;"	d
BW_GPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5233;"	d
BW_I2C_A1_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5463;"	d
BW_I2C_A2_SAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6815;"	d
BW_I2C_C1_IICEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5783;"	d
BW_I2C_C1_IICIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5759;"	d
BW_I2C_C1_MST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5735;"	d
BW_I2C_C1_RSTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5653;"	d
BW_I2C_C1_TX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5709;"	d
BW_I2C_C1_TXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5682;"	d
BW_I2C_C1_WUEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5634;"	d
BW_I2C_C2_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6161;"	d
BW_I2C_C2_ADEXT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6242;"	d
BW_I2C_C2_GCAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6266;"	d
BW_I2C_C2_RMEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6190;"	d
BW_I2C_C2_SBRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6218;"	d
BW_I2C_D_DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6099;"	d
BW_I2C_FLT_FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6331;"	d
BW_I2C_FLT_SHEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6450;"	d
BW_I2C_FLT_SSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6384;"	d
BW_I2C_FLT_STARTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6356;"	d
BW_I2C_FLT_STOPF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6409;"	d
BW_I2C_F_ICR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5538;"	d
BW_I2C_F_MULT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5565;"	d
BW_I2C_RA_RAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6510;"	d
BW_I2C_S2_ERROR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7012;"	d
BW_I2C_SLTH_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6872;"	d
BW_I2C_SLTL_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6929;"	d
BW_I2C_SMB_ALERTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6731;"	d
BW_I2C_SMB_FACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6757;"	d
BW_I2C_SMB_SHTF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6610;"	d
BW_I2C_SMB_SHTF2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6585;"	d
BW_I2C_SMB_SIICAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6704;"	d
BW_I2C_SMB_SLTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6656;"	d
BW_I2C_SMB_TCKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6680;"	d
BW_I2C_S_ARBL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5952;"	d
BW_I2C_S_IAAS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6005;"	d
BW_I2C_S_IICIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5880;"	d
BW_I2C_S_RAM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5927;"	d
BW_LLWU_F1_WUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7688;"	d
BW_LLWU_F1_WUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7713;"	d
BW_LLWU_F1_WUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7738;"	d
BW_LLWU_F1_WUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7763;"	d
BW_LLWU_F1_WUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7788;"	d
BW_LLWU_F1_WUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7813;"	d
BW_LLWU_F1_WUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7838;"	d
BW_LLWU_F1_WUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7863;"	d
BW_LLWU_FILT1_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8172;"	d
BW_LLWU_FILT1_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8198;"	d
BW_LLWU_FILT1_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8146;"	d
BW_LLWU_FILT2_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8295;"	d
BW_LLWU_FILT2_FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8321;"	d
BW_LLWU_FILT2_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8269;"	d
BW_LLWU_ME_WUME0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7440;"	d
BW_LLWU_ME_WUME1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7464;"	d
BW_LLWU_ME_WUME2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7488;"	d
BW_LLWU_ME_WUME3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7512;"	d
BW_LLWU_ME_WUME4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7536;"	d
BW_LLWU_ME_WUME5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7560;"	d
BW_LLWU_ME_WUME6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7584;"	d
BW_LLWU_ME_WUME7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7608;"	d
BW_LLWU_PE1_WUPE0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7136;"	d
BW_LLWU_PE1_WUPE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7162;"	d
BW_LLWU_PE1_WUPE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7188;"	d
BW_LLWU_PE1_WUPE3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7214;"	d
BW_LLWU_PE2_WUPE4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7287;"	d
BW_LLWU_PE2_WUPE5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7313;"	d
BW_LLWU_PE2_WUPE6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7339;"	d
BW_LLWU_PE2_WUPE7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7365;"	d
BW_LLWU_PIN_FLAG	platform/hal/src/llwu/fsl_llwu_hal.c	536;"	d	file:
BW_LLWU_PIN_FLAG	platform/hal/src/llwu/fsl_llwu_hal.c	538;"	d	file:
BW_LPTMR_CMR_COMPARE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8800;"	d
BW_LPTMR_CNR_COUNTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8855;"	d
BW_LPTMR_CSR_TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8588;"	d
BW_LPTMR_CSR_TEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8432;"	d
BW_LPTMR_CSR_TFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8483;"	d
BW_LPTMR_CSR_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8563;"	d
BW_LPTMR_CSR_TMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8457;"	d
BW_LPTMR_CSR_TPP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8510;"	d
BW_LPTMR_CSR_TPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8539;"	d
BW_LPTMR_PSR_PBYP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8683;"	d
BW_LPTMR_PSR_PCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8656;"	d
BW_LPTMR_PSR_PRESCALE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8739;"	d
BW_LPUART_BAUD_BOTHEDGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9099;"	d
BW_LPUART_BAUD_LBKDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9043;"	d
BW_LPUART_BAUD_M10	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9173;"	d
BW_LPUART_BAUD_MAEN1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9217;"	d
BW_LPUART_BAUD_MAEN2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9195;"	d
BW_LPUART_BAUD_MATCFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9125;"	d
BW_LPUART_BAUD_OSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9148;"	d
BW_LPUART_BAUD_RESYNCDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9069;"	d
BW_LPUART_BAUD_RXEDGIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9018;"	d
BW_LPUART_BAUD_SBNS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8992;"	d
BW_LPUART_BAUD_SBR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8967;"	d
BW_LPUART_CTRL_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10008;"	d
BW_LPUART_CTRL_FEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10370;"	d
BW_LPUART_CTRL_IDLECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10066;"	d
BW_LPUART_CTRL_ILIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10247;"	d
BW_LPUART_CTRL_ILT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9910;"	d
BW_LPUART_CTRL_LOOPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10035;"	d
BW_LPUART_CTRL_M	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9958;"	d
BW_LPUART_CTRL_MA1IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10110;"	d
BW_LPUART_CTRL_MA2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10088;"	d
BW_LPUART_CTRL_NEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10394;"	d
BW_LPUART_CTRL_ORIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10419;"	d
BW_LPUART_CTRL_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9879;"	d
BW_LPUART_CTRL_PEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10345;"	d
BW_LPUART_CTRL_PT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9854;"	d
BW_LPUART_CTRL_R8T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10524;"	d
BW_LPUART_CTRL_R9T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10498;"	d
BW_LPUART_CTRL_RE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10196;"	d
BW_LPUART_CTRL_RIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10271;"	d
BW_LPUART_CTRL_RSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9986;"	d
BW_LPUART_CTRL_RWU	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10171;"	d
BW_LPUART_CTRL_SBK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10139;"	d
BW_LPUART_CTRL_TCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10296;"	d
BW_LPUART_CTRL_TE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10223;"	d
BW_LPUART_CTRL_TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10320;"	d
BW_LPUART_CTRL_TXDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10472;"	d
BW_LPUART_CTRL_TXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10445;"	d
BW_LPUART_CTRL_WAKE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9936;"	d
BW_LPUART_DATA_FRETSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10851;"	d
BW_LPUART_DATA_R0T0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10602;"	d
BW_LPUART_DATA_R1T1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10622;"	d
BW_LPUART_DATA_R2T2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10642;"	d
BW_LPUART_DATA_R3T3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10662;"	d
BW_LPUART_DATA_R4T4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10682;"	d
BW_LPUART_DATA_R5T5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10702;"	d
BW_LPUART_DATA_R6T6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10722;"	d
BW_LPUART_DATA_R7T7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10742;"	d
BW_LPUART_DATA_R8T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10762;"	d
BW_LPUART_DATA_R9T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10782;"	d
BW_LPUART_MATCH_MA1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10952;"	d
BW_LPUART_MATCH_MA2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10976;"	d
BW_LPUART_STAT_BRK13	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9618;"	d
BW_LPUART_STAT_FE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9376;"	d
BW_LPUART_STAT_IDLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9473;"	d
BW_LPUART_STAT_LBKDE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9588;"	d
BW_LPUART_STAT_LBKDIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9758;"	d
BW_LPUART_STAT_MA1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9322;"	d
BW_LPUART_STAT_MA2F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9297;"	d
BW_LPUART_STAT_MSBF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9708;"	d
BW_LPUART_STAT_NF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9405;"	d
BW_LPUART_STAT_OR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9437;"	d
BW_LPUART_STAT_PF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9349;"	d
BW_LPUART_STAT_RWUID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9649;"	d
BW_LPUART_STAT_RXEDGIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9733;"	d
BW_LPUART_STAT_RXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9675;"	d
BW_MCG_C1_CLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11132;"	d
BW_MCG_C1_IRCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11105;"	d
BW_MCG_C1_IREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11081;"	d
BW_MCG_C2_EREFS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11221;"	d
BW_MCG_C2_IRCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11196;"	d
BW_MCG_MC_HIRCEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11464;"	d
BW_MCG_MC_LIRC_DIV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11440;"	d
BW_MCG_SC_FCRDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11371;"	d
BW_MCM_CPO_CPOREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11807;"	d
BW_MCM_CPO_CPOWOI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11848;"	d
BW_MCM_PLACR_DFCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11709;"	d
BW_MCM_PLACR_EFDS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11685;"	d
BW_MCM_PLACR_ESFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11741;"	d
BW_MTBDWT_COMP0_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13587;"	d
BW_MTBDWT_COMP1_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13894;"	d
BW_MTBDWT_FCT0_DATAVADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13812;"	d
BW_MTBDWT_FCT0_DATAVMATCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13760;"	d
BW_MTBDWT_FCT0_DATAVSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13788;"	d
BW_MTBDWT_FCT0_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13734;"	d
BW_MTBDWT_FCT1_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14038;"	d
BW_MTBDWT_MASK0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13658;"	d
BW_MTBDWT_MASK1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13965;"	d
BW_MTBDWT_TBCTRL_ACOMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14135;"	d
BW_MTBDWT_TBCTRL_ACOMP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14160;"	d
BW_MTB_FLOW_AUTOHALT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12348;"	d
BW_MTB_FLOW_AUTOSTOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12325;"	d
BW_MTB_FLOW_WATERMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12370;"	d
BW_MTB_MASTER_EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12253;"	d
BW_MTB_MASTER_HALTREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12224;"	d
BW_MTB_MASTER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12110;"	d
BW_MTB_MASTER_RAMPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12201;"	d
BW_MTB_MASTER_SFRWPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12178;"	d
BW_MTB_MASTER_TSTARTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12131;"	d
BW_MTB_MASTER_TSTOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12153;"	d
BW_MTB_POSITION_POINTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12026;"	d
BW_MTB_POSITION_WRAP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11992;"	d
BW_OSC_CR_ERCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15812;"	d
BW_OSC_CR_EREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15788;"	d
BW_OSC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15690;"	d
BW_OSC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15762;"	d
BW_OSC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15738;"	d
BW_OSC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15714;"	d
BW_PMC_LVDSC1_LVDACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15993;"	d
BW_PMC_LVDSC1_LVDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15975;"	d
BW_PMC_LVDSC1_LVDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15951;"	d
BW_PMC_LVDSC1_LVDV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15926;"	d
BW_PMC_LVDSC2_LVWACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16128;"	d
BW_PMC_LVDSC2_LVWIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16110;"	d
BW_PMC_LVDSC2_LVWV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16086;"	d
BW_PMC_REGSC_ACKISO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16271;"	d
BW_PMC_REGSC_BGBE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16222;"	d
BW_PMC_REGSC_BGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16299;"	d
BW_PORT_GPCHR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16755;"	d
BW_PORT_GPCHR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16778;"	d
BW_PORT_GPCLR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16678;"	d
BW_PORT_GPCLR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16701;"	d
BW_PORT_ISFR_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16847;"	d
BW_PORT_PCRn_DSE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16533;"	d
BW_PORT_PCRn_IRQC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16596;"	d
BW_PORT_PCRn_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16624;"	d
BW_PORT_PCRn_MUX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16566;"	d
BW_PORT_PCRn_PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16451;"	d
BW_PORT_PCRn_PFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16506;"	d
BW_PORT_PCRn_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16422;"	d
BW_PORT_PCRn_SRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16478;"	d
BW_RCM_FM_FORCEROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17416;"	d
BW_RCM_MR_BOOTROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17488;"	d
BW_RCM_RPFC_RSTFLTSRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17228;"	d
BW_RCM_RPFC_RSTFLTSS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17254;"	d
BW_RCM_RPFW_RSTFLTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17348;"	d
BW_RCM_SSRS0_SLVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17584;"	d
BW_RCM_SSRS0_SPIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17635;"	d
BW_RCM_SSRS0_SPOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17662;"	d
BW_RCM_SSRS0_SWAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17559;"	d
BW_RCM_SSRS0_SWDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17610;"	d
BW_RCM_SSRS1_SLOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17734;"	d
BW_RCM_SSRS1_SMDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17786;"	d
BW_RCM_SSRS1_SSACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17814;"	d
BW_RCM_SSRS1_SSW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17759;"	d
BW_RFSYS_REGn_HH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17978;"	d
BW_RFSYS_REGn_HL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17958;"	d
BW_RFSYS_REGn_LH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17938;"	d
BW_RFSYS_REGn_LL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17918;"	d
BW_RTC_CR_CLKO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19202;"	d
BW_RTC_CR_OSCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19180;"	d
BW_RTC_CR_SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19224;"	d
BW_RTC_CR_SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19290;"	d
BW_RTC_CR_SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19268;"	d
BW_RTC_CR_SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19246;"	d
BW_RTC_CR_SUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19104;"	d
BW_RTC_CR_SWR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19056;"	d
BW_RTC_CR_UM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19130;"	d
BW_RTC_CR_WPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19081;"	d
BW_RTC_CR_WPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19156;"	d
BW_RTC_IER_TAIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19662;"	d
BW_RTC_IER_TIIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19618;"	d
BW_RTC_IER_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19640;"	d
BW_RTC_IER_TSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19688;"	d
BW_RTC_IER_WPON	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19713;"	d
BW_RTC_LR_CRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19505;"	d
BW_RTC_LR_LRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19553;"	d
BW_RTC_LR_SRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19529;"	d
BW_RTC_LR_TCL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19481;"	d
BW_RTC_SR_TCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19416;"	d
BW_RTC_TAR_TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18859;"	d
BW_RTC_TCR_CIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18952;"	d
BW_RTC_TCR_TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18927;"	d
BW_RTC_TPR_TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18801;"	d
BW_RTC_TSR_TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18740;"	d
BW_SIM_CLKDIV1_OUTDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21136;"	d
BW_SIM_CLKDIV1_OUTDIV4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21095;"	d
BW_SIM_COPC_COPCLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21545;"	d
BW_SIM_COPC_COPCLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21645;"	d
BW_SIM_COPC_COPDBGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21619;"	d
BW_SIM_COPC_COPSTPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21597;"	d
BW_SIM_COPC_COPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21575;"	d
BW_SIM_COPC_COPW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21520;"	d
BW_SIM_FCFG1_FLASHDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21203;"	d
BW_SIM_FCFG1_FLASHDOZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21231;"	d
BW_SIM_SCGC4_CMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20669;"	d
BW_SIM_SCGC4_I2C0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20645;"	d
BW_SIM_SCGC4_SPI0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20717;"	d
BW_SIM_SCGC4_VREF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20693;"	d
BW_SIM_SCGC5_LPTMR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20783;"	d
BW_SIM_SCGC5_LPUART0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20855;"	d
BW_SIM_SCGC5_PORTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20807;"	d
BW_SIM_SCGC5_PORTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20831;"	d
BW_SIM_SCGC6_ADC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20997;"	d
BW_SIM_SCGC6_FTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20925;"	d
BW_SIM_SCGC6_RTC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21021;"	d
BW_SIM_SCGC6_TPM0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20949;"	d
BW_SIM_SCGC6_TPM1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20973;"	d
BW_SIM_SCGC_BIT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20609;"	d
BW_SIM_SOPT1_OSC32KOUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19838;"	d
BW_SIM_SOPT1_OSC32KSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19865;"	d
BW_SIM_SOPT2_CLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19967;"	d
BW_SIM_SOPT2_LPUART0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20019;"	d
BW_SIM_SOPT2_RTCCLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19936;"	d
BW_SIM_SOPT2_TPMSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19993;"	d
BW_SIM_SOPT4_TPM0CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20112;"	d
BW_SIM_SOPT4_TPM1CH0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20086;"	d
BW_SIM_SOPT4_TPM1CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20138;"	d
BW_SIM_SOPT5_LPUART0ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20251;"	d
BW_SIM_SOPT5_LPUART0RXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20229;"	d
BW_SIM_SOPT5_LPUART0TXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20205;"	d
BW_SIM_SOPT7_ADC0ALTTRGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20389;"	d
BW_SIM_SOPT7_ADC0PRETRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20357;"	d
BW_SIM_SOPT7_ADC0TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20330;"	d
BW_SMC_PMCTRL_RUNM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21993;"	d
BW_SMC_PMCTRL_STOPM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21943;"	d
BW_SMC_PMPROT_AVLLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21834;"	d
BW_SMC_PMPROT_AVLP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21859;"	d
BW_SMC_STOPCTRL_LPOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22094;"	d
BW_SMC_STOPCTRL_PORPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22118;"	d
BW_SMC_STOPCTRL_PSTOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22149;"	d
BW_SMC_STOPCTRL_VLLSM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22069;"	d
BW_SPI_BR_SPPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22483;"	d
BW_SPI_BR_SPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22450;"	d
BW_SPI_C1_CPHA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22795;"	d
BW_SPI_C1_CPOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22823;"	d
BW_SPI_C1_LSBFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22736;"	d
BW_SPI_C1_MSTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22847;"	d
BW_SPI_C1_SPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22898;"	d
BW_SPI_C1_SPIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22923;"	d
BW_SPI_C1_SPTIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22872;"	d
BW_SPI_C1_SSOE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22768;"	d
BW_SPI_C2_BIDIROE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22611;"	d
BW_SPI_C2_MODFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22640;"	d
BW_SPI_C2_SPC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22558;"	d
BW_SPI_C2_SPISWAI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22582;"	d
BW_SPI_C2_SPMIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22665;"	d
BW_SPI_D_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23051;"	d
BW_SPI_M_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22981;"	d
BW_TPM_CNT_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23341;"	d
BW_TPM_CONF_CROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24019;"	d
BW_TPM_CONF_CSOO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23989;"	d
BW_TPM_CONF_CSOT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23959;"	d
BW_TPM_CONF_DBGMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23900;"	d
BW_TPM_CONF_DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23874;"	d
BW_TPM_CONF_GTBEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23928;"	d
BW_TPM_CONF_TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24041;"	d
BW_TPM_CnSC_CHF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23610;"	d
BW_TPM_CnSC_CHIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23581;"	d
BW_TPM_CnSC_ELSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23491;"	d
BW_TPM_CnSC_ELSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23513;"	d
BW_TPM_CnSC_MSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23535;"	d
BW_TPM_CnSC_MSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23557;"	d
BW_TPM_CnV_VAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23676;"	d
BW_TPM_MOD_MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23409;"	d
BW_TPM_SC_CMOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23201;"	d
BW_TPM_SC_CPWMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23227;"	d
BW_TPM_SC_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23173;"	d
BW_TPM_SC_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23280;"	d
BW_TPM_SC_TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23251;"	d
BW_TPM_STATUS_CH0F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23751;"	d
BW_TPM_STATUS_CH1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23775;"	d
BW_TPM_STATUS_TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23799;"	d
BW_VREF_SC_ICOMPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24294;"	d
BW_VREF_SC_MODE_LV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24250;"	d
BW_VREF_SC_REGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24323;"	d
BW_VREF_SC_VREFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24350;"	d
BW_VREF_TRM_CHOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24179;"	d
BW_VREF_TRM_TRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24154;"	d
BYTE2WORD	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	93;"	d
BackDoorK0	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^BackDoorK0      EQU     0xFF$/;"	d
BackDoorK1	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^BackDoorK1      EQU     0xFF$/;"	d
BackDoorK2	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^BackDoorK2      EQU     0xFF$/;"	d
BackDoorK3	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^BackDoorK3      EQU     0xFF$/;"	d
BackDoorK4	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^BackDoorK4      EQU     0xFF$/;"	d
BackDoorK5	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^BackDoorK5      EQU     0xFF$/;"	d
BackDoorK6	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^BackDoorK6      EQU     0xFF$/;"	d
BackDoorK7	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^BackDoorK7      EQU     0xFF$/;"	d
Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t Bits : 8;              \/*!< [7:0] Data (low byte) *\/$/;"	m	struct:_hw_spi_d::_hw_spi_d_bitfields
Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t Bits : 8;              \/*!< [7:0] Hardware compare value (low byte) *\/$/;"	m	struct:_hw_spi_m::_hw_spi_m_bitfields
BusFault_Handler	platform/drivers/src/mpu/fsl_mpu_irq.c	/^void BusFault_Handler()$/;"	f
C	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon63::__anon64
C	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon67::__anon68
C	platform/CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon104::__anon105
C	platform/CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon108::__anon109
C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t C1;                                 \/**< I2C Control Register 1, offset: 0x2 *\/$/;"	m	struct:__anon80
C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t C1;                                 \/**< MCG Control Register 1, offset: 0x0 *\/$/;"	m	struct:__anon84
C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t C1;                                 \/**< SPI Control Register 1, offset: 0x3 *\/$/;"	m	struct:__anon99
C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_c1_t C1;                   \/*!< [0x2] I2C Control Register 1 *\/$/;"	m	struct:_hw_i2c
C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mcg_c1_t C1;                   \/*!< [0x0] MCG Control Register 1 *\/$/;"	m	struct:_hw_mcg
C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_spi_c1_t C1;                   \/*!< [0x3] SPI Control Register 1 *\/$/;"	m	struct:_hw_spi
C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t C2;                                 \/**< I2C Control Register 2, offset: 0x5 *\/$/;"	m	struct:__anon80
C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t C2;                                 \/**< MCG Control Register 2, offset: 0x1 *\/$/;"	m	struct:__anon84
C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t C2;                                 \/**< SPI Control Register 2, offset: 0x2 *\/$/;"	m	struct:__anon99
C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_c2_t C2;                   \/*!< [0x5] I2C Control Register 2 *\/$/;"	m	struct:_hw_i2c
C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mcg_c2_t C2;                   \/*!< [0x1] MCG Control Register 2 *\/$/;"	m	struct:_hw_mcg
C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_spi_c2_t C2;                   \/*!< [0x2] SPI Control Register 2 *\/$/;"	m	struct:_hw_spi
C90TFS_ENABLE_DEBUG	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	55;"	d
CADC_DRV_ClearConvFlag	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^void CADC_DRV_ClearConvFlag(uint32_t instance, cadc_conv_id_t convId, cadc_flag_t flag)$/;"	f
CADC_DRV_ClearFlag	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^void CADC_DRV_ClearFlag(uint32_t instance, cadc_flag_t flag)$/;"	f
CADC_DRV_ClearSlotFlag	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^void CADC_DRV_ClearSlotFlag(uint32_t instance, uint32_t slotNum, cadc_flag_t flag)$/;"	f
CADC_DRV_ConfigConverter	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^cadc_status_t CADC_DRV_ConfigConverter(uint32_t instance, cadc_conv_id_t convId,$/;"	f
CADC_DRV_ConfigSampleChn	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^cadc_status_t CADC_DRV_ConfigSampleChn(uint32_t instance,$/;"	f
CADC_DRV_ConfigSeqSlot	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^cadc_status_t CADC_DRV_ConfigSeqSlot(uint32_t instance, uint32_t slotNum,$/;"	f
CADC_DRV_Deinit	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^void CADC_DRV_Deinit(uint32_t instance)$/;"	f
CADC_DRV_GetConvFlag	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^bool CADC_DRV_GetConvFlag(uint32_t instance, cadc_conv_id_t convId, cadc_flag_t flag)$/;"	f
CADC_DRV_GetFlag	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^bool CADC_DRV_GetFlag(uint32_t instance, cadc_flag_t flag)$/;"	f
CADC_DRV_GetSeqSlotConvValueRAW	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^uint16_t CADC_DRV_GetSeqSlotConvValueRAW(uint32_t instance, uint32_t slotNum)$/;"	f
CADC_DRV_GetSeqSlotConvValueSigned	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^int16_t CADC_DRV_GetSeqSlotConvValueSigned(uint32_t instance, uint32_t slotNum)$/;"	f
CADC_DRV_GetSlotFlag	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^bool CADC_DRV_GetSlotFlag(uint32_t instance, uint32_t slotNum, cadc_flag_t flag)$/;"	f
CADC_DRV_Init	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^cadc_status_t CADC_DRV_Init(uint32_t instance, cadc_user_config_t *configPtr)$/;"	f
CADC_DRV_SoftTriggerConv	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^void CADC_DRV_SoftTriggerConv(uint32_t instance, cadc_conv_id_t convId)$/;"	f
CADC_DRV_StructInitConvConfigDefault	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^cadc_status_t CADC_DRV_StructInitConvConfigDefault(cadc_conv_config_t *configPtr)$/;"	f
CADC_DRV_StructInitUserConfigDefault	platform/drivers/src/cyclicAdc/fsl_cadc_driver.c	/^cadc_status_t CADC_DRV_StructInitUserConfigDefault(cadc_user_config_t *configPtr)$/;"	f
CADC_HAL_ClearAllHighLimitFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_ClearAllHighLimitFlag(uint32_t baseAddr)$/;"	f
CADC_HAL_ClearAllLowLimitFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_ClearAllLowLimitFlag(uint32_t baseAddr)$/;"	f
CADC_HAL_ClearAllZeorCrossingFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_ClearAllZeorCrossingFlag(uint32_t baseAddr)$/;"	f
CADC_HAL_ClearConvEndOfScanIntFlag	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_ClearConvEndOfScanIntFlag(uint32_t baseAddr, cadc_conv_id_t convId)$/;"	f
CADC_HAL_ClearSlotHighLimitFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_ClearSlotHighLimitFlag(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_ClearSlotLowLimitFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_ClearSlotLowLimitFlag(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_ClearSlotZeroCrossingFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_ClearSlotZeroCrossingFlag(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_GetConvEndOfScanIntFlag	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^bool CADC_HAL_GetConvEndOfScanIntFlag(uint32_t baseAddr, cadc_conv_id_t convId)$/;"	f
CADC_HAL_GetConvInProgressFlag	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^bool CADC_HAL_GetConvInProgressFlag(uint32_t baseAddr, cadc_conv_id_t convId)$/;"	f
CADC_HAL_GetConvPowerUpFlag	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^bool CADC_HAL_GetConvPowerUpFlag(uint32_t baseAddr, cadc_conv_id_t convId)$/;"	f
CADC_HAL_GetHighLimitIntFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline bool CADC_HAL_GetHighLimitIntFlag(uint32_t baseAddr)$/;"	f
CADC_HAL_GetLowLimitIntFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline bool CADC_HAL_GetLowLimitIntFlag(uint32_t baseAddr)$/;"	f
CADC_HAL_GetPowerUpDelayClk	platform/hal/inc/fsl_cadc_hal.h	/^static inline uint16_t CADC_HAL_GetPowerUpDelayClk(uint32_t baseAddr)$/;"	f
CADC_HAL_GetSlotHighLimitFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline bool CADC_HAL_GetSlotHighLimitFlag(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_GetSlotHighLimitValue	platform/hal/inc/fsl_cadc_hal.h	/^static inline uint16_t CADC_HAL_GetSlotHighLimitValue(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_GetSlotLowLimitFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline bool CADC_HAL_GetSlotLowLimitFlag(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_GetSlotLowLimitValue	platform/hal/inc/fsl_cadc_hal.h	/^static inline uint16_t CADC_HAL_GetSlotLowLimitValue(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_GetSlotOffsetValue	platform/hal/inc/fsl_cadc_hal.h	/^static inline uint16_t CADC_HAL_GetSlotOffsetValue(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_GetSlotReadyFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline bool CADC_HAL_GetSlotReadyFlag(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_GetSlotValueData	platform/hal/inc/fsl_cadc_hal.h	/^static inline uint16_t CADC_HAL_GetSlotValueData(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_GetSlotValueNegativeSign	platform/hal/inc/fsl_cadc_hal.h	/^static inline bool CADC_HAL_GetSlotValueNegativeSign(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_GetSlotZeroCrossingFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline bool CADC_HAL_GetSlotZeroCrossingFlag(uint32_t baseAddr, uint32_t slotNum)$/;"	f
CADC_HAL_GetZeroCrossingIntFlag	platform/hal/inc/fsl_cadc_hal.h	/^static inline bool CADC_HAL_GetZeroCrossingIntFlag(uint32_t baseAddr)$/;"	f
CADC_HAL_Init	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_Init(uint32_t baseAddr)$/;"	f
CADC_HAL_SetAutoPowerDownCmd	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetAutoPowerDownCmd(uint32_t baseAddr, bool enable)$/;"	f
CADC_HAL_SetAutoStandbyCmd	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetAutoStandbyCmd(uint32_t baseAddr, bool enable)$/;"	f
CADC_HAL_SetChnDiffCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetChnDiffCmd(uint32_t baseAddr, cadc_diff_chn_mode_t chns, bool enable)$/;"	f
CADC_HAL_SetChnGainMode	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetChnGainMode(uint32_t baseAddr, uint32_t chnNum, cadc_gain_mode_t mode)$/;"	f
CADC_HAL_SetConvClkDiv	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetConvClkDiv(uint32_t baseAddr, cadc_conv_id_t convId, uint16_t divider)$/;"	f
CADC_HAL_SetConvDmaCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetConvDmaCmd(uint32_t baseAddr, cadc_conv_id_t convId, bool enable)$/;"	f
CADC_HAL_SetConvEndOfScanIntCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetConvEndOfScanIntCmd(uint32_t baseAddr, cadc_conv_id_t convId, bool enable)$/;"	f
CADC_HAL_SetConvPowerUpCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetConvPowerUpCmd(uint32_t baseAddr, cadc_conv_id_t convId, bool enable)$/;"	f
CADC_HAL_SetConvSampleWindow	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetConvSampleWindow(uint32_t baseAddr, cadc_conv_id_t convId, uint16_t val)$/;"	f
CADC_HAL_SetConvSpeedLimitMode	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetConvSpeedLimitMode(uint32_t baseAddr, cadc_conv_id_t convId,$/;"	f
CADC_HAL_SetConvStartCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetConvStartCmd(uint32_t baseAddr, cadc_conv_id_t convId)$/;"	f
CADC_HAL_SetConvStopCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetConvStopCmd(uint32_t baseAddr, cadc_conv_id_t convId, bool enable)$/;"	f
CADC_HAL_SetConvSyncCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetConvSyncCmd(uint32_t baseAddr, cadc_conv_id_t convId, bool enable)$/;"	f
CADC_HAL_SetConvUseChnVrefHCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetConvUseChnVrefHCmd(uint32_t baseAddr, cadc_conv_id_t convId, bool enable)$/;"	f
CADC_HAL_SetConvUseChnVrefLCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetConvUseChnVrefLCmd(uint32_t baseAddr, cadc_conv_id_t convId, bool enable)\\$/;"	f
CADC_HAL_SetDmaTriggerSrcMode	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetDmaTriggerSrcMode(uint32_t baseAddr, cadc_dma_trigger_src_mode_t mode)$/;"	f
CADC_HAL_SetHighLimitIntCmd	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetHighLimitIntCmd(uint32_t baseAddr, bool enable)$/;"	f
CADC_HAL_SetLowLimitIntCmd	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetLowLimitIntCmd(uint32_t baseAddr, bool enable)$/;"	f
CADC_HAL_SetParallelSimultCmd	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetParallelSimultCmd(uint32_t baseAddr, bool enable)$/;"	f
CADC_HAL_SetPowerUpDelayClk	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetPowerUpDelayClk(uint32_t baseAddr, uint16_t val)$/;"	f
CADC_HAL_SetScanMode	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetScanMode(uint32_t baseAddr, cadc_scan_mode_t mode)$/;"	f
CADC_HAL_SetSlotHighLimitValue	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetSlotHighLimitValue(uint32_t baseAddr, uint32_t slotNum, uint16_t val)$/;"	f
CADC_HAL_SetSlotLowLimitValue	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetSlotLowLimitValue(uint32_t baseAddr, uint32_t slotNum, uint16_t val)$/;"	f
CADC_HAL_SetSlotOffsetValue	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetSlotOffsetValue(uint32_t baseAddr, uint32_t slotNum, uint16_t val)$/;"	f
CADC_HAL_SetSlotSampleChn	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetSlotSampleChn(uint32_t baseAddr, uint32_t slotNum, $/;"	f
CADC_HAL_SetSlotSampleEnableCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetSlotSampleEnableCmd(uint32_t baseAddr, uint32_t slotNum, bool enable)$/;"	f
CADC_HAL_SetSlotScanIntCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetSlotScanIntCmd(uint32_t baseAddr, uint32_t slotNum, bool enable)$/;"	f
CADC_HAL_SetSlotSyncPointCmd	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetSlotSyncPointCmd(uint32_t baseAddr, uint32_t slotNum, bool enable)$/;"	f
CADC_HAL_SetSlotZeroCrossingMode	platform/hal/src/cyclicAdc/fsl_cadc_hal.c	/^void CADC_HAL_SetSlotZeroCrossingMode(uint32_t baseAddr, uint32_t slotNum, $/;"	f
CADC_HAL_SetZeroCrossingIntCmd	platform/hal/inc/fsl_cadc_hal.h	/^static inline void CADC_HAL_SetZeroCrossingIntCmd(uint32_t baseAddr, bool enable)$/;"	f
CAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CAL : 1;              \/*!< [7] Calibration *\/$/;"	m	struct:_hw_adc_sc3::_hw_adc_sc3_bitfields
CALF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CALF : 1;             \/*!< [6] Calibration Failed Flag *\/$/;"	m	struct:_hw_adc_sc3::_hw_adc_sc3_bitfields
CALIB	platform/CMSIS/Include/core_cm0plus.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon73
CALIB	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon115
CAN0_Bus_Off_IRQHandler	platform/drivers/src/flexcan/fsl_flexcan_irq.c	/^void CAN0_Bus_Off_IRQHandler(void)$/;"	f
CAN0_Error_IRQHandler	platform/drivers/src/flexcan/fsl_flexcan_irq.c	/^void CAN0_Error_IRQHandler(void)$/;"	f
CAN0_ORed_Message_buffer_IRQHandler	platform/drivers/src/flexcan/fsl_flexcan_irq.c	/^void CAN0_ORed_Message_buffer_IRQHandler(void)$/;"	f
CAN0_Wake_Up_IRQHandler	platform/drivers/src/flexcan/fsl_flexcan_irq.c	/^void CAN0_Wake_Up_IRQHandler(void)$/;"	f
CAN1_Bus_Off_IRQHandler	platform/drivers/src/flexcan/fsl_flexcan_irq.c	/^void CAN1_Bus_Off_IRQHandler(void)$/;"	f
CAN1_Error_IRQHandler	platform/drivers/src/flexcan/fsl_flexcan_irq.c	/^void CAN1_Error_IRQHandler(void)$/;"	f
CAN1_ORed_Message_buffer_IRQHandler	platform/drivers/src/flexcan/fsl_flexcan_irq.c	/^void CAN1_ORed_Message_buffer_IRQHandler(void)$/;"	f
CAN1_Wake_Up_IRQHandler	platform/drivers/src/flexcan/fsl_flexcan_irq.c	/^void CAN1_Wake_Up_IRQHandler(void)$/;"	f
CARD_BLOCK_LEN	platform/composite/inc/fsl_sdhc_card.h	80;"	d
CCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCIE : 1;              \/*!< [7] Command Complete Interrupt Enable *\/$/;"	m	struct:_hw_ftfa_fcnfg::_hw_ftfa_fcnfg_bitfields
CCIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCIF : 1;              \/*!< [7] Command Complete Interrupt Flag *\/$/;"	m	struct:_hw_ftfa_fstat::_hw_ftfa_fstat_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccob0::_hw_ftfa_fccob0_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccob1::_hw_ftfa_fccob1_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccob2::_hw_ftfa_fccob2_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccob3::_hw_ftfa_fccob3_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccob4::_hw_ftfa_fccob4_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccob5::_hw_ftfa_fccob5_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccob6::_hw_ftfa_fccob6_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccob7::_hw_ftfa_fccob7_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccob8::_hw_ftfa_fccob8_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccob9::_hw_ftfa_fccob9_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccoba::_hw_ftfa_fccoba_bitfields
CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CCOBn : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_ftfa_fccobb::_hw_ftfa_fccobb_bitfields
CCR	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon72
CCR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon113
CFF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CFF : 1;               \/*!< [1] Analog Comparator Flag Falling *\/$/;"	m	struct:_hw_cmp_scr::_hw_cmp_scr_bitfields
CFG1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CFG1;                              \/**< ADC Configuration Register 1, offset: 0x8 *\/$/;"	m	struct:__anon75
CFG1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_cfg1_t CFG1;               \/*!< [0x8] ADC Configuration Register 1 *\/$/;"	m	struct:_hw_adc
CFG2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CFG2;                              \/**< ADC Configuration Register 2, offset: 0xC *\/$/;"	m	struct:__anon75
CFG2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_cfg2_t CFG2;               \/*!< [0xC] ADC Configuration Register 2 *\/$/;"	m	struct:_hw_adc
CFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CFR : 1;               \/*!< [2] Analog Comparator Flag Rising *\/$/;"	m	struct:_hw_cmp_scr::_hw_cmp_scr_bitfields
CFSR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon113
CH0F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CH0F : 1;             \/*!< [0] Channel 0 Flag *\/$/;"	m	struct:_hw_tpm_status::_hw_tpm_status_bitfields
CH1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CH1F : 1;             \/*!< [1] Channel 1 Flag *\/$/;"	m	struct:_hw_tpm_status::_hw_tpm_status_bitfields
CHF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CHF : 1;              \/*!< [7] Channel Flag *\/$/;"	m	struct:_hw_tpm_cnsc::_hw_tpm_cnsc_bitfields
CHIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CHIE : 1;             \/*!< [6] Channel Interrupt Enable *\/$/;"	m	struct:_hw_tpm_cnsc::_hw_tpm_cnsc_bitfields
CHOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CHOPEN : 1;            \/*!< [6] Chop oscillator enable. When set,$/;"	m	struct:_hw_vref_trm::_hw_vref_trm_bitfields
CIC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CIC : 8;              \/*!< [31:24] Compensation Interval Counter *\/$/;"	m	struct:_hw_rtc_tcr::_hw_rtc_tcr_bitfields
CID0	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon116
CID1	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon116
CID2	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon116
CID3	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon116
CIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CIR : 8;              \/*!< [15:8] Compensation Interval Register *\/$/;"	m	struct:_hw_rtc_tcr::_hw_rtc_tcr_bitfields
CITER	platform/hal/inc/fsl_edma_hal.h	/^    } CITER;$/;"	m	struct:EDMASoftwareTcd	typeref:union:EDMASoftwareTcd::__anon130
CLAIMCLR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon119
CLAIMSET	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon119
CLEAR16	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	234;"	d
CLEAR32	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	240;"	d
CLEAR8	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	228;"	d
CLKDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CLKDIV1;                           \/**< System Clock Divider Register 1, offset: 0x1044 *\/$/;"	m	struct:__anon97
CLKDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_sim_clkdiv1_t CLKDIV1;         \/*!< [0x1044] System Clock Divider Register 1 *\/$/;"	m	struct:_hw_sim
CLKO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CLKO : 1;             \/*!< [9] Clock Output *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
CLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CLKOUTSEL : 3;        \/*!< [7:5] CLKOUT select *\/$/;"	m	struct:_hw_sim_sopt2::_hw_sim_sopt2_bitfields
CLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CLKS : 2;              \/*!< [7:6] Clock Source Select *\/$/;"	m	struct:_hw_mcg_c1::_hw_mcg_c1_bitfields
CLKST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CLKST : 2;             \/*!< [3:2] Clock Mode Status *\/$/;"	m	struct:_hw_mcg_s::_hw_mcg_s_bitfields
CLOCK_HAL_CalculatePllDiv	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_CalculatePllDiv(uint32_t refFreq,$/;"	f
CLOCK_HAL_GetAutoTrimMachineCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetAutoTrimMachineCmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetAutoTrimMachineCompVal	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint16_t CLOCK_HAL_GetAutoTrimMachineCompVal(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetAutoTrimMachineFailStatus	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_atm_fail_status_t CLOCK_HAL_GetAutoTrimMachineFailStatus(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetAutoTrimMachineSelMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_atm_select_t CLOCK_HAL_GetAutoTrimMachineSelMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetAvailableFrdiv	platform/hal/src/mcg/fsl_mcg_hal.c	/^mcg_status_t CLOCK_HAL_GetAvailableFrdiv(mcg_freq_range_select_t range0,$/;"	f
CLOCK_HAL_GetClkMonitor0Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetClkMonitor0Cmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetClkMonitor1Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetClkMonitor1Cmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetClkMonitor2Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetClkMonitor2Cmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetClkOutSel	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline clock_clkout_src_t CLOCK_HAL_GetClkOutSel(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetClkSrcMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_clock_select_t CLOCK_HAL_GetClkSrcMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetClkSrcMode	platform/hal/inc/fsl_mcglite_hal.h	/^static inline mcglite_mcgoutclk_source_t CLOCK_HAL_GetClkSrcMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetClkSrcStat	platform/hal/inc/fsl_mcglite_hal.h	/^static inline mcglite_mcgoutclk_source_t CLOCK_HAL_GetClkSrcStat(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetClkStatMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_clk_stat_status_t CLOCK_HAL_GetClkStatMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetCopSrc	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline clock_cop_src_t CLOCK_HAL_GetCopSrc(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetDcoRangeMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_dco_range_select_t CLOCK_HAL_GetDcoRangeMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetDmx32	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_dmx32_select_t CLOCK_HAL_GetDmx32(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetExtRefSelMode0	platform/hal/inc/fsl_mcglite_hal.h	/^static inline mcglite_ext_select_t CLOCK_HAL_GetExtRefSelMode0(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetExternalRefClock32kSrc	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline clock_er32k_src_t CLOCK_HAL_GetExternalRefClock32kSrc(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetExternalRefSel0Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_external_ref_clock_select_t CLOCK_HAL_GetExternalRefSel0Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetExternalRefSel1Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_external_ref_clock_select_t CLOCK_HAL_GetExternalRefSel1Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetFastClkInternalRefDiv	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetFastClkInternalRefDiv(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetFastInternalRefClkFineTrim	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetFastInternalRefClkFineTrim(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetFastInternalRefClkTrim	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetFastInternalRefClkTrim(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetFixedFreqClk	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_GetFixedFreqClk(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetFllClk	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_GetFllClk(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetFllExternalRefDiv	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetFllExternalRefDiv(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetFllFilterPreserveCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetFllFilterPreserveCmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetFllRefClk	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_GetFllRefClk(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetHighGainOsc0Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_high_gain_osc_select_t CLOCK_HAL_GetHighGainOsc0Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetHighGainOsc0Mode	platform/hal/inc/fsl_mcglite_hal.h	/^static inline mcg_high_gain_osc_select_t CLOCK_HAL_GetHighGainOsc0Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetHighGainOsc1Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_high_gain_osc_select_t CLOCK_HAL_GetHighGainOsc1Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetHircCmd	platform/hal/inc/fsl_mcglite_hal.h	/^static inline bool CLOCK_HAL_GetHircCmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetHircCoarseTrim	platform/hal/inc/fsl_mcglite_hal.h	/^static inline uint8_t CLOCK_HAL_GetHircCoarseTrim(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetHircFineTrim	platform/hal/inc/fsl_mcglite_hal.h	/^static inline uint8_t CLOCK_HAL_GetHircFineTrim(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetHircTempcoTrim	platform/hal/inc/fsl_mcglite_hal.h	/^static inline uint8_t CLOCK_HAL_GetHircTempcoTrim(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetInternalClkCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetInternalClkCmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetInternalRefClk	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_GetInternalRefClk(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetInternalRefClk	platform/hal/src/mcglite/fsl_mcglite_hal.c	/^uint32_t CLOCK_HAL_GetInternalRefClk(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetInternalRefClkSelMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_internal_ref_clock_select_t CLOCK_HAL_GetInternalRefClkSelMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetInternalRefClkStatMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_internal_ref_clk_status_t CLOCK_HAL_GetInternalRefClkStatMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetInternalRefSelMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_internal_ref_clock_source_t CLOCK_HAL_GetInternalRefSelMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetInternalRefStatMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_internal_ref_status_t CLOCK_HAL_GetInternalRefStatMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetInternalRefStopCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetInternalRefStopCmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLirc2MTrim	platform/hal/inc/fsl_mcglite_hal.h	/^static inline uint8_t CLOCK_HAL_GetLirc2MTrim(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLirc2MTrimRange	platform/hal/inc/fsl_mcglite_hal.h	/^static inline uint8_t CLOCK_HAL_GetLirc2MTrimRange(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLirc8MTrim	platform/hal/inc/fsl_mcglite_hal.h	/^static inline uint8_t CLOCK_HAL_GetLirc8MTrim(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLirc8MTrimRange	platform/hal/inc/fsl_mcglite_hal.h	/^static inline uint8_t CLOCK_HAL_GetLirc8MTrimRange(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLircClk	platform/hal/src/mcglite/fsl_mcglite_hal.c	/^uint32_t CLOCK_HAL_GetLircClk(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLircCmd	platform/hal/inc/fsl_mcglite_hal.h	/^static inline bool CLOCK_HAL_GetLircCmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLircDiv1Clk	platform/hal/src/mcglite/fsl_mcglite_hal.c	/^uint32_t CLOCK_HAL_GetLircDiv1Clk(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLircDiv2	platform/hal/inc/fsl_mcglite_hal.h	/^static inline mcglite_lirc_div_t CLOCK_HAL_GetLircDiv2(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLircRefDiv	platform/hal/inc/fsl_mcglite_hal.h	/^static inline mcglite_lirc_div_t CLOCK_HAL_GetLircRefDiv(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLircSelMode	platform/hal/inc/fsl_mcglite_hal.h	/^static inline mcglite_lirc_select_t CLOCK_HAL_GetLircSelMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLircStopCmd	platform/hal/inc/fsl_mcglite_hal.h	/^static inline bool CLOCK_HAL_GetLircStopCmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLock0Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_lock_status_t CLOCK_HAL_GetLock0Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLock1Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_lock_status_t CLOCK_HAL_GetLock1Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLocs0Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_locs0_status_t CLOCK_HAL_GetLocs0Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLocs2Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_locs2_status_t CLOCK_HAL_GetLocs2Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLossClkReset1Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetLossClkReset1Cmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLossClkReset2Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetLossClkReset2Cmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLossOfClk1Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_loss_of_clk1_status_t CLOCK_HAL_GetLossOfClk1Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLossOfClkInt0Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetLossOfClkInt0Cmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLossOfClkReset0Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetLossOfClkReset0Cmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLossOfClkResetCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetLossOfClkResetCmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLossOfLock0Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_loss_of_lock_status_t CLOCK_HAL_GetLossOfLock0Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLossOfLock1Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetLossOfLock1Cmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLossOfLock1Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_loss_of_lock_status_t CLOCK_HAL_GetLossOfLock1Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLowPowerMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_low_power_select_t CLOCK_HAL_GetLowPowerMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetLpuartSrc	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline clock_lpuart_src_t CLOCK_HAL_GetLpuartSrc(uint32_t baseAddr,$/;"	f
CLOCK_HAL_GetMcgExternalClkFreq	platform/hal/src/mcg/fsl_mcg_hal.c	/^static uint32_t CLOCK_HAL_GetMcgExternalClkFreq(uint32_t baseAddr)$/;"	f	file:
CLOCK_HAL_GetMcgMode	platform/hal/src/mcg/fsl_mcg_hal_modes.c	/^mcg_modes_t CLOCK_HAL_GetMcgMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetMode	platform/hal/src/mcglite/fsl_mcglite_hal_modes.c	/^mcglite_mode_t CLOCK_HAL_GetMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetOsc32kOutSel	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline clock_osc32kout_sel_t CLOCK_HAL_GetOsc32kOutSel(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetOscInit0	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetOscInit0(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetOscInit0	platform/hal/inc/fsl_mcglite_hal.h	/^static inline mcglite_ext_osc_status_t CLOCK_HAL_GetOscInit0(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetOscInit1	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetOscInit1(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetOscselMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_oscsel_select_t CLOCK_HAL_GetOscselMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetOutClk	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_GetOutClk(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetOutClk	platform/hal/src/mcglite/fsl_mcglite_hal.c	/^uint32_t CLOCK_HAL_GetOutClk(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetOutDiv	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.c	/^void CLOCK_HAL_GetOutDiv(uint32_t baseAddr,$/;"	f
CLOCK_HAL_GetOutDiv1	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline uint8_t CLOCK_HAL_GetOutDiv1(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetOutDiv4	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline uint8_t CLOCK_HAL_GetOutDiv4(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPll0Clk	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_GetPll0Clk(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPll0RefFreq	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_GetPll0RefFreq(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPll0StopEnableCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetPll0StopEnableCmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPll1Clk	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_GetPll1Clk(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPll1RefFreq	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_GetPll1RefFreq(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPllClk0Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetPllClk0Cmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPllClk1Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetPllClk1Cmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPllClkSelMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_pll_clk_select_t CLOCK_HAL_GetPllClkSelMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPllClkSelStatMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_pll_clk_select_t CLOCK_HAL_GetPllClkSelStatMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPllExternalRefDiv0	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetPllExternalRefDiv0(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPllExternalRefDiv1	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetPllExternalRefDiv1(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPllRefSel0Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_pll_external_ref_clk_select_t CLOCK_HAL_GetPllRefSel0Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPllRefSel1Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_pll_external_ref_clk_select_t CLOCK_HAL_GetPllRefSel1Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPllSelMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_pll_select_t CLOCK_HAL_GetPllSelMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPllStatMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_pll_stat_status_t CLOCK_HAL_GetPllStatMode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetPllStop1Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline bool CLOCK_HAL_GetPllStop1Cmd(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetRange0Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_freq_range_select_t CLOCK_HAL_GetRange0Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetRange0Mode	platform/hal/inc/fsl_mcglite_hal.h	/^static inline mcg_freq_range_select_t CLOCK_HAL_GetRange0Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetRange1Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline mcg_freq_range_select_t CLOCK_HAL_GetRange1Mode(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetRtcClkOutSel	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline clock_rtcout_src_t CLOCK_HAL_GetRtcClkOutSel(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetSlowInternalRefClkFineTrim	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetSlowInternalRefClkFineTrim(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetSlowInternalRefClkTrim	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetSlowInternalRefClkTrim(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetTpmSrc	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline clock_tpm_src_t CLOCK_HAL_GetTpmSrc(uint32_t baseAddr,$/;"	f
CLOCK_HAL_GetVoltCtrlOscDiv0	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetVoltCtrlOscDiv0(uint32_t baseAddr)$/;"	f
CLOCK_HAL_GetVoltCtrlOscDiv1	platform/hal/inc/fsl_mcg_hal.h	/^static inline uint8_t CLOCK_HAL_GetVoltCtrlOscDiv1(uint32_t baseAddr)$/;"	f
CLOCK_HAL_SetAutoTrimMachineCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetAutoTrimMachineCmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetAutoTrimMachineCmpVal	platform/hal/src/mcg/fsl_mcg_hal.c	/^void CLOCK_HAL_SetAutoTrimMachineCmpVal(uint32_t baseAddr, uint16_t value)$/;"	f
CLOCK_HAL_SetAutoTrimMachineSelMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetAutoTrimMachineSelMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetBlpeMode	platform/hal/src/mcg/fsl_mcg_hal_modes.c	/^mcg_mode_error_t CLOCK_HAL_SetBlpeMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetBlpiMode	platform/hal/src/mcg/fsl_mcg_hal_modes.c	/^mcg_mode_error_t CLOCK_HAL_SetBlpiMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetClkMonitor0Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetClkMonitor0Cmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetClkMonitor1Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetClkMonitor1Cmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetClkMonitor2Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetClkMonitor2Cmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetClkOutSel	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void CLOCK_HAL_SetClkOutSel(uint32_t baseAddr, clock_clkout_src_t setting)$/;"	f
CLOCK_HAL_SetClkSrcMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetClkSrcMode(uint32_t baseAddr, mcg_clock_select_t select)$/;"	f
CLOCK_HAL_SetClkSrcMode	platform/hal/inc/fsl_mcglite_hal.h	/^static inline void CLOCK_HAL_SetClkSrcMode(uint32_t baseAddr, mcglite_mcgoutclk_source_t select)$/;"	f
CLOCK_HAL_SetClksFrdivInternalRefSelect	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetClksFrdivInternalRefSelect(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetCopSrc	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void CLOCK_HAL_SetCopSrc(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetDcoRangeMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetDcoRangeMode(uint32_t baseAddr, $/;"	f
CLOCK_HAL_SetDmx32	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetDmx32(uint32_t baseAddr, mcg_dmx32_select_t setting)$/;"	f
CLOCK_HAL_SetExtMode	platform/hal/src/mcglite/fsl_mcglite_hal_modes.c	/^mcglite_mode_error_t CLOCK_HAL_SetExtMode(uint32_t baseAddr, uint32_t *outClkFreq)$/;"	f
CLOCK_HAL_SetExtRefSelMode0	platform/hal/inc/fsl_mcglite_hal.h	/^static inline void CLOCK_HAL_SetExtRefSelMode0(uint32_t baseAddr, mcglite_ext_select_t select)$/;"	f
CLOCK_HAL_SetExternalRefClock32kSrc	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void CLOCK_HAL_SetExternalRefClock32kSrc(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetExternalRefSel0Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetExternalRefSel0Mode(uint32_t baseAddr, mcg_external_ref_clock_select_t select)$/;"	f
CLOCK_HAL_SetExternalRefSel1Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetExternalRefSel1Mode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetFastClkInternalRefDiv	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetFastClkInternalRefDiv(uint32_t baseAddr, uint8_t setting)$/;"	f
CLOCK_HAL_SetFastInternalRefClkFineTrim	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetFastInternalRefClkFineTrim(uint32_t baseAddr, uint8_t setting)$/;"	f
CLOCK_HAL_SetFastInternalRefClkTrim	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetFastInternalRefClkTrim(uint32_t baseAddr, uint8_t setting)$/;"	f
CLOCK_HAL_SetFbeMode	platform/hal/src/mcg/fsl_mcg_hal_modes.c	/^mcg_mode_error_t CLOCK_HAL_SetFbeMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetFbiMode	platform/hal/src/mcg/fsl_mcg_hal_modes.c	/^mcg_mode_error_t CLOCK_HAL_SetFbiMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetFeeMode	platform/hal/src/mcg/fsl_mcg_hal_modes.c	/^mcg_mode_error_t CLOCK_HAL_SetFeeMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetFeiMode	platform/hal/src/mcg/fsl_mcg_hal_modes.c	/^mcg_mode_error_t CLOCK_HAL_SetFeiMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetFllExternalRefDiv	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetFllExternalRefDiv(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetFllFilterPreserveCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetFllFilterPreserveCmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetHighGainOsc0Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetHighGainOsc0Mode(uint32_t baseAddr, mcg_high_gain_osc_select_t select)$/;"	f
CLOCK_HAL_SetHighGainOsc0Mode	platform/hal/inc/fsl_mcglite_hal.h	/^static inline void CLOCK_HAL_SetHighGainOsc0Mode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetHighGainOsc1Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetHighGainOsc1Mode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetHircCmd	platform/hal/inc/fsl_mcglite_hal.h	/^static inline void CLOCK_HAL_SetHircCmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetHircMode	platform/hal/src/mcglite/fsl_mcglite_hal_modes.c	/^mcglite_mode_error_t CLOCK_HAL_SetHircMode(uint32_t baseAddr, uint32_t *outClkFreq)$/;"	f
CLOCK_HAL_SetInternalClkCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetInternalClkCmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetInternalRefClkSelMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetInternalRefClkSelMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetInternalRefSelMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetInternalRefSelMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetInternalRefStopCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetInternalRefStopCmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetLircCmd	platform/hal/inc/fsl_mcglite_hal.h	/^static inline void CLOCK_HAL_SetLircCmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetLircDiv2	platform/hal/inc/fsl_mcglite_hal.h	/^static inline void CLOCK_HAL_SetLircDiv2(uint32_t baseAddr, mcglite_lirc_div_t setting)$/;"	f
CLOCK_HAL_SetLircMode	platform/hal/src/mcglite/fsl_mcglite_hal_modes.c	/^mcglite_mode_error_t CLOCK_HAL_SetLircMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetLircRefDiv	platform/hal/inc/fsl_mcglite_hal.h	/^static inline void CLOCK_HAL_SetLircRefDiv(uint32_t baseAddr, mcglite_lirc_div_t setting)$/;"	f
CLOCK_HAL_SetLircSelMode	platform/hal/inc/fsl_mcglite_hal.h	/^static inline void CLOCK_HAL_SetLircSelMode(uint32_t baseAddr, mcglite_lirc_select_t select)$/;"	f
CLOCK_HAL_SetLircStopCmd	platform/hal/inc/fsl_mcglite_hal.h	/^static inline void CLOCK_HAL_SetLircStopCmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetLossClkReset1Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetLossClkReset1Cmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetLossClkReset2Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetLossClkReset2Cmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetLossOfClkInt0Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetLossOfClkInt0Cmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetLossOfClkReset0Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetLossOfClkReset0Cmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetLossOfClkResetCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetLossOfClkResetCmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetLossOfLock1Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetLossOfLock1Cmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetLowPowerMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetLowPowerMode(uint32_t baseAddr, mcg_low_power_select_t select)$/;"	f
CLOCK_HAL_SetLpuartSrc	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void CLOCK_HAL_SetLpuartSrc(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetOsc0Mode	platform/hal/src/mcg/fsl_mcg_hal.c	/^void CLOCK_HAL_SetOsc0Mode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetOsc1Mode	platform/hal/src/mcg/fsl_mcg_hal.c	/^void CLOCK_HAL_SetOsc1Mode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetOsc32kOutSel	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void CLOCK_HAL_SetOsc32kOutSel(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetOscselMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetOscselMode(uint32_t baseAddr, mcg_oscsel_select_t setting)$/;"	f
CLOCK_HAL_SetOutDiv	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.c	/^void CLOCK_HAL_SetOutDiv(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetOutDiv1	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void CLOCK_HAL_SetOutDiv1(uint32_t baseAddr, uint8_t setting)$/;"	f
CLOCK_HAL_SetOutDiv4	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void CLOCK_HAL_SetOutDiv4(uint32_t baseAddr, uint8_t setting)$/;"	f
CLOCK_HAL_SetPbeMode	platform/hal/src/mcg/fsl_mcg_hal_modes.c	/^mcg_mode_error_t CLOCK_HAL_SetPbeMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetPeeMode	platform/hal/src/mcg/fsl_mcg_hal_modes.c	/^mcg_mode_error_t CLOCK_HAL_SetPeeMode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetPll0StopEnableCmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetPll0StopEnableCmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetPllClk0Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetPllClk0Cmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetPllClk1Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetPllClk1Cmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetPllClkSelMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetPllClkSelMode(uint32_t baseAddr, mcg_pll_clk_select_t setting)$/;"	f
CLOCK_HAL_SetPllExternalRefDiv0	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetPllExternalRefDiv0(uint32_t baseAddr, uint8_t setting)$/;"	f
CLOCK_HAL_SetPllExternalRefDiv1	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetPllExternalRefDiv1(uint32_t baseAddr, uint8_t setting)$/;"	f
CLOCK_HAL_SetPllRefSel0Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetPllRefSel0Mode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetPllRefSel1Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetPllRefSel1Mode(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetPllSelMode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetPllSelMode(uint32_t baseAddr, mcg_pll_select_t setting)$/;"	f
CLOCK_HAL_SetPllStop1Cmd	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetPllStop1Cmd(uint32_t baseAddr, bool enable)$/;"	f
CLOCK_HAL_SetRange0Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetRange0Mode(uint32_t baseAddr, mcg_freq_range_select_t select)$/;"	f
CLOCK_HAL_SetRange0Mode	platform/hal/inc/fsl_mcglite_hal.h	/^static inline void CLOCK_HAL_SetRange0Mode(uint32_t baseAddr, mcg_freq_range_select_t setting)$/;"	f
CLOCK_HAL_SetRange1Mode	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetRange1Mode(uint32_t baseAddr, mcg_freq_range_select_t setting)$/;"	f
CLOCK_HAL_SetRtcClkOutSel	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void CLOCK_HAL_SetRtcClkOutSel(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetSlowInternalRefClkFineTrim	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetSlowInternalRefClkFineTrim(uint32_t baseAddr, uint8_t setting)$/;"	f
CLOCK_HAL_SetSlowInternalRefClkTrim	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetSlowInternalRefClkTrim(uint32_t baseAddr, uint8_t setting)$/;"	f
CLOCK_HAL_SetTpmSrc	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void CLOCK_HAL_SetTpmSrc(uint32_t baseAddr,$/;"	f
CLOCK_HAL_SetVoltCtrlOscDiv0	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetVoltCtrlOscDiv0(uint32_t baseAddr, uint8_t setting)$/;"	f
CLOCK_HAL_SetVoltCtrlOscDiv1	platform/hal/inc/fsl_mcg_hal.h	/^static inline void CLOCK_HAL_SetVoltCtrlOscDiv1(uint32_t baseAddr, uint8_t setting)$/;"	f
CLOCK_HAL_TestFllExternalRefFreq	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_TestFllExternalRefFreq(uint32_t baseAddr,$/;"	f
CLOCK_HAL_TestFllFreq	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_TestFllFreq(uint32_t baseAddr,$/;"	f
CLOCK_HAL_TestOscFreq	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t CLOCK_HAL_TestOscFreq(uint32_t baseAddr, mcg_oscsel_select_t oscselVal)$/;"	f
CLOCK_HAL_TrimInternalRefClk	platform/hal/src/mcg/fsl_mcg_hal.c	/^mcg_atm_error_t CLOCK_HAL_TrimInternalRefClk(uint32_t  baseAddr,$/;"	f
CLOCK_HAL_UpdateFastClkInternalRefDiv	platform/hal/src/mcg/fsl_mcg_hal.c	/^void CLOCK_HAL_UpdateFastClkInternalRefDiv(uint32_t baseAddr, uint8_t fcrdiv)$/;"	f
CLOCK_SETUP	platform/startup/MKL03Z4/system_MKL03Z4.h	104;"	d
CLOCK_SYS_DisableAdcClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_DisableAdcClock(uint32_t instance)$/;"	f
CLOCK_SYS_DisableI2cClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_DisableI2cClock(uint32_t instance)$/;"	f
CLOCK_SYS_DisableLpuartClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_DisableLpuartClock(uint32_t instance)$/;"	f
CLOCK_SYS_DisablePortClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_DisablePortClock(uint32_t instance)$/;"	f
CLOCK_SYS_DisableSpiClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_DisableSpiClock(uint32_t instance)$/;"	f
CLOCK_SYS_DisableTpmClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_DisableTpmClock(uint32_t instance)$/;"	f
CLOCK_SYS_EnableAdcClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_EnableAdcClock(uint32_t instance)$/;"	f
CLOCK_SYS_EnableI2cClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_EnableI2cClock(uint32_t instance)$/;"	f
CLOCK_SYS_EnableLpuartClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_EnableLpuartClock(uint32_t instance)$/;"	f
CLOCK_SYS_EnablePortClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_EnablePortClock(uint32_t instance)$/;"	f
CLOCK_SYS_EnableSpiClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_EnableSpiClock(uint32_t instance)$/;"	f
CLOCK_SYS_EnableTpmClock	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^void CLOCK_SYS_EnableTpmClock(uint32_t instance)$/;"	f
CLOCK_SYS_GetAdcGateCmd	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^bool CLOCK_SYS_GetAdcGateCmd(uint32_t instance)$/;"	f
CLOCK_SYS_GetBusClockFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetBusClockFreq(void)$/;"	f
CLOCK_SYS_GetCoreClockFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetCoreClockFreq(void)$/;"	f
CLOCK_SYS_GetCurrentConfiguration	platform/system/src/clock/fsl_clock_manager.c	/^uint8_t CLOCK_SYS_GetCurrentConfiguration(void)$/;"	f
CLOCK_SYS_GetErrorCallback	platform/system/src/clock/fsl_clock_manager.c	/^clock_manager_callback_user_config_t* CLOCK_SYS_GetErrorCallback(void)$/;"	f
CLOCK_SYS_GetExternalRefClock32kFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetExternalRefClock32kFreq(void)$/;"	f
CLOCK_SYS_GetFlashClockFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetFlashClockFreq(void)$/;"	f
CLOCK_SYS_GetFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^clock_manager_error_code_t CLOCK_SYS_GetFreq(clock_names_t clockName,$/;"	f
CLOCK_SYS_GetI2cGateCmd	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^bool CLOCK_SYS_GetI2cGateCmd(uint32_t instance)$/;"	f
CLOCK_SYS_GetLpoClockFreq	platform/system/inc/fsl_clock_manager.h	/^static inline uint32_t CLOCK_SYS_GetLpoClockFreq(void)$/;"	f
CLOCK_SYS_GetLptmrFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetLptmrFreq(uint32_t instance, clock_lptmr_src_t lptmrSrc)$/;"	f
CLOCK_SYS_GetLpuartFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetLpuartFreq(uint32_t instance)$/;"	f
CLOCK_SYS_GetLpuartGateCmd	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^bool CLOCK_SYS_GetLpuartGateCmd(uint32_t instance)$/;"	f
CLOCK_SYS_GetOsc0ExternalRefClockFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetOsc0ExternalRefClockFreq(void)$/;"	f
CLOCK_SYS_GetPortGateCmd	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^bool CLOCK_SYS_GetPortGateCmd(uint32_t instance)$/;"	f
CLOCK_SYS_GetRtcFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetRtcFreq(uint32_t instance)$/;"	f
CLOCK_SYS_GetRtcOutFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetRtcOutFreq(void)$/;"	f
CLOCK_SYS_GetSpiGateCmd	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^bool CLOCK_SYS_GetSpiGateCmd(uint32_t instance)$/;"	f
CLOCK_SYS_GetSystemClockFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetSystemClockFreq(void)$/;"	f
CLOCK_SYS_GetTpmExternalFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetTpmExternalFreq(uint32_t instance)$/;"	f
CLOCK_SYS_GetTpmFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t CLOCK_SYS_GetTpmFreq(uint32_t instance)$/;"	f
CLOCK_SYS_GetTpmGateCmd	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^bool CLOCK_SYS_GetTpmGateCmd(uint32_t instance)$/;"	f
CLOCK_SYS_Init	platform/system/src/clock/fsl_clock_manager.c	/^clock_manager_error_code_t CLOCK_SYS_Init(clock_manager_user_config_t const *clockConfigsPtr,$/;"	f
CLOCK_SYS_SetConfiguration	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^clock_manager_error_code_t CLOCK_SYS_SetConfiguration(clock_manager_user_config_t const* config)$/;"	f
CLOCK_SYS_SetMcgMode	platform/system/src/clock/fsl_clock_manager.c	/^mcg_mode_error_t CLOCK_SYS_SetMcgMode(mcg_config_t const *targetConfig,$/;"	f
CLOCK_SYS_SetMcgPeeToFbe	platform/system/src/clock/fsl_clock_manager.c	/^static void CLOCK_SYS_SetMcgPeeToFbe(void)$/;"	f	file:
CLOCK_SYS_SetMcgliteMode	platform/system/src/clock/fsl_clock_manager.c	/^mcglite_mode_error_t CLOCK_SYS_SetMcgliteMode(mcglite_config_t const *targetConfig)$/;"	f
CLOCK_SYS_SetOscerConfigration	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^static void CLOCK_SYS_SetOscerConfigration(uint32_t instance,$/;"	f	file:
CLOCK_SYS_SetSimConfigration	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^static void CLOCK_SYS_SetSimConfigration(sim_config_t const *simConfig)$/;"	f	file:
CLOCK_SYS_UpdateConfiguration	platform/system/src/clock/fsl_clock_manager.c	/^clock_manager_error_code_t CLOCK_SYS_UpdateConfiguration(uint8_t targetConfigIndex,$/;"	f
CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CLP0;                              \/**< ADC Plus-Side General Calibration Value Register, offset: 0x4C *\/$/;"	m	struct:__anon75
CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CLP0 : 6;             \/*!< [5:0]  *\/$/;"	m	struct:_hw_adc_clp0::_hw_adc_clp0_bitfields
CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_clp0_t CLP0;               \/*!< [0x4C] ADC Plus-Side General Calibration Value Register *\/$/;"	m	struct:_hw_adc
CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CLP1;                              \/**< ADC Plus-Side General Calibration Value Register, offset: 0x48 *\/$/;"	m	struct:__anon75
CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CLP1 : 7;             \/*!< [6:0]  *\/$/;"	m	struct:_hw_adc_clp1::_hw_adc_clp1_bitfields
CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_clp1_t CLP1;               \/*!< [0x48] ADC Plus-Side General Calibration Value Register *\/$/;"	m	struct:_hw_adc
CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CLP2;                              \/**< ADC Plus-Side General Calibration Value Register, offset: 0x44 *\/$/;"	m	struct:__anon75
CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CLP2 : 8;             \/*!< [7:0]  *\/$/;"	m	struct:_hw_adc_clp2::_hw_adc_clp2_bitfields
CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_clp2_t CLP2;               \/*!< [0x44] ADC Plus-Side General Calibration Value Register *\/$/;"	m	struct:_hw_adc
CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CLP3;                              \/**< ADC Plus-Side General Calibration Value Register, offset: 0x40 *\/$/;"	m	struct:__anon75
CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CLP3 : 9;             \/*!< [8:0]  *\/$/;"	m	struct:_hw_adc_clp3::_hw_adc_clp3_bitfields
CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_clp3_t CLP3;               \/*!< [0x40] ADC Plus-Side General Calibration Value Register *\/$/;"	m	struct:_hw_adc
CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CLP4;                              \/**< ADC Plus-Side General Calibration Value Register, offset: 0x3C *\/$/;"	m	struct:__anon75
CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CLP4 : 10;            \/*!< [9:0]  *\/$/;"	m	struct:_hw_adc_clp4::_hw_adc_clp4_bitfields
CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_clp4_t CLP4;               \/*!< [0x3C] ADC Plus-Side General Calibration Value Register *\/$/;"	m	struct:_hw_adc
CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CLPD;                              \/**< ADC Plus-Side General Calibration Value Register, offset: 0x34 *\/$/;"	m	struct:__anon75
CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CLPD : 6;             \/*!< [5:0]  *\/$/;"	m	struct:_hw_adc_clpd::_hw_adc_clpd_bitfields
CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_clpd_t CLPD;               \/*!< [0x34] ADC Plus-Side General Calibration Value Register *\/$/;"	m	struct:_hw_adc
CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CLPS;                              \/**< ADC Plus-Side General Calibration Value Register, offset: 0x38 *\/$/;"	m	struct:__anon75
CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CLPS : 6;             \/*!< [5:0]  *\/$/;"	m	struct:_hw_adc_clps::_hw_adc_clps_bitfields
CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_clps_t CLPS;               \/*!< [0x38] ADC Plus-Side General Calibration Value Register *\/$/;"	m	struct:_hw_adc
CMAKE_BINARY_DIR	lib/ksdk_platform_lib/armgcc/KL03Z4/Makefile	/^CMAKE_BINARY_DIR = \/Volumes\/doos\/bare-metal-arm-git-clone\/KSDK_1.1.0\/lib\/ksdk_platform_lib\/armgcc\/KL03Z4$/;"	m
CMAKE_COMMAND	lib/ksdk_platform_lib/armgcc/KL03Z4/Makefile	/^CMAKE_COMMAND = \/opt\/local\/bin\/cmake$/;"	m
CMAKE_SOURCE_DIR	lib/ksdk_platform_lib/armgcc/KL03Z4/Makefile	/^CMAKE_SOURCE_DIR = \/Volumes\/doos\/bare-metal-arm-git-clone\/KSDK_1.1.0\/lib\/ksdk_platform_lib\/armgcc\/KL03Z4$/;"	m
CMOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CMOD : 2;             \/*!< [4:3] Clock Mode Selection *\/$/;"	m	struct:_hw_tpm_sc::_hw_tpm_sc_bitfields
CMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CMP : 1;              \/*!< [19] Comparator Clock Gate Control *\/$/;"	m	struct:_hw_sim_scgc4::_hw_sim_scgc4_bitfields
CMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	582;"	d
CMP0_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	580;"	d
CMP0_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	583;"	d
CMP0_CR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	603;"	d
CMP0_CR1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	604;"	d
CMP0_DACCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	607;"	d
CMP0_FPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	605;"	d
CMP0_IRQHandler	platform/drivers/src/cmp/fsl_cmp_irq.c	/^void CMP0_IRQHandler(void)$/;"	f
CMP0_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^CMP0_IRQHandler$/;"	l
CMP0_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  CMP0_IRQn                    = 16,               \/**< CMP0 interrupt *\/$/;"	e	enum:IRQn
CMP0_MUXCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	608;"	d
CMP0_SCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	606;"	d
CMP1_IRQHandler	platform/drivers/src/cmp/fsl_cmp_irq.c	/^void CMP1_IRQHandler(void)$/;"	f
CMP2_IRQHandler	platform/drivers/src/cmp/fsl_cmp_irq.c	/^void CMP2_IRQHandler(void)$/;"	f
CMP_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4744;"	d
CMP_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	585;"	d
CMP_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	587;"	d
CMP_CR0_FILTER_CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	524;"	d
CMP_CR0_FILTER_CNT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	522;"	d
CMP_CR0_FILTER_CNT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	523;"	d
CMP_CR0_HYSTCTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	521;"	d
CMP_CR0_HYSTCTR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	519;"	d
CMP_CR0_HYSTCTR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	520;"	d
CMP_CR0_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	497;"	d
CMP_CR1_COS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	530;"	d
CMP_CR1_COS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	531;"	d
CMP_CR1_EN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	526;"	d
CMP_CR1_EN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	527;"	d
CMP_CR1_INV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	532;"	d
CMP_CR1_INV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	533;"	d
CMP_CR1_OPE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	528;"	d
CMP_CR1_OPE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	529;"	d
CMP_CR1_PMODE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	534;"	d
CMP_CR1_PMODE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	535;"	d
CMP_CR1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	498;"	d
CMP_CR1_SE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	540;"	d
CMP_CR1_SE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	541;"	d
CMP_CR1_TRIGM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	536;"	d
CMP_CR1_TRIGM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	537;"	d
CMP_CR1_WE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	538;"	d
CMP_CR1_WE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	539;"	d
CMP_DACCR_DACEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	563;"	d
CMP_DACCR_DACEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	564;"	d
CMP_DACCR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	501;"	d
CMP_DACCR_VOSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	560;"	d
CMP_DACCR_VOSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	558;"	d
CMP_DACCR_VOSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	559;"	d
CMP_DACCR_VRSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	561;"	d
CMP_DACCR_VRSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	562;"	d
CMP_DRV_ClearFlag	platform/drivers/src/cmp/fsl_cmp_driver.c	/^void CMP_DRV_ClearFlag(uint32_t instance, cmp_flag_t flag)$/;"	f
CMP_DRV_ConfigSampleFilter	platform/drivers/src/cmp/fsl_cmp_driver.c	/^cmp_status_t CMP_DRV_ConfigSampleFilter(uint32_t instance, cmp_sample_filter_config_t *configPtr)$/;"	f
CMP_DRV_Deinit	platform/drivers/src/cmp/fsl_cmp_driver.c	/^void CMP_DRV_Deinit(uint32_t instance)$/;"	f
CMP_DRV_DisableDac	platform/drivers/src/cmp/fsl_cmp_driver.c	/^void CMP_DRV_DisableDac(uint32_t instance)$/;"	f
CMP_DRV_EnableDac	platform/drivers/src/cmp/fsl_cmp_driver.c	/^cmp_status_t CMP_DRV_EnableDac(uint32_t instance, cmp_dac_config_t *dacConfigPtr)$/;"	f
CMP_DRV_GetFlag	platform/drivers/src/cmp/fsl_cmp_driver.c	/^bool CMP_DRV_GetFlag(uint32_t instance, cmp_flag_t flag)$/;"	f
CMP_DRV_GetOutput	platform/drivers/src/cmp/fsl_cmp_driver.c	/^bool CMP_DRV_GetOutput(uint32_t instance)$/;"	f
CMP_DRV_Init	platform/drivers/src/cmp/fsl_cmp_driver.c	/^cmp_status_t CMP_DRV_Init(uint32_t instance, cmp_user_config_t *userConfigPtr,$/;"	f
CMP_DRV_Start	platform/drivers/src/cmp/fsl_cmp_driver.c	/^void CMP_DRV_Start(uint32_t instance)$/;"	f
CMP_DRV_Stop	platform/drivers/src/cmp/fsl_cmp_driver.c	/^void CMP_DRV_Stop(uint32_t instance)$/;"	f
CMP_DRV_StructInitUserConfigDefault	platform/drivers/src/cmp/fsl_cmp_driver.c	/^cmp_status_t CMP_DRV_StructInitUserConfigDefault(cmp_user_config_t *userConfigPtr,$/;"	f
CMP_FPR_FILT_PER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	545;"	d
CMP_FPR_FILT_PER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	543;"	d
CMP_FPR_FILT_PER_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	544;"	d
CMP_FPR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	499;"	d
CMP_HAL_ClearOutputFallingFlag	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_ClearOutputFallingFlag(uint32_t baseAddr)$/;"	f
CMP_HAL_ClearOutputRisingFlag	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_ClearOutputRisingFlag(uint32_t baseAddr)$/;"	f
CMP_HAL_Disable	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_Disable(uint32_t baseAddr)$/;"	f
CMP_HAL_Enable	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_Enable(uint32_t baseAddr)$/;"	f
CMP_HAL_GetOutputFallingFlag	platform/hal/inc/fsl_cmp_hal.h	/^static inline bool CMP_HAL_GetOutputFallingFlag(uint32_t baseAddr)$/;"	f
CMP_HAL_GetOutputFallingIntCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline bool CMP_HAL_GetOutputFallingIntCmd(uint32_t baseAddr)$/;"	f
CMP_HAL_GetOutputLogic	platform/hal/inc/fsl_cmp_hal.h	/^static inline bool CMP_HAL_GetOutputLogic(uint32_t baseAddr)$/;"	f
CMP_HAL_GetOutputRisingFlag	platform/hal/inc/fsl_cmp_hal.h	/^static inline bool CMP_HAL_GetOutputRisingFlag(uint32_t baseAddr)$/;"	f
CMP_HAL_GetOutputRisingIntCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline bool CMP_HAL_GetOutputRisingIntCmd(uint32_t baseAddr)$/;"	f
CMP_HAL_Init	platform/hal/src/cmp/fsl_cmp_hal.c	/^void CMP_HAL_Init(uint32_t baseAddr)$/;"	f
CMP_HAL_SetDacCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetDacCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_HAL_SetDacRefVoltSrcMode	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetDacRefVoltSrcMode(uint32_t baseAddr, cmp_dac_ref_volt_src_mode_t mode)$/;"	f
CMP_HAL_SetDacValue	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetDacValue(uint32_t baseAddr, uint8_t value)$/;"	f
CMP_HAL_SetDmaCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetDmaCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_HAL_SetFilterCounterMode	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetFilterCounterMode(uint32_t baseAddr, cmp_filter_counter_mode_t mode)$/;"	f
CMP_HAL_SetFilterPeriodValue	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetFilterPeriodValue(uint32_t baseAddr, uint8_t value)$/;"	f
CMP_HAL_SetHighSpeedCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetHighSpeedCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_HAL_SetHystersisMode	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetHystersisMode(uint32_t baseAddr, cmp_hystersis_mode_t mode)$/;"	f
CMP_HAL_SetInvertLogicCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetInvertLogicCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_HAL_SetMinusInputChnMuxMode	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetMinusInputChnMuxMode(uint32_t baseAddr, cmp_chn_mux_mode_t mode)$/;"	f
CMP_HAL_SetOutputFallingIntCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetOutputFallingIntCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_HAL_SetOutputPinCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetOutputPinCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_HAL_SetOutputRisingIntCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetOutputRisingIntCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_HAL_SetPassThroughModeCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetPassThroughModeCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_HAL_SetPlusInputChnMuxMode	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetPlusInputChnMuxMode(uint32_t baseAddr, cmp_chn_mux_mode_t mode)$/;"	f
CMP_HAL_SetSampleModeCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetSampleModeCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_HAL_SetTriggerModeCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetTriggerModeCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_HAL_SetUnfilteredOutCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetUnfilteredOutCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_HAL_SetWindowModeCmd	platform/hal/inc/fsl_cmp_hal.h	/^static inline void CMP_HAL_SetWindowModeCmd(uint32_t baseAddr, bool enable)$/;"	f
CMP_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	589;"	d
CMP_MUXCR_MSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	568;"	d
CMP_MUXCR_MSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	566;"	d
CMP_MUXCR_MSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	567;"	d
CMP_MUXCR_PSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	571;"	d
CMP_MUXCR_PSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	569;"	d
CMP_MUXCR_PSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	570;"	d
CMP_MUXCR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	502;"	d
CMP_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} CMP_Type, *CMP_MemMapPtr;$/;"	t	typeref:struct:__anon76
CMP_SCR_CFF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	549;"	d
CMP_SCR_CFF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	550;"	d
CMP_SCR_CFR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	551;"	d
CMP_SCR_CFR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	552;"	d
CMP_SCR_COUT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	547;"	d
CMP_SCR_COUT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	548;"	d
CMP_SCR_IEF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	553;"	d
CMP_SCR_IEF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	554;"	d
CMP_SCR_IER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	555;"	d
CMP_SCR_IER_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	556;"	d
CMP_SCR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	500;"	d
CMP_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} CMP_Type, *CMP_MemMapPtr;$/;"	t	typeref:struct:__anon76
CMR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CMR;                               \/**< Low Power Timer Compare Register, offset: 0x8 *\/$/;"	m	struct:__anon82
CMR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_lptmr_cmr_t CMR;               \/*!< [0x8] Low Power Timer Compare Register *\/$/;"	m	struct:_hw_lptmr
CMSIS_UNUSED	platform/CMSIS/Include/arm_math.h	404;"	d
CMSIS_UNUSED	platform/CMSIS/Include/arm_math.h	406;"	d
CMSIS_UNUSED	platform/CMSIS/Include/arm_math.h	410;"	d
CMSIS_UNUSED	platform/CMSIS/Include/arm_math.h	412;"	d
CNR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CNR;                               \/**< Low Power Timer Counter Register, offset: 0xC *\/$/;"	m	struct:__anon82
CNR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_lptmr_cnr_t CNR;               \/*!< [0xC] Low Power Timer Counter Register *\/$/;"	m	struct:_hw_lptmr
CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CNT;                               \/**< Counter, offset: 0x4 *\/$/;"	m	struct:__anon100
CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_tpm_cnt_t CNT;                 \/*!< [0x4] Counter *\/$/;"	m	struct:_hw_tpm
COCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COCO : 1;             \/*!< [7] Conversion Complete Flag *\/$/;"	m	struct:_hw_adc_sc1n::_hw_adc_sc1n_bitfields
COLDFIRE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	55;"	d
COMMON	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    ENET_COMMON_STATS_STRUCT   COMMON; \/*!< Common status structure*\/$/;"	m	struct:enet_stats
COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^    __IO uint32_t COMP;                              \/**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:__anon87::__anon88
COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COMP : 32;            \/*!< [31:0] Reference value for comparison *\/$/;"	m	struct:_hw_mtbdwt_comp0::_hw_mtbdwt_comp0_bitfields
COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COMP : 32;            \/*!< [31:0] Reference value for comparison *\/$/;"	m	struct:_hw_mtbdwt_comp1::_hw_mtbdwt_comp1_bitfields
COMP0	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon118
COMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mtbdwt_comp0_t COMP0;          \/*!< [0x20] MTB_DWT Comparator Register *\/$/;"	m	struct:_hw_mtbdwt
COMP1	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon118
COMP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mtbdwt_comp1_t COMP1;          \/*!< [0x30] MTB_DWT Comparator Register *\/$/;"	m	struct:_hw_mtbdwt
COMP2	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon118
COMP3	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon118
COMPARATOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  } COMPARATOR[2];$/;"	m	struct:__anon87	typeref:struct:__anon87::__anon88
COMPARE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COMPARE : 16;         \/*!< [15:0] Compare Value *\/$/;"	m	struct:_hw_lptmr_cmr::_hw_lptmr_cmr_bitfields
COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t COMPID[4];                         \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:__anon86
COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t COMPID[4];                         \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:__anon87
COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t COMPID[4];                         \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:__anon95
COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COMPID : 32;          \/*!< [31:0] Component ID *\/$/;"	m	struct:_hw_mtb_compidn::_hw_mtb_compidn_bitfields
COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COMPID : 32;          \/*!< [31:0] Component ID *\/$/;"	m	struct:_hw_mtbdwt_compidn::_hw_mtbdwt_compidn_bitfields
COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COMPID : 32;          \/*!< [31:0] Component ID *\/$/;"	m	struct:_hw_rom_compidn::_hw_rom_compidn_bitfields
COMPIDn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_compidn_t COMPIDn[4];       \/*!< [0xFF0] Component ID Register *\/$/;"	m	struct:_hw_mtb
COMPIDn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_compidn_t COMPIDn[4];    \/*!< [0xFF0] Component ID Register *\/$/;"	m	struct:_hw_mtbdwt
COMPIDn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_compidn_t COMPIDn[4];       \/*!< [0xFF0] Component ID Register *\/$/;"	m	struct:_hw_rom
CONF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CONF;                              \/**< Configuration, offset: 0x84 *\/$/;"	m	struct:__anon100
CONF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_tpm_conf_t CONF;               \/*!< [0x84] Configuration *\/$/;"	m	struct:_hw_tpm
CONTROLLER_Q31_SHIFT	platform/CMSIS/Include/arm_math.h	329;"	d
CONTROLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  } CONTROLS[2];$/;"	m	struct:__anon100	typeref:struct:__anon100::__anon101
CONTROLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    } CONTROLS[2];$/;"	m	struct:_hw_tpm	typeref:struct:_hw_tpm::__anon103
CONTROL_Type	platform/CMSIS/Include/core_cm0plus.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon69
CONTROL_Type	platform/CMSIS/Include/core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon110
COPC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t COPC;                              \/**< COP Control Register, offset: 0x1100 *\/$/;"	m	struct:__anon97
COPC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_sim_copc_t COPC;               \/*!< [0x1100] COP Control Register *\/$/;"	m	struct:_hw_sim
COPCLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COPCLKS : 1;          \/*!< [1] COP Clock Select *\/$/;"	m	struct:_hw_sim_copc::_hw_sim_copc_bitfields
COPCLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COPCLKSEL : 2;        \/*!< [7:6] COP Clock Select *\/$/;"	m	struct:_hw_sim_copc::_hw_sim_copc_bitfields
COPDBGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COPDBGEN : 1;         \/*!< [5] COP Debug Enable *\/$/;"	m	struct:_hw_sim_copc::_hw_sim_copc_bitfields
COPSTPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COPSTPEN : 1;         \/*!< [4] COP Stop Enable *\/$/;"	m	struct:_hw_sim_copc::_hw_sim_copc_bitfields
COPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COPT : 2;             \/*!< [3:2] COP Watchdog Timeout *\/$/;"	m	struct:_hw_sim_copc::_hw_sim_copc_bitfields
COPW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COPW : 1;             \/*!< [0] COP Windowed Mode *\/$/;"	m	struct:_hw_sim_copc::_hw_sim_copc_bitfields
COPWATCHDOG_DISABLE_VALUE	platform/hal/inc/fsl_cop_hal.h	49;"	d
COP_DRV_Deinit	platform/drivers/src/cop/fsl_cop_driver.c	/^void COP_DRV_Deinit(uint32_t instance)$/;"	f
COP_DRV_Init	platform/drivers/src/cop/fsl_cop_driver.c	/^void COP_DRV_Init(uint32_t instance, const cop_user_config_t* initPtr)$/;"	f
COP_DRV_IsRunning	platform/drivers/src/cop/fsl_cop_driver.c	/^bool COP_DRV_IsRunning(uint32_t instance)$/;"	f
COP_DRV_Refresh	platform/drivers/src/cop/fsl_cop_driver.c	/^void COP_DRV_Refresh(uint32_t instance)$/;"	f
COP_DRV_ResetSystem	platform/drivers/src/cop/fsl_cop_driver.c	/^void COP_DRV_ResetSystem(uint32_t instance)$/;"	f
COP_HAL_Disable	platform/hal/inc/fsl_cop_hal.h	/^static inline void COP_HAL_Disable(uint32_t baseAddr)$/;"	f
COP_HAL_GetClockSource	platform/hal/inc/fsl_cop_hal.h	/^static inline cop_clock_source_t COP_HAL_GetClockSource(uint32_t baseAddr)$/;"	f
COP_HAL_GetEnabledInDebugModeCmd	platform/hal/inc/fsl_cop_hal.h	/^static inline bool COP_HAL_GetEnabledInDebugModeCmd(uint32_t baseAddr)$/;"	f
COP_HAL_GetEnabledInStopModeCmd	platform/hal/inc/fsl_cop_hal.h	/^static inline bool COP_HAL_GetEnabledInStopModeCmd(uint32_t baseAddr)$/;"	f
COP_HAL_GetTimeoutCycles	platform/hal/inc/fsl_cop_hal.h	/^static inline cop_timeout_cycles_t COP_HAL_GetTimeoutCycles(uint32_t baseAddr)$/;"	f
COP_HAL_GetTimeoutMode	platform/hal/inc/fsl_cop_hal.h	/^static inline cop_timeout_mode_t COP_HAL_GetTimeoutMode(uint32_t baseAddr)$/;"	f
COP_HAL_GetWindowModeCmd	platform/hal/inc/fsl_cop_hal.h	/^static inline bool COP_HAL_GetWindowModeCmd(uint32_t baseAddr)$/;"	f
COP_HAL_Init	platform/hal/src/cop/fsl_cop_hal.c	/^void COP_HAL_Init(uint32_t baseAddr)$/;"	f
COP_HAL_IsEnabled	platform/hal/inc/fsl_cop_hal.h	/^static inline bool COP_HAL_IsEnabled(uint32_t baseAddr)$/;"	f
COP_HAL_Refresh	platform/hal/inc/fsl_cop_hal.h	/^static inline void COP_HAL_Refresh(uint32_t baseAddr)$/;"	f
COP_HAL_ResetSystem	platform/hal/inc/fsl_cop_hal.h	/^static inline void COP_HAL_ResetSystem(uint32_t baseAddr)$/;"	f
COP_HAL_SetCommonConfiguration	platform/hal/inc/fsl_cop_hal.h	/^static inline void COP_HAL_SetCommonConfiguration(uint32_t baseAddr, cop_common_config_t copConfiguration)$/;"	f
COS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t COS : 1;               \/*!< [2] Comparator Output Select *\/$/;"	m	struct:_hw_cmp_cr1::_hw_cmp_cr1_bitfields
COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COUNT : 16;           \/*!< [15:0] Counter value *\/$/;"	m	struct:_hw_tpm_cnt::_hw_tpm_cnt_bitfields
COUNTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t COUNTER : 16;         \/*!< [15:0] Counter Value *\/$/;"	m	struct:_hw_lptmr_cnr::_hw_lptmr_cnr_bitfields
COUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t COUT : 1;              \/*!< [0] Analog Comparator Output *\/$/;"	m	struct:_hw_cmp_scr::_hw_cmp_scr_bitfields
CPACR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon113
CPHA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CPHA : 1;              \/*!< [2] Clock Phase *\/$/;"	m	struct:_hw_spi_c1::_hw_spi_c1_bitfields
CPICNT	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon118
CPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CPO;                               \/**< Compute Operation Control Register, offset: 0x40 *\/$/;"	m	struct:__anon85
CPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mcm_cpo_t CPO;                 \/*!< [0x40] Compute Operation Control Register *\/$/;"	m	struct:_hw_mcm
CPOACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CPOACK : 1;           \/*!< [1] Compute Operation Acknowledge *\/$/;"	m	struct:_hw_mcm_cpo::_hw_mcm_cpo_bitfields
CPOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t CPOL : 1;              \/*!< [3] Clock Polarity *\/$/;"	m	struct:_hw_spi_c1::_hw_spi_c1_bitfields
CPOREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CPOREQ : 1;           \/*!< [0] Compute Operation Request *\/$/;"	m	struct:_hw_mcm_cpo::_hw_mcm_cpo_bitfields
CPOWOI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CPOWOI : 1;           \/*!< [2] Compute Operation Wake-up on Interrupt$/;"	m	struct:_hw_mcm_cpo::_hw_mcm_cpo_bitfields
CPUID	platform/CMSIS/Include/core_cm0plus.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon72
CPUID	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon113
CPU_CORE	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	110;"	d
CPU_INTERNAL_IRC_48M	platform/hal/inc/fsl_mcg_hal.h	315;"	d
CPU_INT_FAST_CLK_HZ	platform/startup/MKL03Z4/system_MKL03Z4.h	136;"	d
CPU_INT_IRC_CLK_HZ	platform/startup/MKL03Z4/system_MKL03Z4.h	137;"	d
CPU_INT_SLOW_CLK_HZ	platform/startup/MKL03Z4/system_MKL03Z4.h	145;"	d
CPU_INT_SLOW_CLK_HZ	platform/startup/MKL03Z4/system_MKL03Z4.h	167;"	d
CPU_INT_SLOW_CLK_HZ	platform/startup/MKL03Z4/system_MKL03Z4.h	189;"	d
CPU_INT_SLOW_CLK_HZ	platform/startup/MKL03Z4/system_MKL03Z4.h	211;"	d
CPU_LPO_CLK_HZ	platform/system/inc/fsl_clock_manager.h	59;"	d
CPU_XTAL_CLK_HZ	platform/startup/MKL03Z4/system_MKL03Z4.h	135;"	d
CPWMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CPWMS : 1;            \/*!< [5] Center-Aligned PWM Select *\/$/;"	m	struct:_hw_tpm_sc::_hw_tpm_sc_bitfields
CR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CR;                                \/**< RTC Control Register, offset: 0x10 *\/$/;"	m	struct:__anon96
CR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t CR;                                 \/**< OSC Control Register, offset: 0x0 *\/$/;"	m	struct:__anon90
CR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_osc_cr_t CR;                   \/*!< [0x0] OSC Control Register *\/$/;"	m	struct:_hw_osc
CR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rtc_cr_t CR;                   \/*!< [0x10] RTC Control Register *\/$/;"	m	struct:_hw_rtc
CR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t CR0;                                \/**< CMP Control Register 0, offset: 0x0 *\/$/;"	m	struct:__anon76
CR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_cmp_cr0_t CR0;                 \/*!< [0x0] CMP Control Register 0 *\/$/;"	m	struct:_hw_cmp
CR1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t CR1;                                \/**< CMP Control Register 1, offset: 0x1 *\/$/;"	m	struct:__anon76
CR1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_cmp_cr1_t CR1;                 \/*!< [0x1] CMP Control Register 1 *\/$/;"	m	struct:_hw_cmp
CRC_DRV_Configure	platform/drivers/src/crc/fsl_crc_driver.c	/^crc_status_t CRC_DRV_Configure(uint32_t instance, crc_user_config_t *userConfigPtr)$/;"	f
CRC_DRV_Deinit	platform/drivers/src/crc/fsl_crc_driver.c	/^void CRC_DRV_Deinit(uint32_t instance)$/;"	f
CRC_DRV_GetCrcBlock	platform/drivers/src/crc/fsl_crc_driver.c	/^uint32_t CRC_DRV_GetCrcBlock(uint32_t instance, uint8_t *data, uint32_t dataLen)$/;"	f
CRC_DRV_Init	platform/drivers/src/crc/fsl_crc_driver.c	/^crc_status_t CRC_DRV_Init(uint32_t instance, crc_user_config_t *userConfigPtr)$/;"	f
CRC_HAL_GetCrc16	platform/hal/src/crc/fsl_crc_hal.c	/^uint32_t CRC_HAL_GetCrc16(uint32_t baseAddr, uint16_t data, bool newSeed, uint32_t seed)$/;"	f
CRC_HAL_GetCrc32	platform/hal/src/crc/fsl_crc_hal.c	/^uint32_t CRC_HAL_GetCrc32(uint32_t baseAddr, uint32_t data, bool newSeed, uint32_t seed)$/;"	f
CRC_HAL_GetCrc8	platform/hal/src/crc/fsl_crc_hal.c	/^uint32_t CRC_HAL_GetCrc8(uint32_t baseAddr, uint8_t data, bool newSeed, uint32_t seed)$/;"	f
CRC_HAL_GetCrcResult	platform/hal/src/crc/fsl_crc_hal.c	/^uint32_t CRC_HAL_GetCrcResult(uint32_t baseAddr)$/;"	f
CRC_HAL_GetCtrlReg	platform/hal/inc/fsl_crc_hal.h	/^static inline uint32_t CRC_HAL_GetCtrlReg(uint32_t baseAddr)$/;"	f
CRC_HAL_GetDataHReg	platform/hal/inc/fsl_crc_hal.h	/^static inline uint16_t CRC_HAL_GetDataHReg(uint32_t baseAddr)$/;"	f
CRC_HAL_GetDataLReg	platform/hal/inc/fsl_crc_hal.h	/^static inline uint16_t CRC_HAL_GetDataLReg(uint32_t baseAddr)$/;"	f
CRC_HAL_GetDataReg	platform/hal/inc/fsl_crc_hal.h	/^static inline uint32_t CRC_HAL_GetDataReg(uint32_t baseAddr)$/;"	f
CRC_HAL_GetPolyHReg	platform/hal/inc/fsl_crc_hal.h	/^static inline uint16_t CRC_HAL_GetPolyHReg(uint32_t baseAddr)$/;"	f
CRC_HAL_GetPolyLReg	platform/hal/inc/fsl_crc_hal.h	/^static inline uint16_t CRC_HAL_GetPolyLReg(uint32_t baseAddr)$/;"	f
CRC_HAL_GetPolyReg	platform/hal/inc/fsl_crc_hal.h	/^static inline uint32_t CRC_HAL_GetPolyReg(uint32_t baseAddr)$/;"	f
CRC_HAL_GetProtocolWidth	platform/hal/inc/fsl_crc_hal.h	/^static inline crc_prot_width_t CRC_HAL_GetProtocolWidth(uint32_t baseAddr)$/;"	f
CRC_HAL_GetReadTranspose	platform/hal/inc/fsl_crc_hal.h	/^static inline crc_transpose_t CRC_HAL_GetReadTranspose(uint32_t baseAddr)$/;"	f
CRC_HAL_GetSeedOrDataMode	platform/hal/inc/fsl_crc_hal.h	/^static inline bool CRC_HAL_GetSeedOrDataMode(uint32_t baseAddr)$/;"	f
CRC_HAL_GetWriteTranspose	platform/hal/inc/fsl_crc_hal.h	/^static inline crc_transpose_t CRC_HAL_GetWriteTranspose(uint32_t baseAddr)$/;"	f
CRC_HAL_GetXorMode	platform/hal/inc/fsl_crc_hal.h	/^static inline bool CRC_HAL_GetXorMode(uint32_t baseAddr)$/;"	f
CRC_HAL_Init	platform/hal/src/crc/fsl_crc_hal.c	/^void CRC_HAL_Init(uint32_t baseAddr)$/;"	f
CRC_HAL_SetCtrlReg	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetCtrlReg(uint32_t baseAddr, uint32_t value)$/;"	f
CRC_HAL_SetDataHLReg	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetDataHLReg(uint32_t baseAddr, uint8_t value)$/;"	f
CRC_HAL_SetDataHReg	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetDataHReg(uint32_t baseAddr, uint16_t value)$/;"	f
CRC_HAL_SetDataHUReg	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetDataHUReg(uint32_t baseAddr, uint8_t value)$/;"	f
CRC_HAL_SetDataLLReg	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetDataLLReg(uint32_t baseAddr, uint8_t value)$/;"	f
CRC_HAL_SetDataLReg	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetDataLReg(uint32_t baseAddr, uint16_t value)$/;"	f
CRC_HAL_SetDataLUReg	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetDataLUReg(uint32_t baseAddr, uint8_t value)$/;"	f
CRC_HAL_SetDataReg	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetDataReg(uint32_t baseAddr, uint32_t value)$/;"	f
CRC_HAL_SetPolyHReg	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetPolyHReg(uint32_t baseAddr, uint16_t value)$/;"	f
CRC_HAL_SetPolyLReg	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetPolyLReg(uint32_t baseAddr, uint16_t value)$/;"	f
CRC_HAL_SetPolyReg	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetPolyReg(uint32_t baseAddr, uint32_t value)$/;"	f
CRC_HAL_SetProtocolWidth	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetProtocolWidth(uint32_t baseAddr, crc_prot_width_t width)$/;"	f
CRC_HAL_SetReadTranspose	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetReadTranspose(uint32_t baseAddr, crc_transpose_t transp)$/;"	f
CRC_HAL_SetSeedOrDataMode	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetSeedOrDataMode(uint32_t baseAddr, bool enable)$/;"	f
CRC_HAL_SetWriteTranspose	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetWriteTranspose(uint32_t baseAddr, crc_transpose_t transp)$/;"	f
CRC_HAL_SetXorMode	platform/hal/inc/fsl_crc_hal.h	/^static inline void CRC_HAL_SetXorMode(uint32_t baseAddr, bool enable)$/;"	f
CRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CRL : 1;              \/*!< [4] Control Register Lock *\/$/;"	m	struct:_hw_rtc_lr::_hw_rtc_lr_bitfields
CROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CROT : 1;             \/*!< [18] Counter Reload On Trigger *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
CSOO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CSOO : 1;             \/*!< [17] Counter Stop On Overflow *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
CSOT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CSOT : 1;             \/*!< [16] Counter Start on Trigger *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
CSPSR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon119
CSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CSR;                               \/**< Low Power Timer Control Status Register, offset: 0x0 *\/$/;"	m	struct:__anon82
CSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_lptmr_csr_t CSR;               \/*!< [0x0] Low Power Timer Control Status Register *\/$/;"	m	struct:_hw_lptmr
CSR	platform/hal/inc/fsl_edma_hal.h	/^    uint16_t CSR;$/;"	m	struct:EDMASoftwareTcd
CTRL	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon73
CTRL	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon74
CTRL	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon118
CTRL	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon115
CTRL	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon120
CTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t CTRL;                              \/**< MTB DWT Control Register, offset: 0x0 *\/$/;"	m	struct:__anon87
CTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CTRL;                              \/**< LPUART Control Register, offset: 0x8 *\/$/;"	m	struct:__anon83
CTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_ctrl_t CTRL;             \/*!< [0x0] MTB DWT Control Register *\/$/;"	m	struct:_hw_mtbdwt
CTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_lpuart_ctrl_t CTRL;            \/*!< [0x8] LPUART Control Register *\/$/;"	m	struct:_hw_lpuart
CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CV : 16;              \/*!< [15:0] Compare Value. *\/$/;"	m	struct:_hw_adc_cv1::_hw_adc_cv1_bitfields
CV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t CV : 16;              \/*!< [15:0] Compare Value. *\/$/;"	m	struct:_hw_adc_cv2::_hw_adc_cv2_bitfields
CV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CV1;                               \/**< Compare Value Registers, offset: 0x18 *\/$/;"	m	struct:__anon75
CV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_cv1_t CV1;                 \/*!< [0x18] Compare Value Registers *\/$/;"	m	struct:_hw_adc
CV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t CV2;                               \/**< Compare Value Registers, offset: 0x1C *\/$/;"	m	struct:__anon75
CV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_cv2_t CV2;                 \/*!< [0x1C] Compare Value Registers *\/$/;"	m	struct:_hw_adc
CYCCNT	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon118
CallBack	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^    PCALLBACK     CallBack;           \/*!< Call back function to service the time critical events *\/$/;"	m	struct:_ssd_config
ClockManagerCallbackUserConfig	platform/system/inc/fsl_clock_manager.h	/^typedef struct ClockManagerCallbackUserConfig$/;"	s
ClockManagerPolicy	platform/system/inc/fsl_clock_manager.h	/^typedef enum ClockManagerPolicy$/;"	g
ClockManagerState	platform/system/inc/fsl_clock_manager.h	/^typedef struct ClockManagerState$/;"	s
ClockNotifyStruct	platform/system/inc/fsl_clock_manager.h	/^typedef struct ClockNotifyStruct$/;"	s
ClockUserConfig	platform/system/inc/fsl_clock_manager.h	/^typedef struct ClockUserConfig$/;"	s
CmpDacConfig	platform/drivers/inc/fsl_cmp_driver.h	/^typedef struct CmpDacConfig$/;"	s
CmpSampleFilterConfig	platform/drivers/inc/fsl_cmp_driver.h	/^typedef struct CmpSampleFilterConfig$/;"	s
CmpState	platform/drivers/inc/fsl_cmp_driver.h	/^typedef struct CmpState$/;"	s
CmpUserConfig	platform/drivers/inc/fsl_cmp_driver.h	/^typedef struct CmpUserConfig$/;"	s
CnSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^    __IO uint32_t CnSC;                              \/**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 *\/$/;"	m	struct:__anon100::__anon101
CnSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        __IO hw_tpm_cnsc_t CnSC;           \/*!< [0xC] Channel (n) Status and Control *\/$/;"	m	struct:_hw_tpm::__anon103
CnV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^    __IO uint32_t CnV;                               \/**< Channel (n) Value, array offset: 0x10, array step: 0x8 *\/$/;"	m	struct:__anon100::__anon101
CnV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        __IO hw_tpm_cnv_t CnV;             \/*!< [0x10] Channel (n) Value *\/$/;"	m	struct:_hw_tpm::__anon103
Codec_ConfigDataFormat	platform/composite/inc/fsl_soundcard.h	/^    codec_status_t (*Codec_ConfigDataFormat)(codec_handler_t  *param, $/;"	m	struct:AudioCodecOperation
Codec_Deinit	platform/composite/inc/fsl_soundcard.h	/^    codec_status_t (*Codec_Deinit)(codec_handler_t  *param); \/*!< Codec deinitialize function *\/$/;"	m	struct:AudioCodecOperation
Codec_GetVolume	platform/composite/inc/fsl_soundcard.h	/^    uint32_t (*Codec_GetVolume)(codec_handler_t *param);\/*!< Get volume. *\/$/;"	m	struct:AudioCodecOperation
Codec_Init	platform/composite/inc/fsl_soundcard.h	/^    codec_status_t (*Codec_Init)(codec_handler_t *param, codec_init_t *config); \/*!< Codec initialize function*\/$/;"	m	struct:AudioCodecOperation
Codec_SetMuteCmd	platform/composite/inc/fsl_soundcard.h	/^    codec_status_t (*Codec_SetMuteCmd)(codec_handler_t *param,  bool enable);\/*!< Mute and unmute. *\/$/;"	m	struct:AudioCodecOperation
Codec_SetVolume	platform/composite/inc/fsl_soundcard.h	/^    codec_status_t (*Codec_SetVolume)(codec_handler_t *param, uint32_t volume); \/*!< Set volume. *\/$/;"	m	struct:AudioCodecOperation
CommonConfig	platform/hal/inc/fsl_cop_hal.h	/^  struct CommonConfig{$/;"	s	union:_cop_common_config
CommonConfig	platform/hal/inc/fsl_ewm_hal.h	/^    struct CommonConfig{$/;"	s	union:_ewm_common_config
CommonConfig	platform/hal/inc/fsl_wdog_hal.h	/^    struct CommonConfig {$/;"	s	union:_wdog_common_config
CopUserConfig	platform/drivers/inc/fsl_cop_driver.h	/^typedef struct CopUserConfig{$/;"	s
CoreDebug	platform/CMSIS/Include/core_cm4.h	1416;"	d
CoreDebug_BASE	platform/CMSIS/Include/core_cm4.h	1404;"	d
CoreDebug_DCRSR_REGSEL_Msk	platform/CMSIS/Include/core_cm4.h	1348;"	d
CoreDebug_DCRSR_REGSEL_Pos	platform/CMSIS/Include/core_cm4.h	1347;"	d
CoreDebug_DCRSR_REGWnR_Msk	platform/CMSIS/Include/core_cm4.h	1345;"	d
CoreDebug_DCRSR_REGWnR_Pos	platform/CMSIS/Include/core_cm4.h	1344;"	d
CoreDebug_DEMCR_MON_EN_Msk	platform/CMSIS/Include/core_cm4.h	1364;"	d
CoreDebug_DEMCR_MON_EN_Pos	platform/CMSIS/Include/core_cm4.h	1363;"	d
CoreDebug_DEMCR_MON_PEND_Msk	platform/CMSIS/Include/core_cm4.h	1361;"	d
CoreDebug_DEMCR_MON_PEND_Pos	platform/CMSIS/Include/core_cm4.h	1360;"	d
CoreDebug_DEMCR_MON_REQ_Msk	platform/CMSIS/Include/core_cm4.h	1355;"	d
CoreDebug_DEMCR_MON_REQ_Pos	platform/CMSIS/Include/core_cm4.h	1354;"	d
CoreDebug_DEMCR_MON_STEP_Msk	platform/CMSIS/Include/core_cm4.h	1358;"	d
CoreDebug_DEMCR_MON_STEP_Pos	platform/CMSIS/Include/core_cm4.h	1357;"	d
CoreDebug_DEMCR_TRCENA_Msk	platform/CMSIS/Include/core_cm4.h	1352;"	d
CoreDebug_DEMCR_TRCENA_Pos	platform/CMSIS/Include/core_cm4.h	1351;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	platform/CMSIS/Include/core_cm4.h	1373;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	platform/CMSIS/Include/core_cm4.h	1372;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	platform/CMSIS/Include/core_cm4.h	1379;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	platform/CMSIS/Include/core_cm4.h	1378;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	platform/CMSIS/Include/core_cm4.h	1388;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	platform/CMSIS/Include/core_cm4.h	1387;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	platform/CMSIS/Include/core_cm4.h	1367;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	platform/CMSIS/Include/core_cm4.h	1366;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	platform/CMSIS/Include/core_cm4.h	1370;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	platform/CMSIS/Include/core_cm4.h	1369;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	platform/CMSIS/Include/core_cm4.h	1385;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	platform/CMSIS/Include/core_cm4.h	1384;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	platform/CMSIS/Include/core_cm4.h	1382;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	platform/CMSIS/Include/core_cm4.h	1381;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	platform/CMSIS/Include/core_cm4.h	1376;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	platform/CMSIS/Include/core_cm4.h	1375;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	platform/CMSIS/Include/core_cm4.h	1341;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	platform/CMSIS/Include/core_cm4.h	1340;"	d
CoreDebug_DHCSR_C_HALT_Msk	platform/CMSIS/Include/core_cm4.h	1338;"	d
CoreDebug_DHCSR_C_HALT_Pos	platform/CMSIS/Include/core_cm4.h	1337;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	platform/CMSIS/Include/core_cm4.h	1332;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	platform/CMSIS/Include/core_cm4.h	1331;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	platform/CMSIS/Include/core_cm4.h	1329;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	platform/CMSIS/Include/core_cm4.h	1328;"	d
CoreDebug_DHCSR_C_STEP_Msk	platform/CMSIS/Include/core_cm4.h	1335;"	d
CoreDebug_DHCSR_C_STEP_Pos	platform/CMSIS/Include/core_cm4.h	1334;"	d
CoreDebug_DHCSR_DBGKEY_Msk	platform/CMSIS/Include/core_cm4.h	1308;"	d
CoreDebug_DHCSR_DBGKEY_Pos	platform/CMSIS/Include/core_cm4.h	1307;"	d
CoreDebug_DHCSR_S_HALT_Msk	platform/CMSIS/Include/core_cm4.h	1323;"	d
CoreDebug_DHCSR_S_HALT_Pos	platform/CMSIS/Include/core_cm4.h	1322;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	platform/CMSIS/Include/core_cm4.h	1317;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	platform/CMSIS/Include/core_cm4.h	1316;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	platform/CMSIS/Include/core_cm4.h	1326;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	platform/CMSIS/Include/core_cm4.h	1325;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	platform/CMSIS/Include/core_cm4.h	1311;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	platform/CMSIS/Include/core_cm4.h	1310;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	platform/CMSIS/Include/core_cm4.h	1314;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	platform/CMSIS/Include/core_cm4.h	1313;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	platform/CMSIS/Include/core_cm4.h	1320;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	platform/CMSIS/Include/core_cm4.h	1319;"	d
CoreDebug_Type	platform/CMSIS/Include/core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon122
Ctrl_ReceiveData	platform/composite/inc/fsl_soundcard.h	/^    uint32_t (*Ctrl_ReceiveData)(uint32_t instance, uint8_t *addr, uint32_t len); \/*!< Receives data*\/$/;"	m	struct:AudioControllerOperation
Ctrl_RxConfigDataFormat	platform/composite/inc/fsl_soundcard.h	/^    ctrl_status_t (*Ctrl_RxConfigDataFormat)(uint32_t instance,  $/;"	m	struct:AudioControllerOperation
Ctrl_RxDeinit	platform/composite/inc/fsl_soundcard.h	/^    ctrl_status_t (*Ctrl_RxDeinit)(uint32_t instance);\/*!< Deinitializes Rx. *\/$/;"	m	struct:AudioControllerOperation
Ctrl_RxGetFifoAddr	platform/composite/inc/fsl_soundcard.h	/^    uint32_t* (*Ctrl_RxGetFifoAddr)(uint32_t instance,uint32_t fifo_channel); \/*!< Gets Rx FIFO address *\/$/;"	m	struct:AudioControllerOperation
Ctrl_RxGetWatermark	platform/composite/inc/fsl_soundcard.h	/^    uint32_t (*Ctrl_RxGetWatermark)(uint32_t instance); \/*!< Get watermark of Rx. *\/$/;"	m	struct:AudioControllerOperation
Ctrl_RxInit	platform/composite/inc/fsl_soundcard.h	/^    ctrl_status_t (*Ctrl_RxInit)(uint32_t instance,ctrl_config_t * config, ctrl_state_t *state);\/*!< Initializes Rx. *\/ $/;"	m	struct:AudioControllerOperation
Ctrl_RxRegisterCallback	platform/composite/inc/fsl_soundcard.h	/^    void (*Ctrl_RxRegisterCallback)(uint32_t instance, ctrl_callback_t callback, $/;"	m	struct:AudioControllerOperation
Ctrl_RxSetDmaCmd	platform/composite/inc/fsl_soundcard.h	/^    void (*Ctrl_RxSetDmaCmd)(uint32_t instance, bool enable); \/*!< Enable\/disable Rx DMA. *\/$/;"	m	struct:AudioControllerOperation
Ctrl_RxSetIntCmd	platform/composite/inc/fsl_soundcard.h	/^    void (*Ctrl_RxSetIntCmd)(uint32_t instance, bool enable); \/*!< Enable\/disable Rx interrupt. *\/$/;"	m	struct:AudioControllerOperation
Ctrl_RxStart	platform/composite/inc/fsl_soundcard.h	/^    void (*Ctrl_RxStart)(uint32_t instance);\/*!< Used in a start receive or a resume receive*\/$/;"	m	struct:AudioControllerOperation
Ctrl_RxStop	platform/composite/inc/fsl_soundcard.h	/^    void (*Ctrl_RxStop)(uint32_t instance);\/*!< Used to stop receive. *\/$/;"	m	struct:AudioControllerOperation
Ctrl_SendData	platform/composite/inc/fsl_soundcard.h	/^    uint32_t (*Ctrl_SendData)(uint32_t instance, uint8_t *addr, uint32_t len); \/*!< Sends data function*\/$/;"	m	struct:AudioControllerOperation
Ctrl_TxConfigDataFormat	platform/composite/inc/fsl_soundcard.h	/^    ctrl_status_t (*Ctrl_TxConfigDataFormat)(uint32_t instance,  $/;"	m	struct:AudioControllerOperation
Ctrl_TxDeinit	platform/composite/inc/fsl_soundcard.h	/^    ctrl_status_t (*Ctrl_TxDeinit)(uint32_t instance);\/*!< Deinitializes Tx. *\/$/;"	m	struct:AudioControllerOperation
Ctrl_TxGetFifoAddr	platform/composite/inc/fsl_soundcard.h	/^    uint32_t* (*Ctrl_TxGetFifoAddr)(uint32_t instance,uint32_t fifo_channel); \/*!< Gets Tx FIFO address *\/$/;"	m	struct:AudioControllerOperation
Ctrl_TxGetWatermark	platform/composite/inc/fsl_soundcard.h	/^    uint32_t (*Ctrl_TxGetWatermark)(uint32_t instance); \/*!< Get watermark of T. *\/$/;"	m	struct:AudioControllerOperation
Ctrl_TxInit	platform/composite/inc/fsl_soundcard.h	/^    ctrl_status_t (*Ctrl_TxInit)(uint32_t instance,ctrl_config_t * config, ctrl_state_t *state);\/*!< Initializes Tx. *\/$/;"	m	struct:AudioControllerOperation
Ctrl_TxRegisterCallback	platform/composite/inc/fsl_soundcard.h	/^    void (*Ctrl_TxRegisterCallback)(uint32_t instance, ctrl_callback_t callback, $/;"	m	struct:AudioControllerOperation
Ctrl_TxSetDmaCmd	platform/composite/inc/fsl_soundcard.h	/^    void (*Ctrl_TxSetDmaCmd)(uint32_t instance, bool enable); \/*!< Enable\/disable Tx DMA. *\/$/;"	m	struct:AudioControllerOperation
Ctrl_TxSetIntCmd	platform/composite/inc/fsl_soundcard.h	/^    void (*Ctrl_TxSetIntCmd)(uint32_t instance, bool enable); \/*!< Enable\/disable Tx interrupt. *\/$/;"	m	struct:AudioControllerOperation
Ctrl_TxStart	platform/composite/inc/fsl_soundcard.h	/^    void (*Ctrl_TxStart)(uint32_t instance);\/*!< Used in a start transfer or a resume transfer*\/$/;"	m	struct:AudioControllerOperation
Ctrl_TxStop	platform/composite/inc/fsl_soundcard.h	/^    void (*Ctrl_TxStop)(uint32_t instance);\/*!< Used to stop transfer. *\/$/;"	m	struct:AudioControllerOperation
D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t D;                                  \/**< I2C Data I\/O register, offset: 0x4 *\/$/;"	m	struct:__anon80
D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t D;                                  \/**< SPI Data Register, offset: 0x6 *\/$/;"	m	struct:__anon99
D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t D : 16;               \/*!< [15:0] Data result *\/$/;"	m	struct:_hw_adc_rn::_hw_adc_rn_bitfields
D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_d_t D;                     \/*!< [0x4] I2C Data I\/O register *\/$/;"	m	struct:_hw_i2c
D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_spi_d_t D;                     \/*!< [0x6] SPI Data Register *\/$/;"	m	struct:_hw_spi
DAC0_IRQHandler	platform/drivers/src/dac/fsl_dac_irq.c	/^void DAC0_IRQHandler(void)$/;"	f
DAC1_IRQHandler	platform/drivers/src/dac/fsl_dac_irq.c	/^void DAC1_IRQHandler(void)$/;"	f
DACCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t DACCR;                              \/**< DAC Control Register, offset: 0x4 *\/$/;"	m	struct:__anon76
DACCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_cmp_daccr_t DACCR;             \/*!< [0x4] DAC Control Register *\/$/;"	m	struct:_hw_cmp
DACEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t DACEN : 1;             \/*!< [7] DAC Enable *\/$/;"	m	struct:_hw_cmp_daccr::_hw_cmp_daccr_bitfields
DAC_DRV_ClearFlag	platform/drivers/src/dac/fsl_dac_driver.c	/^void DAC_DRV_ClearFlag(uint32_t instance, dac_flag_t flag)$/;"	f
DAC_DRV_Deinit	platform/drivers/src/dac/fsl_dac_driver.c	/^void DAC_DRV_Deinit(uint32_t instance)$/;"	f
DAC_DRV_DisableBuff	platform/drivers/src/dac/fsl_dac_driver.c	/^void DAC_DRV_DisableBuff(uint32_t instance)$/;"	f
DAC_DRV_EnableBuff	platform/drivers/src/dac/fsl_dac_driver.c	/^dac_status_t DAC_DRV_EnableBuff(uint32_t instance, dac_buff_config_t *buffConfigPtr)$/;"	f
DAC_DRV_GetBufferIndex	platform/drivers/src/dac/fsl_dac_driver.c	/^uint8_t DAC_DRV_GetBufferIndex(uint32_t instance)$/;"	f
DAC_DRV_GetFlag	platform/drivers/src/dac/fsl_dac_driver.c	/^bool DAC_DRV_GetFlag(uint32_t instance, dac_flag_t flag)$/;"	f
DAC_DRV_Init	platform/drivers/src/dac/fsl_dac_driver.c	/^dac_status_t DAC_DRV_Init(uint32_t instance, dac_user_config_t *userConfigPtr)$/;"	f
DAC_DRV_Output	platform/drivers/src/dac/fsl_dac_driver.c	/^void DAC_DRV_Output(uint32_t instance, uint16_t value)$/;"	f
DAC_DRV_SetBuffValue	platform/drivers/src/dac/fsl_dac_driver.c	/^dac_status_t DAC_DRV_SetBuffValue(uint32_t instance, uint8_t start, uint8_t offset, uint16_t arr[])$/;"	f
DAC_DRV_SoftTriggerBuff	platform/drivers/src/dac/fsl_dac_driver.c	/^uint16_t DAC_DRV_SoftTriggerBuff(uint32_t instance)$/;"	f
DAC_DRV_StructInitUserConfigNormal	platform/drivers/src/dac/fsl_dac_driver.c	/^dac_status_t DAC_DRV_StructInitUserConfigNormal(dac_user_config_t *userConfigPtr)$/;"	f
DAC_HAL_ClearBuffIndexStartFlag	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_ClearBuffIndexStartFlag(uint32_t baseAddr)$/;"	f
DAC_HAL_ClearBuffIndexUpperFlag	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_ClearBuffIndexUpperFlag(uint32_t baseAddr)$/;"	f
DAC_HAL_ClearBuffIndexWatermarkFlag	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_ClearBuffIndexWatermarkFlag(uint32_t baseAddr)$/;"	f
DAC_HAL_Disable	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_Disable(uint32_t baseAddr)$/;"	f
DAC_HAL_Enable	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_Enable(uint32_t baseAddr)$/;"	f
DAC_HAL_GetBuffCurrentIndex	platform/hal/inc/fsl_dac_hal.h	/^static inline uint8_t DAC_HAL_GetBuffCurrentIndex(uint32_t baseAddr)$/;"	f
DAC_HAL_GetBuffIndexStartFlag	platform/hal/inc/fsl_dac_hal.h	/^static inline bool DAC_HAL_GetBuffIndexStartFlag(uint32_t baseAddr)$/;"	f
DAC_HAL_GetBuffIndexUpperFlag	platform/hal/inc/fsl_dac_hal.h	/^static inline bool DAC_HAL_GetBuffIndexUpperFlag(uint32_t baseAddr)$/;"	f
DAC_HAL_GetBuffIndexWatermarkFlag	platform/hal/inc/fsl_dac_hal.h	/^static inline bool DAC_HAL_GetBuffIndexWatermarkFlag(uint32_t baseAddr)$/;"	f
DAC_HAL_GetBuffUpperIndex	platform/hal/inc/fsl_dac_hal.h	/^static inline uint8_t DAC_HAL_GetBuffUpperIndex(uint32_t baseAddr)$/;"	f
DAC_HAL_GetBuffValue	platform/hal/src/dac/fsl_dac_hal.c	/^uint16_t DAC_HAL_GetBuffValue(uint32_t baseAddr, uint8_t index)$/;"	f
DAC_HAL_Init	platform/hal/src/dac/fsl_dac_hal.c	/^void DAC_HAL_Init(uint32_t baseAddr)$/;"	f
DAC_HAL_SetBuffCmd	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetBuffCmd(uint32_t baseAddr, bool enable)$/;"	f
DAC_HAL_SetBuffCurrentIndex	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetBuffCurrentIndex(uint32_t baseAddr, uint8_t index)$/;"	f
DAC_HAL_SetBuffIndexStartIntCmd	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetBuffIndexStartIntCmd(uint32_t baseAddr, bool enable)$/;"	f
DAC_HAL_SetBuffIndexUpperIntCmd	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetBuffIndexUpperIntCmd(uint32_t baseAddr, bool enable)$/;"	f
DAC_HAL_SetBuffIndexWatermarkIntCmd	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetBuffIndexWatermarkIntCmd(uint32_t baseAddr, bool enable)$/;"	f
DAC_HAL_SetBuffUpperIndex	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetBuffUpperIndex(uint32_t baseAddr, uint8_t index)$/;"	f
DAC_HAL_SetBuffValue	platform/hal/src/dac/fsl_dac_hal.c	/^void DAC_HAL_SetBuffValue(uint32_t baseAddr, uint8_t index, uint16_t value)$/;"	f
DAC_HAL_SetBuffWatermarkMode	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetBuffWatermarkMode(uint32_t baseAddr, dac_buff_watermark_mode_t mode)$/;"	f
DAC_HAL_SetBuffWorkMode	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetBuffWorkMode(uint32_t baseAddr, dac_buff_work_mode_t mode)$/;"	f
DAC_HAL_SetDmaCmd	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetDmaCmd(uint32_t baseAddr, bool enable)$/;"	f
DAC_HAL_SetLowPowerCmd	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetLowPowerCmd(uint32_t baseAddr, bool enable)$/;"	f
DAC_HAL_SetRefVoltSrcMode	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetRefVoltSrcMode(uint32_t baseAddr, dac_ref_volt_src_mode_t mode)$/;"	f
DAC_HAL_SetSoftTriggerCmd	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetSoftTriggerCmd(uint32_t baseAddr)$/;"	f
DAC_HAL_SetTriggerMode	platform/hal/inc/fsl_dac_hal.h	/^static inline void DAC_HAL_SetTriggerMode(uint32_t baseAddr, dac_trigger_mode_t mode)$/;"	f
DADDR	platform/hal/inc/fsl_edma_hal.h	/^    uint32_t DADDR;$/;"	m	struct:EDMASoftwareTcd
DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t DATA;                              \/**< LPUART Data Register, offset: 0xC *\/$/;"	m	struct:__anon83
DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t DATA : 8;              \/*!< [7:0] Data *\/$/;"	m	struct:_hw_i2c_d::_hw_i2c_d_bitfields
DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_lpuart_data_t DATA;            \/*!< [0xC] LPUART Data Register *\/$/;"	m	struct:_hw_lpuart
DATA2PGM	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	68;"	d
DATA2PGM	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	71;"	d
DATAVADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DATAVADDR0 : 4;       \/*!< [15:12] Data Value Address 0 *\/$/;"	m	struct:_hw_mtbdwt_fct0::_hw_mtbdwt_fct0_bitfields
DATAVMATCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DATAVMATCH : 1;       \/*!< [8] Data Value Match *\/$/;"	m	struct:_hw_mtbdwt_fct0::_hw_mtbdwt_fct0_bitfields
DATAVSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DATAVSIZE : 2;        \/*!< [11:10] Data Value Size *\/$/;"	m	struct:_hw_mtbdwt_fct0::_hw_mtbdwt_fct0_bitfields
DAYS_IN_A_LEAP_YEAR	platform/hal/src/rtc/fsl_rtc_hal.c	53;"	d	file:
DAYS_IN_A_YEAR	platform/hal/src/rtc/fsl_rtc_hal.c	52;"	d	file:
DBGMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DBGMODE : 2;          \/*!< [7:6] Debug Mode *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
DCRDR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon122
DCRSR	platform/CMSIS/Include/core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon122
DEBLOCK_SIZE	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	117;"	d
DEFAULT_SYSTEM_CLOCK	platform/startup/MKL03Z4/system_MKL03Z4.h	144;"	d
DEFAULT_SYSTEM_CLOCK	platform/startup/MKL03Z4/system_MKL03Z4.h	166;"	d
DEFAULT_SYSTEM_CLOCK	platform/startup/MKL03Z4/system_MKL03Z4.h	188;"	d
DEFAULT_SYSTEM_CLOCK	platform/startup/MKL03Z4/system_MKL03Z4.h	210;"	d
DEFlashPartition	platform/drivers/src/flash/C90TFS/drvsrc/source/DEFlashPartition.c	/^uint32_t SIZE_OPTIMIZATION DEFlashPartition(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
DELTA_Q15	platform/CMSIS/Include/arm_math.h	316;"	d
DELTA_Q31	platform/CMSIS/Include/arm_math.h	315;"	d
DEMCR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon122
DEPART_0000	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	155;"	d
DEPART_0001	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	157;"	d
DEPART_0010	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	159;"	d
DEPART_0011	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	161;"	d
DEPART_0100	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	163;"	d
DEPART_0101	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	165;"	d
DEPART_0110	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	167;"	d
DEPART_0111	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	169;"	d
DEPART_1000	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	171;"	d
DEPART_1001	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	173;"	d
DEPART_1010	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	175;"	d
DEPART_1011	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	177;"	d
DEPART_1100	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	179;"	d
DEPART_1101	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	181;"	d
DEPART_1110	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	183;"	d
DEPART_1111	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	185;"	d
DEST	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    _enet_address    DEST;     \/*!< destination Mac address*\/$/;"	m	struct:enet_header
DEVICEARCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t DEVICEARCH;                        \/**< Device Architecture Register, offset: 0xFBC *\/$/;"	m	struct:__anon86
DEVICEARCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DEVICEARCH : 32;      \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_devicearch::_hw_mtb_devicearch_bitfields
DEVICEARCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_devicearch_t DEVICEARCH;    \/*!< [0xFBC] Device Architecture Register *\/$/;"	m	struct:_hw_mtb
DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t DEVICECFG;                         \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:__anon86
DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t DEVICECFG;                         \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:__anon87
DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DEVICECFG : 32;       \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_devicecfg::_hw_mtb_devicecfg_bitfields
DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DEVICECFG : 32;       \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtbdwt_devicecfg::_hw_mtbdwt_devicecfg_bitfields
DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_devicecfg_t DEVICECFG;      \/*!< [0xFC8] Device Configuration Register *\/$/;"	m	struct:_hw_mtb
DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_devicecfg_t DEVICECFG;   \/*!< [0xFC8] Device Configuration Register *\/$/;"	m	struct:_hw_mtbdwt
DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t DEVICETYPID;                       \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:__anon86
DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t DEVICETYPID;                       \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:__anon87
DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DEVICETYPID : 32;     \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_devicetypid::_hw_mtb_devicetypid_bitfields
DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DEVICETYPID : 32;     \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtbdwt_devicetypid::_hw_mtbdwt_devicetypid_bitfields
DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_devicetypid_t DEVICETYPID;  \/*!< [0xFCC] Device Type Identifier Register *\/$/;"	m	struct:_hw_mtb
DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_devicetypid_t DEVICETYPID; \/*!< [0xFCC] Device Type Identifier Register *\/$/;"	m	struct:_hw_mtbdwt
DEVID	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon119
DEVTYPE	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon119
DFCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DFCS : 1;             \/*!< [15] Disable Flash Controller Speculation *\/$/;"	m	struct:_hw_mcm_placr::_hw_mcm_placr_bitfields
DFLASH_IFR_READRESOURCE_ADDRESS	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	190;"	d
DFLASH_IFR_READRESOURCE_ADDRESS	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	192;"	d
DFR	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon113
DFSR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon113
DFlashBase	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^    uint32_t      DFlashBase;         \/*!< For FlexNVM device, this is the base address of D-Flash memory (FlexNVM memory); For non-FlexNVM device, this field is unused *\/$/;"	m	struct:_ssd_config
DFlashGetProtection	platform/drivers/src/flash/C90TFS/drvsrc/source/DFlashGetProtection.c	/^uint32_t SIZE_OPTIMIZATION DFlashGetProtection(PFLASH_SSD_CONFIG pSSDConfig, uint8_t* protectStatus)$/;"	f
DFlashSetProtection	platform/drivers/src/flash/C90TFS/drvsrc/source/DFlashSetProtection.c	/^uint32_t SIZE_OPTIMIZATION DFlashSetProtection(PFLASH_SSD_CONFIG pSSDConfig, uint8_t protectStatus)$/;"	f
DFlashSize	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^    uint32_t      DFlashSize;         \/*!< For FlexNVM device, this is the size in byte of area$/;"	m	struct:_ssd_config
DHCSR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon122
DIEID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DIEID : 5;            \/*!< [11:7] Device Die Number *\/$/;"	m	struct:_hw_sim_sdid::_hw_sim_sdid_bitfields
DISABLE_WDOG	platform/startup/MKL03Z4/system_MKL03Z4.h	98;"	d
DLAST_SGA	platform/hal/inc/fsl_edma_hal.h	/^    uint32_t DLAST_SGA;$/;"	m	struct:EDMASoftwareTcd
DMA0_DMA16_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA0_DMA16_IRQHandler(void)$/;"	f
DMA0_IRQHandler	platform/drivers/src/dma/fsl_dma_irq.c	/^void DMA0_IRQHandler(void)$/;"	f
DMA0_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA0_IRQHandler(void)$/;"	f
DMA10_DMA26_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA10_DMA26_IRQHandler(void)$/;"	f
DMA10_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA10_IRQHandler(void)$/;"	f
DMA11_DMA27_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA11_DMA27_IRQHandler(void)$/;"	f
DMA11_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA11_IRQHandler(void)$/;"	f
DMA12_DMA28_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA12_DMA28_IRQHandler(void)$/;"	f
DMA12_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA12_IRQHandler(void)$/;"	f
DMA13_DMA29_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA13_DMA29_IRQHandler(void)$/;"	f
DMA13_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA13_IRQHandler(void)$/;"	f
DMA14_DMA30_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA14_DMA30_IRQHandler(void)$/;"	f
DMA14_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA14_IRQHandler(void)$/;"	f
DMA15_DMA31_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA15_DMA31_IRQHandler(void)$/;"	f
DMA15_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA15_IRQHandler(void)$/;"	f
DMA1_DMA17_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA1_DMA17_IRQHandler(void)$/;"	f
DMA1_IRQHandler	platform/drivers/src/dma/fsl_dma_irq.c	/^void DMA1_IRQHandler(void)$/;"	f
DMA1_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA1_IRQHandler(void)$/;"	f
DMA2_DMA18_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA2_DMA18_IRQHandler(void)$/;"	f
DMA2_IRQHandler	platform/drivers/src/dma/fsl_dma_irq.c	/^void DMA2_IRQHandler(void)$/;"	f
DMA2_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA2_IRQHandler(void)$/;"	f
DMA3_DMA19_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA3_DMA19_IRQHandler(void)$/;"	f
DMA3_IRQHandler	platform/drivers/src/dma/fsl_dma_irq.c	/^void DMA3_IRQHandler(void)$/;"	f
DMA3_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA3_IRQHandler(void)$/;"	f
DMA4_DMA20_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA4_DMA20_IRQHandler(void)$/;"	f
DMA4_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA4_IRQHandler(void)$/;"	f
DMA5_DMA21_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA5_DMA21_IRQHandler(void)$/;"	f
DMA5_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA5_IRQHandler(void)$/;"	f
DMA6_DMA22_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA6_DMA22_IRQHandler(void)$/;"	f
DMA6_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA6_IRQHandler(void)$/;"	f
DMA7_DMA23_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA7_DMA23_IRQHandler(void)$/;"	f
DMA7_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA7_IRQHandler(void)$/;"	f
DMA8_DMA24_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA8_DMA24_IRQHandler(void)$/;"	f
DMA8_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA8_IRQHandler(void)$/;"	f
DMA9_DMA25_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA9_DMA25_IRQHandler(void)$/;"	f
DMA9_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA9_IRQHandler(void)$/;"	f
DMAMUX_HAL_Init	platform/hal/src/dmamux/fsl_dmamux_hal.c	/^void DMAMUX_HAL_Init(uint32_t baseAddr)$/;"	f
DMAMUX_HAL_SetChannelCmd	platform/hal/inc/fsl_dmamux_hal.h	/^static inline void DMAMUX_HAL_SetChannelCmd(uint32_t baseAddr, uint32_t channel, bool enable)$/;"	f
DMAMUX_HAL_SetPeriodTriggerCmd	platform/hal/inc/fsl_dmamux_hal.h	/^static inline void DMAMUX_HAL_SetPeriodTriggerCmd(uint32_t baseAddr, uint32_t channel, bool enable)$/;"	f
DMAMUX_HAL_SetTriggerSource	platform/hal/inc/fsl_dmamux_hal.h	/^static inline void DMAMUX_HAL_SetTriggerSource(uint32_t baseAddr, uint32_t channel, uint8_t source)$/;"	f
DMA_DRV_ClaimChannel	platform/drivers/src/dma/fsl_dma_driver.c	/^dma_status_t DMA_DRV_ClaimChannel($/;"	f
DMA_DRV_ConfigChanLink	platform/drivers/src/dma/fsl_dma_driver.c	/^dma_status_t DMA_DRV_ConfigChanLink($/;"	f
DMA_DRV_ConfigTransfer	platform/drivers/src/dma/fsl_dma_driver.c	/^dma_status_t DMA_DRV_ConfigTransfer($/;"	f
DMA_DRV_Deinit	platform/drivers/src/dma/fsl_dma_driver.c	/^dma_status_t DMA_DRV_Deinit(void)$/;"	f
DMA_DRV_FreeChannel	platform/drivers/src/dma/fsl_dma_driver.c	/^dma_status_t DMA_DRV_FreeChannel(dma_channel_t *chn)$/;"	f
DMA_DRV_GetUnfinishedBytes	platform/drivers/src/dma/fsl_dma_driver.c	/^uint32_t DMA_DRV_GetUnfinishedBytes(dma_channel_t *chn)$/;"	f
DMA_DRV_IRQhandler	platform/drivers/src/dma/fsl_dma_driver.c	/^void DMA_DRV_IRQhandler(uint32_t channel)$/;"	f
DMA_DRV_Init	platform/drivers/src/dma/fsl_dma_driver.c	/^dma_status_t DMA_DRV_Init(dma_state_t *state)$/;"	f
DMA_DRV_LOCK	platform/drivers/src/dma/fsl_dma_driver.c	44;"	d	file:
DMA_DRV_LOCK	platform/drivers/src/dma/fsl_dma_driver.c	47;"	d	file:
DMA_DRV_RegisterCallback	platform/drivers/src/dma/fsl_dma_driver.c	/^dma_status_t DMA_DRV_RegisterCallback($/;"	f
DMA_DRV_RequestChannel	platform/drivers/src/dma/fsl_dma_driver.c	/^uint32_t DMA_DRV_RequestChannel($/;"	f
DMA_DRV_StartChannel	platform/drivers/src/dma/fsl_dma_driver.c	/^dma_status_t DMA_DRV_StartChannel(dma_channel_t *chn)$/;"	f
DMA_DRV_StopChannel	platform/drivers/src/dma/fsl_dma_driver.c	/^dma_status_t DMA_DRV_StopChannel(dma_channel_t *chn)$/;"	f
DMA_DRV_UNLOCK	platform/drivers/src/dma/fsl_dma_driver.c	45;"	d	file:
DMA_DRV_UNLOCK	platform/drivers/src/dma/fsl_dma_driver.c	48;"	d	file:
DMA_Error_IRQHandler	platform/drivers/src/edma/fsl_edma_irq.c	/^void DMA_Error_IRQHandler(void)$/;"	f
DMA_HAL_ClearStatus	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_ClearStatus(uint32_t baseAddr, uint8_t channel)$/;"	f
DMA_HAL_ConfigTransfer	platform/hal/src/dma/fsl_dma_hal.c	/^void DMA_HAL_ConfigTransfer($/;"	f
DMA_HAL_GetStatus	platform/hal/inc/fsl_dma_hal.h	/^static inline dma_error_status_t DMA_HAL_GetStatus($/;"	f
DMA_HAL_GetUnfinishedByte	platform/hal/inc/fsl_dma_hal.h	/^static inline uint32_t DMA_HAL_GetUnfinishedByte(uint32_t baseAddr, uint32_t channel)$/;"	f
DMA_HAL_Init	platform/hal/src/dma/fsl_dma_hal.c	/^void DMA_HAL_Init(uint32_t baseAddr,uint32_t channel)$/;"	f
DMA_HAL_SetAsyncDmaRequestCmd	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetAsyncDmaRequestCmd($/;"	f
DMA_HAL_SetAutoAlignCmd	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetAutoAlignCmd($/;"	f
DMA_HAL_SetChanLink	platform/hal/src/dma/fsl_dma_hal.c	/^void DMA_HAL_SetChanLink($/;"	f
DMA_HAL_SetCycleStealCmd	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetCycleStealCmd($/;"	f
DMA_HAL_SetDestAddr	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetDestAddr($/;"	f
DMA_HAL_SetDestIncrementCmd	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetDestIncrementCmd($/;"	f
DMA_HAL_SetDestModulo	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetDestModulo($/;"	f
DMA_HAL_SetDestTransferSize	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetDestTransferSize($/;"	f
DMA_HAL_SetDisableRequestAfterDoneCmd	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetDisableRequestAfterDoneCmd($/;"	f
DMA_HAL_SetDmaRequestCmd	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetDmaRequestCmd($/;"	f
DMA_HAL_SetIntCmd	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetIntCmd(uint32_t baseAddr, uint8_t channel, bool enable)$/;"	f
DMA_HAL_SetSourceAddr	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetSourceAddr($/;"	f
DMA_HAL_SetSourceIncrementCmd	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetSourceIncrementCmd($/;"	f
DMA_HAL_SetSourceModulo	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetSourceModulo($/;"	f
DMA_HAL_SetSourceTransferSize	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetSourceTransferSize($/;"	f
DMA_HAL_SetTransferCount	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetTransferCount($/;"	f
DMA_HAL_SetTriggerStartCmd	platform/hal/inc/fsl_dma_hal.h	/^static inline void DMA_HAL_SetTriggerStartCmd(uint32_t baseAddr, uint32_t channel, bool enable)$/;"	f
DOES_CARD_SUPPORT_4BITS	platform/composite/inc/fsl_sdhc_card.h	75;"	d
DOES_CARD_SUPPORT_HIGHSPEED	platform/composite/inc/fsl_sdhc_card.h	74;"	d
DOES_HOST_SUPPORT_4BITS	platform/drivers/inc/fsl_sdhc_driver.h	254;"	d
DOES_HOST_SUPPORT_HIGHSPEED	platform/drivers/inc/fsl_sdhc_driver.h	253;"	d
DOFF	platform/hal/inc/fsl_edma_hal.h	/^    uint16_t DOFF;$/;"	m	struct:EDMASoftwareTcd
DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DOZEEN : 1;           \/*!< [5] Doze Enable *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
DOZEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DOZEEN : 1;           \/*!< [6] Doze Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
DSC_56800EX	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	57;"	d
DSE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DSE : 1;              \/*!< [6] Drive Strength Enable *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
DSPIEdmaSlaveState	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^typedef struct DSPIEdmaSlaveState {$/;"	s
DSPIEdmaSlaveUserConfig	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^typedef struct DSPIEdmaSlaveUserConfig {$/;"	s
DSPISlaveState	platform/drivers/inc/fsl_dspi_slave_driver.h	/^typedef struct DSPISlaveState {$/;"	s
DSPISlaveUserConfig	platform/drivers/inc/fsl_dspi_slave_driver.h	/^typedef struct DSPISlaveUserConfig {$/;"	s
DSPI_DEFAULT_DUMMY_PATTERN	platform/drivers/inc/fsl_dspi_slave_driver.h	45;"	d
DSPI_DRV_EdmaCompleteTransfer	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^static void DSPI_DRV_EdmaCompleteTransfer(uint32_t instance)$/;"	f	file:
DSPI_DRV_EdmaIRQHandler	platform/drivers/src/dspi/fsl_dspi_edma_shared_function.c	/^void DSPI_DRV_EdmaIRQHandler(uint32_t instance)$/;"	f
DSPI_DRV_EdmaMasterAbortTransfer	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^dspi_status_t DSPI_DRV_EdmaMasterAbortTransfer(uint32_t instance)$/;"	f
DSPI_DRV_EdmaMasterCompleteTransfer	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^static void DSPI_DRV_EdmaMasterCompleteTransfer(uint32_t instance)$/;"	f	file:
DSPI_DRV_EdmaMasterConfigureBus	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^dspi_status_t DSPI_DRV_EdmaMasterConfigureBus(uint32_t instance,$/;"	f
DSPI_DRV_EdmaMasterDeinit	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^void DSPI_DRV_EdmaMasterDeinit(uint32_t instance)$/;"	f
DSPI_DRV_EdmaMasterGetTransferStatus	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^dspi_status_t DSPI_DRV_EdmaMasterGetTransferStatus(uint32_t instance, uint32_t * framesTransferred)$/;"	f
DSPI_DRV_EdmaMasterIRQHandler	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^void DSPI_DRV_EdmaMasterIRQHandler(uint32_t instance)$/;"	f
DSPI_DRV_EdmaMasterInit	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^dspi_status_t DSPI_DRV_EdmaMasterInit(uint32_t instance,$/;"	f
DSPI_DRV_EdmaMasterSetDelay	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^dspi_status_t DSPI_DRV_EdmaMasterSetDelay(uint32_t instance, dspi_delay_type_t whichDelay,$/;"	f
DSPI_DRV_EdmaMasterStartTransfer	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^static dspi_status_t DSPI_DRV_EdmaMasterStartTransfer(uint32_t instance,$/;"	f	file:
DSPI_DRV_EdmaMasterTransfer	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^dspi_status_t DSPI_DRV_EdmaMasterTransfer(uint32_t instance,$/;"	f
DSPI_DRV_EdmaMasterTransferBlocking	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^dspi_status_t DSPI_DRV_EdmaMasterTransferBlocking(uint32_t instance,$/;"	f
DSPI_DRV_EdmaRxCallback	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^static void DSPI_DRV_EdmaRxCallback(void *param, edma_chn_status_t status)$/;"	f	file:
DSPI_DRV_EdmaSlaveAbortTransfer	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^dspi_status_t DSPI_DRV_EdmaSlaveAbortTransfer(uint32_t instance)$/;"	f
DSPI_DRV_EdmaSlaveDeinit	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^void DSPI_DRV_EdmaSlaveDeinit(uint32_t instance)$/;"	f
DSPI_DRV_EdmaSlaveGetTransferStatus	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^dspi_status_t DSPI_DRV_EdmaSlaveGetTransferStatus(uint32_t instance, uint32_t * framesTransferred)$/;"	f
DSPI_DRV_EdmaSlaveIRQHandler	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^void DSPI_DRV_EdmaSlaveIRQHandler(uint32_t instance)$/;"	f
DSPI_DRV_EdmaSlaveInit	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^dspi_status_t DSPI_DRV_EdmaSlaveInit(uint32_t instance,$/;"	f
DSPI_DRV_EdmaSlaveStartTransfer	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^static void DSPI_DRV_EdmaSlaveStartTransfer(uint32_t instance,$/;"	f	file:
DSPI_DRV_EdmaSlaveTransfer	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^dspi_status_t DSPI_DRV_EdmaSlaveTransfer(uint32_t instance,$/;"	f
DSPI_DRV_EdmaSlaveTransferBlocking	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^dspi_status_t DSPI_DRV_EdmaSlaveTransferBlocking(uint32_t instance,$/;"	f
DSPI_DRV_EdmaTxCallback	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^static void DSPI_DRV_EdmaTxCallback(void *param, edma_chn_status_t status)$/;"	f	file:
DSPI_DRV_IRQHandler	platform/drivers/src/dspi/fsl_dspi_shared_function.c	/^void DSPI_DRV_IRQHandler(uint32_t instance)$/;"	f
DSPI_DRV_MasterAbortTransfer	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^dspi_status_t DSPI_DRV_MasterAbortTransfer(uint32_t instance)$/;"	f
DSPI_DRV_MasterCompleteTransfer	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^static void DSPI_DRV_MasterCompleteTransfer(uint32_t instance)$/;"	f	file:
DSPI_DRV_MasterConfigureBus	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^dspi_status_t DSPI_DRV_MasterConfigureBus(uint32_t instance,$/;"	f
DSPI_DRV_MasterDeinit	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^void DSPI_DRV_MasterDeinit(uint32_t instance)$/;"	f
DSPI_DRV_MasterFillupTxFifo	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^static void DSPI_DRV_MasterFillupTxFifo(uint32_t instance)$/;"	f	file:
DSPI_DRV_MasterGetTransferStatus	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^dspi_status_t DSPI_DRV_MasterGetTransferStatus(uint32_t instance, uint32_t * framesTransferred)$/;"	f
DSPI_DRV_MasterIRQHandler	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^void DSPI_DRV_MasterIRQHandler(uint32_t instance)$/;"	f
DSPI_DRV_MasterInit	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^dspi_status_t DSPI_DRV_MasterInit(uint32_t instance,$/;"	f
DSPI_DRV_MasterSetDelay	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^dspi_status_t DSPI_DRV_MasterSetDelay(uint32_t instance, dspi_delay_type_t whichDelay,$/;"	f
DSPI_DRV_MasterStartTransfer	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^static dspi_status_t DSPI_DRV_MasterStartTransfer(uint32_t instance,$/;"	f	file:
DSPI_DRV_MasterTransfer	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^dspi_status_t DSPI_DRV_MasterTransfer(uint32_t instance,$/;"	f
DSPI_DRV_MasterTransferBlocking	platform/drivers/src/dspi/fsl_dspi_master_driver.c	/^dspi_status_t DSPI_DRV_MasterTransferBlocking(uint32_t instance,$/;"	f
DSPI_DRV_SlaveAbortTransfer	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^dspi_status_t DSPI_DRV_SlaveAbortTransfer(uint32_t instance)$/;"	f
DSPI_DRV_SlaveCompleteTransfer	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^static void DSPI_DRV_SlaveCompleteTransfer(uint32_t instance)$/;"	f	file:
DSPI_DRV_SlaveDeinit	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^void DSPI_DRV_SlaveDeinit(uint32_t instance)$/;"	f
DSPI_DRV_SlaveFillUpTxFifo	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^static void DSPI_DRV_SlaveFillUpTxFifo(uint32_t instance)$/;"	f	file:
DSPI_DRV_SlaveGetTransferStatus	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^dspi_status_t DSPI_DRV_SlaveGetTransferStatus(uint32_t instance, uint32_t * framesTransferred)$/;"	f
DSPI_DRV_SlaveIRQHandler	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^void DSPI_DRV_SlaveIRQHandler(uint32_t instance)$/;"	f
DSPI_DRV_SlaveInit	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^dspi_status_t DSPI_DRV_SlaveInit(uint32_t instance,$/;"	f
DSPI_DRV_SlaveStartTransfer	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^static void DSPI_DRV_SlaveStartTransfer(uint32_t instance,$/;"	f	file:
DSPI_DRV_SlaveTransfer	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^dspi_status_t DSPI_DRV_SlaveTransfer(uint32_t instance,$/;"	f
DSPI_DRV_SlaveTransferBlocking	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^dspi_status_t DSPI_DRV_SlaveTransferBlocking(uint32_t instance,$/;"	f
DSPI_EDMA_DEFAULT_DUMMY_PATTERN	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	46;"	d
DSPI_HAL_CalculateDelay	platform/hal/src/dspi/fsl_dspi_hal.c	/^uint32_t DSPI_HAL_CalculateDelay(uint32_t baseAddr, dspi_ctar_selection_t whichCtar,$/;"	f
DSPI_HAL_ClearStatusFlag	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_ClearStatusFlag(uint32_t baseAddr,$/;"	f
DSPI_HAL_Disable	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_Disable(uint32_t baseAddr)$/;"	f
DSPI_HAL_Enable	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_Enable(uint32_t baseAddr)$/;"	f
DSPI_HAL_GetFifoCountOrPtr	platform/hal/inc/fsl_dspi_hal.h	/^static inline uint32_t DSPI_HAL_GetFifoCountOrPtr(uint32_t baseAddr,$/;"	f
DSPI_HAL_GetFifoData	platform/hal/src/dspi/fsl_dspi_hal.c	/^uint32_t DSPI_HAL_GetFifoData(uint32_t baseAddr, dspi_fifo_t whichFifo, uint32_t whichFifoEntry)$/;"	f
DSPI_HAL_GetFormattedCommand	platform/hal/src/dspi/fsl_dspi_hal.c	/^uint32_t DSPI_HAL_GetFormattedCommand(uint32_t baseAddr, dspi_command_config_t * command)$/;"	f
DSPI_HAL_GetIntMode	platform/hal/inc/fsl_dspi_hal.h	/^static inline bool DSPI_HAL_GetIntMode(uint32_t baseAddr,$/;"	f
DSPI_HAL_GetMasterPushrRegAddr	platform/hal/inc/fsl_dspi_hal.h	/^static inline uint32_t DSPI_HAL_GetMasterPushrRegAddr(uint32_t baseAddr)$/;"	f
DSPI_HAL_GetPoprRegAddr	platform/hal/inc/fsl_dspi_hal.h	/^static inline uint32_t DSPI_HAL_GetPoprRegAddr(uint32_t baseAddr)$/;"	f
DSPI_HAL_GetSlavePushrRegAddr	platform/hal/inc/fsl_dspi_hal.h	/^static inline uint32_t DSPI_HAL_GetSlavePushrRegAddr(uint32_t baseAddr)$/;"	f
DSPI_HAL_GetStatusFlag	platform/hal/inc/fsl_dspi_hal.h	/^static inline bool DSPI_HAL_GetStatusFlag(uint32_t baseAddr,$/;"	f
DSPI_HAL_GetTransferCount	platform/hal/inc/fsl_dspi_hal.h	/^static inline uint32_t DSPI_HAL_GetTransferCount(uint32_t baseAddr)$/;"	f
DSPI_HAL_Init	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_Init(uint32_t baseAddr)$/;"	f
DSPI_HAL_IsMaster	platform/hal/inc/fsl_dspi_hal.h	/^static inline bool DSPI_HAL_IsMaster(uint32_t baseAddr)$/;"	f
DSPI_HAL_PresetTransferCount	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_PresetTransferCount(uint32_t baseAddr, uint16_t presetValue)$/;"	f
DSPI_HAL_ReadData	platform/hal/inc/fsl_dspi_hal.h	/^static inline uint32_t DSPI_HAL_ReadData(uint32_t baseAddr)$/;"	f
DSPI_HAL_SetBaudDivisors	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_SetBaudDivisors(uint32_t baseAddr,$/;"	f
DSPI_HAL_SetBaudRate	platform/hal/src/dspi/fsl_dspi_hal.c	/^uint32_t DSPI_HAL_SetBaudRate(uint32_t baseAddr, dspi_ctar_selection_t whichCtar,$/;"	f
DSPI_HAL_SetContinuousSckCmd	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_SetContinuousSckCmd(uint32_t baseAddr, bool enable)$/;"	f
DSPI_HAL_SetDataFormat	platform/hal/src/dspi/fsl_dspi_hal.c	/^dspi_status_t DSPI_HAL_SetDataFormat(uint32_t baseAddr,$/;"	f
DSPI_HAL_SetDatainSamplepointMode	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_SetDatainSamplepointMode(uint32_t baseAddr,$/;"	f
DSPI_HAL_SetDelay	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_SetDelay(uint32_t baseAddr, dspi_ctar_selection_t whichCtar, uint32_t prescaler,$/;"	f
DSPI_HAL_SetDozemodeCmd	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_SetDozemodeCmd(uint32_t baseAddr, bool enable)$/;"	f
DSPI_HAL_SetFifoCmd	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_SetFifoCmd(uint32_t baseAddr, bool enableTxFifo, bool enableRxFifo)$/;"	f
DSPI_HAL_SetFlushFifoCmd	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_SetFlushFifoCmd(uint32_t baseAddr, bool enableFlushTxFifo, bool enableFlushRxFifo)$/;"	f
DSPI_HAL_SetHaltInDebugmodeCmd	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_SetHaltInDebugmodeCmd(uint32_t baseAddr, bool enable)$/;"	f
DSPI_HAL_SetIntMode	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_SetIntMode(uint32_t baseAddr,$/;"	f
DSPI_HAL_SetMasterSlaveMode	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_SetMasterSlaveMode(uint32_t baseAddr, dspi_master_slave_mode_t mode)$/;"	f
DSPI_HAL_SetModifiedTimingFormatCmd	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_SetModifiedTimingFormatCmd(uint32_t baseAddr, bool enable)$/;"	f
DSPI_HAL_SetPcsPolarityMode	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_SetPcsPolarityMode(uint32_t baseAddr, dspi_which_pcs_config_t pcs,$/;"	f
DSPI_HAL_SetPcsStrobeCmd	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_SetPcsStrobeCmd(uint32_t baseAddr, bool enable)$/;"	f
DSPI_HAL_SetRxFifoDrainDmaIntMode	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_SetRxFifoDrainDmaIntMode(uint32_t baseAddr, dspi_dma_or_int_mode_t mode, bool enable)$/;"	f
DSPI_HAL_SetRxFifoOverwriteCmd	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_SetRxFifoOverwriteCmd(uint32_t baseAddr, bool enable)$/;"	f
DSPI_HAL_SetTxFifoFillDmaIntMode	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_SetTxFifoFillDmaIntMode(uint32_t baseAddr, dspi_dma_or_int_mode_t mode, bool enable)$/;"	f
DSPI_HAL_StartTransfer	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_StartTransfer(uint32_t baseAddr)$/;"	f
DSPI_HAL_StopTransfer	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_StopTransfer(uint32_t baseAddr)$/;"	f
DSPI_HAL_WriteCmdDataMastermode	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_WriteCmdDataMastermode(uint32_t baseAddr, uint32_t data)$/;"	f
DSPI_HAL_WriteCmdDataMastermodeBlocking	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_WriteCmdDataMastermodeBlocking(uint32_t baseAddr, uint32_t data)$/;"	f
DSPI_HAL_WriteDataMastermode	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_WriteDataMastermode(uint32_t baseAddr,$/;"	f
DSPI_HAL_WriteDataMastermodeBlocking	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_WriteDataMastermodeBlocking(uint32_t baseAddr,$/;"	f
DSPI_HAL_WriteDataSlavemode	platform/hal/inc/fsl_dspi_hal.h	/^static inline void DSPI_HAL_WriteDataSlavemode(uint32_t baseAddr, uint32_t data)$/;"	f
DSPI_HAL_WriteDataSlavemodeBlocking	platform/hal/src/dspi/fsl_dspi_hal.c	/^void DSPI_HAL_WriteDataSlavemodeBlocking(uint32_t baseAddr, uint32_t data)$/;"	f
DWT	platform/CMSIS/Include/core_cm4.h	1414;"	d
DWTCFGCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t DWTCFGCTRL : 28;      \/*!< [27:0] DWT configuration controls *\/$/;"	m	struct:_hw_mtbdwt_ctrl::_hw_mtbdwt_ctrl_bitfields
DWT_BASE	platform/CMSIS/Include/core_cm4.h	1402;"	d
DWT_CPICNT_CPICNT_Msk	platform/CMSIS/Include/core_cm4.h	885;"	d
DWT_CPICNT_CPICNT_Pos	platform/CMSIS/Include/core_cm4.h	884;"	d
DWT_CTRL_CPIEVTENA_Msk	platform/CMSIS/Include/core_cm4.h	860;"	d
DWT_CTRL_CPIEVTENA_Pos	platform/CMSIS/Include/core_cm4.h	859;"	d
DWT_CTRL_CYCCNTENA_Msk	platform/CMSIS/Include/core_cm4.h	881;"	d
DWT_CTRL_CYCCNTENA_Pos	platform/CMSIS/Include/core_cm4.h	880;"	d
DWT_CTRL_CYCEVTENA_Msk	platform/CMSIS/Include/core_cm4.h	845;"	d
DWT_CTRL_CYCEVTENA_Pos	platform/CMSIS/Include/core_cm4.h	844;"	d
DWT_CTRL_CYCTAP_Msk	platform/CMSIS/Include/core_cm4.h	872;"	d
DWT_CTRL_CYCTAP_Pos	platform/CMSIS/Include/core_cm4.h	871;"	d
DWT_CTRL_EXCEVTENA_Msk	platform/CMSIS/Include/core_cm4.h	857;"	d
DWT_CTRL_EXCEVTENA_Pos	platform/CMSIS/Include/core_cm4.h	856;"	d
DWT_CTRL_EXCTRCENA_Msk	platform/CMSIS/Include/core_cm4.h	863;"	d
DWT_CTRL_EXCTRCENA_Pos	platform/CMSIS/Include/core_cm4.h	862;"	d
DWT_CTRL_FOLDEVTENA_Msk	platform/CMSIS/Include/core_cm4.h	848;"	d
DWT_CTRL_FOLDEVTENA_Pos	platform/CMSIS/Include/core_cm4.h	847;"	d
DWT_CTRL_LSUEVTENA_Msk	platform/CMSIS/Include/core_cm4.h	851;"	d
DWT_CTRL_LSUEVTENA_Pos	platform/CMSIS/Include/core_cm4.h	850;"	d
DWT_CTRL_NOCYCCNT_Msk	platform/CMSIS/Include/core_cm4.h	839;"	d
DWT_CTRL_NOCYCCNT_Pos	platform/CMSIS/Include/core_cm4.h	838;"	d
DWT_CTRL_NOEXTTRIG_Msk	platform/CMSIS/Include/core_cm4.h	836;"	d
DWT_CTRL_NOEXTTRIG_Pos	platform/CMSIS/Include/core_cm4.h	835;"	d
DWT_CTRL_NOPRFCNT_Msk	platform/CMSIS/Include/core_cm4.h	842;"	d
DWT_CTRL_NOPRFCNT_Pos	platform/CMSIS/Include/core_cm4.h	841;"	d
DWT_CTRL_NOTRCPKT_Msk	platform/CMSIS/Include/core_cm4.h	833;"	d
DWT_CTRL_NOTRCPKT_Pos	platform/CMSIS/Include/core_cm4.h	832;"	d
DWT_CTRL_NUMCOMP_Msk	platform/CMSIS/Include/core_cm4.h	830;"	d
DWT_CTRL_NUMCOMP_Pos	platform/CMSIS/Include/core_cm4.h	829;"	d
DWT_CTRL_PCSAMPLENA_Msk	platform/CMSIS/Include/core_cm4.h	866;"	d
DWT_CTRL_PCSAMPLENA_Pos	platform/CMSIS/Include/core_cm4.h	865;"	d
DWT_CTRL_POSTINIT_Msk	platform/CMSIS/Include/core_cm4.h	875;"	d
DWT_CTRL_POSTINIT_Pos	platform/CMSIS/Include/core_cm4.h	874;"	d
DWT_CTRL_POSTPRESET_Msk	platform/CMSIS/Include/core_cm4.h	878;"	d
DWT_CTRL_POSTPRESET_Pos	platform/CMSIS/Include/core_cm4.h	877;"	d
DWT_CTRL_SLEEPEVTENA_Msk	platform/CMSIS/Include/core_cm4.h	854;"	d
DWT_CTRL_SLEEPEVTENA_Pos	platform/CMSIS/Include/core_cm4.h	853;"	d
DWT_CTRL_SYNCTAP_Msk	platform/CMSIS/Include/core_cm4.h	869;"	d
DWT_CTRL_SYNCTAP_Pos	platform/CMSIS/Include/core_cm4.h	868;"	d
DWT_EXCCNT_EXCCNT_Msk	platform/CMSIS/Include/core_cm4.h	889;"	d
DWT_EXCCNT_EXCCNT_Pos	platform/CMSIS/Include/core_cm4.h	888;"	d
DWT_FOLDCNT_FOLDCNT_Msk	platform/CMSIS/Include/core_cm4.h	901;"	d
DWT_FOLDCNT_FOLDCNT_Pos	platform/CMSIS/Include/core_cm4.h	900;"	d
DWT_FUNCTION_CYCMATCH_Msk	platform/CMSIS/Include/core_cm4.h	927;"	d
DWT_FUNCTION_CYCMATCH_Pos	platform/CMSIS/Include/core_cm4.h	926;"	d
DWT_FUNCTION_DATAVADDR0_Msk	platform/CMSIS/Include/core_cm4.h	915;"	d
DWT_FUNCTION_DATAVADDR0_Pos	platform/CMSIS/Include/core_cm4.h	914;"	d
DWT_FUNCTION_DATAVADDR1_Msk	platform/CMSIS/Include/core_cm4.h	912;"	d
DWT_FUNCTION_DATAVADDR1_Pos	platform/CMSIS/Include/core_cm4.h	911;"	d
DWT_FUNCTION_DATAVMATCH_Msk	platform/CMSIS/Include/core_cm4.h	924;"	d
DWT_FUNCTION_DATAVMATCH_Pos	platform/CMSIS/Include/core_cm4.h	923;"	d
DWT_FUNCTION_DATAVSIZE_Msk	platform/CMSIS/Include/core_cm4.h	918;"	d
DWT_FUNCTION_DATAVSIZE_Pos	platform/CMSIS/Include/core_cm4.h	917;"	d
DWT_FUNCTION_EMITRANGE_Msk	platform/CMSIS/Include/core_cm4.h	930;"	d
DWT_FUNCTION_EMITRANGE_Pos	platform/CMSIS/Include/core_cm4.h	929;"	d
DWT_FUNCTION_FUNCTION_Msk	platform/CMSIS/Include/core_cm4.h	933;"	d
DWT_FUNCTION_FUNCTION_Pos	platform/CMSIS/Include/core_cm4.h	932;"	d
DWT_FUNCTION_LNK1ENA_Msk	platform/CMSIS/Include/core_cm4.h	921;"	d
DWT_FUNCTION_LNK1ENA_Pos	platform/CMSIS/Include/core_cm4.h	920;"	d
DWT_FUNCTION_MATCHED_Msk	platform/CMSIS/Include/core_cm4.h	909;"	d
DWT_FUNCTION_MATCHED_Pos	platform/CMSIS/Include/core_cm4.h	908;"	d
DWT_LSUCNT_LSUCNT_Msk	platform/CMSIS/Include/core_cm4.h	897;"	d
DWT_LSUCNT_LSUCNT_Pos	platform/CMSIS/Include/core_cm4.h	896;"	d
DWT_MASK_MASK_Msk	platform/CMSIS/Include/core_cm4.h	905;"	d
DWT_MASK_MASK_Pos	platform/CMSIS/Include/core_cm4.h	904;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	platform/CMSIS/Include/core_cm4.h	893;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	platform/CMSIS/Include/core_cm4.h	892;"	d
DWT_Type	platform/CMSIS/Include/core_cm4.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon118
DacBuffConfig	platform/drivers/inc/fsl_dac_driver.h	/^typedef struct DacBuffConfig$/;"	s
DacUserConfig	platform/drivers/inc/fsl_dac_driver.h	/^typedef struct DacUserConfig$/;"	s
DbgConsole_DeInit	platform/utilities/src/fsl_debug_console.c	/^debug_console_status_t DbgConsole_DeInit(void)$/;"	f
DbgConsole_Init	platform/utilities/src/fsl_debug_console.c	/^debug_console_status_t DbgConsole_Init($/;"	f
DebugConsoleOperationFunctions	platform/utilities/src/fsl_debug_console.c	/^typedef struct DebugConsoleOperationFunctions {$/;"	s	file:
DebugConsoleState	platform/utilities/src/fsl_debug_console.c	/^typedef struct DebugConsoleState {$/;"	s	file:
DebugEnable	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^    bool          DebugEnable;        \/*!< Background debug mode enable *\/$/;"	m	struct:_ssd_config
DefaultISR	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^DefaultISR$/;"	l
DefaultISR	platform/startup/MKL03Z4/gcc/startup_MKL03Z4.S	/^DefaultISR:$/;"	l
DmaChannel	platform/drivers/inc/fsl_dma_driver.h	/^typedef struct DmaChannel {$/;"	s
DmaChannelLinkConfig	platform/hal/inc/fsl_dma_hal.h	/^typedef struct DmaChannelLinkConfig {$/;"	s
DmaErrorStatus	platform/hal/inc/fsl_dma_hal.h	/^typedef union DmaErrorStatus {$/;"	u
DmaState	platform/drivers/inc/fsl_dma_driver.h	/^typedef struct DmaState {$/;"	s
DspiBaudRateDivisors	platform/hal/inc/fsl_dspi_hal.h	/^typedef struct DspiBaudRateDivisors {$/;"	s
DspiCommandDataConfig	platform/hal/inc/fsl_dspi_hal.h	/^typedef struct DspiCommandDataConfig {$/;"	s
DspiDataFormatConfig	platform/hal/inc/fsl_dspi_hal.h	/^typedef struct DspiDataFormatConfig {$/;"	s
DspiDevice	platform/drivers/inc/fsl_dspi_master_driver.h	/^typedef struct DspiDevice {$/;"	s
DspiEdmaDevice	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^typedef struct DspiEdmaDevice {$/;"	s
DspiEdmaMasterState	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^typedef struct DspiEdmaMasterState {$/;"	s
DspiEdmaMasterUserConfig	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^typedef struct DspiEdmaMasterUserConfig {$/;"	s
DspiMasterState	platform/drivers/inc/fsl_dspi_master_driver.h	/^typedef struct DspiMasterState {$/;"	s
DspiMasterUserConfig	platform/drivers/inc/fsl_dspi_master_driver.h	/^typedef struct DspiMasterUserConfig {$/;"	s
DspiSlaveConfig	platform/hal/inc/fsl_dspi_hal.h	/^typedef struct DspiSlaveConfig {$/;"	s
EDMAChnState	platform/drivers/inc/fsl_edma_driver.h	/^typedef struct EDMAChnState {$/;"	s
EDMAErrorStatusAll	platform/hal/inc/fsl_edma_hal.h	/^typedef union EDMAErrorStatusAll {$/;"	u
EDMAMinorLoopOffsetConfig	platform/hal/inc/fsl_edma_hal.h	/^typedef struct EDMAMinorLoopOffsetConfig {$/;"	s
EDMAScatterGatherList	platform/drivers/inc/fsl_edma_driver.h	/^typedef struct EDMAScatterGatherList {$/;"	s
EDMASoftwareTcd	platform/hal/inc/fsl_edma_hal.h	/^typedef struct EDMASoftwareTcd {$/;"	s
EDMAState	platform/drivers/inc/fsl_edma_driver.h	/^typedef struct EDMAState {$/;"	s
EDMATransferConfig	platform/hal/inc/fsl_edma_hal.h	/^typedef struct EDMATransferConfig {$/;"	s
EDMAUserConfig	platform/drivers/inc/fsl_edma_driver.h	/^typedef struct EDMAUserConfig {$/;"	s
EDMA_DRV_ClaimChannel	platform/drivers/src/edma/fsl_edma_driver.c	/^static edma_status_t EDMA_DRV_ClaimChannel($/;"	f	file:
EDMA_DRV_ClearIntStatus	platform/drivers/src/edma/fsl_edma_driver.c	/^static void EDMA_DRV_ClearIntStatus(uint8_t channel)$/;"	f	file:
EDMA_DRV_ConfigLoopTransfer	platform/drivers/src/edma/fsl_edma_driver.c	/^edma_status_t EDMA_DRV_ConfigLoopTransfer($/;"	f
EDMA_DRV_ConfigScatterGatherTransfer	platform/drivers/src/edma/fsl_edma_driver.c	/^edma_status_t EDMA_DRV_ConfigScatterGatherTransfer($/;"	f
EDMA_DRV_Deinit	platform/drivers/src/edma/fsl_edma_driver.c	/^edma_status_t EDMA_DRV_Deinit(void)$/;"	f
EDMA_DRV_ErrorIRQHandler	platform/drivers/src/edma/fsl_edma_driver.c	/^void EDMA_DRV_ErrorIRQHandler(uint8_t instance)$/;"	f
EDMA_DRV_GetChannelStatus	platform/drivers/inc/fsl_edma_driver.h	/^static inline edma_chn_status_t EDMA_DRV_GetChannelStatus(edma_chn_state_t *chn)$/;"	f
EDMA_DRV_GetFinishedBytes	platform/drivers/inc/fsl_edma_driver.h	/^static inline uint32_t EDMA_DRV_GetFinishedBytes(edma_chn_state_t *chn)$/;"	f
EDMA_DRV_IRQHandler	platform/drivers/src/edma/fsl_edma_driver.c	/^void EDMA_DRV_IRQHandler(uint8_t channel)$/;"	f
EDMA_DRV_Init	platform/drivers/src/edma/fsl_edma_driver.c	/^edma_status_t EDMA_DRV_Init(edma_state_t *edmaState, const edma_user_config_t *userConfig)$/;"	f
EDMA_DRV_InstallCallback	platform/drivers/src/edma/fsl_edma_driver.c	/^edma_status_t EDMA_DRV_InstallCallback($/;"	f
EDMA_DRV_LOCK	platform/drivers/src/edma/fsl_edma_driver.c	52;"	d	file:
EDMA_DRV_LOCK	platform/drivers/src/edma/fsl_edma_driver.c	55;"	d	file:
EDMA_DRV_PrepareDescriptorChannelLink	platform/drivers/inc/fsl_edma_driver.h	/^static inline edma_status_t EDMA_DRV_PrepareDescriptorChannelLink($/;"	f
EDMA_DRV_PrepareDescriptorScatterGather	platform/drivers/inc/fsl_edma_driver.h	/^static inline edma_status_t EDMA_DRV_PrepareDescriptorScatterGather($/;"	f
EDMA_DRV_PrepareDescriptorTransfer	platform/drivers/inc/fsl_edma_driver.h	/^static inline edma_status_t EDMA_DRV_PrepareDescriptorTransfer($/;"	f
EDMA_DRV_PushDescriptorToReg	platform/drivers/src/edma/fsl_edma_driver.c	/^edma_status_t EDMA_DRV_PushDescriptorToReg(edma_chn_state_t *chn, edma_software_tcd_t *stcd)$/;"	f
EDMA_DRV_ReleaseChannel	platform/drivers/src/edma/fsl_edma_driver.c	/^edma_status_t EDMA_DRV_ReleaseChannel(edma_chn_state_t *chn)$/;"	f
EDMA_DRV_RequestChannel	platform/drivers/src/edma/fsl_edma_driver.c	/^uint8_t EDMA_DRV_RequestChannel($/;"	f
EDMA_DRV_StartChannel	platform/drivers/src/edma/fsl_edma_driver.c	/^edma_status_t EDMA_DRV_StartChannel(edma_chn_state_t *chn)$/;"	f
EDMA_DRV_StopChannel	platform/drivers/src/edma/fsl_edma_driver.c	/^edma_status_t EDMA_DRV_StopChannel(edma_chn_state_t *chn)$/;"	f
EDMA_DRV_UNLOCK	platform/drivers/src/edma/fsl_edma_driver.c	53;"	d	file:
EDMA_DRV_UNLOCK	platform/drivers/src/edma/fsl_edma_driver.c	56;"	d	file:
EDMA_HAL_CancelTransfer	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_CancelTransfer(uint32_t baseAddr)$/;"	f
EDMA_HAL_ClearDoneStatusFlag	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_ClearDoneStatusFlag(uint32_t baseAddr, edma_channel_indicator_t channel)$/;"	f
EDMA_HAL_ClearErrorIntStatusFlag	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_ClearErrorIntStatusFlag($/;"	f
EDMA_HAL_ClearIntStatusFlag	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_ClearIntStatusFlag($/;"	f
EDMA_HAL_ErrorCancelTransfer	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_ErrorCancelTransfer(uint32_t baseAddr)$/;"	f
EDMA_HAL_GetAllIntStatusFlag	platform/hal/inc/fsl_edma_hal.h	/^static inline uint32_t EDMA_HAL_GetAllIntStatusFlag(uint32_t baseAddr)$/;"	f
EDMA_HAL_GetDmaRequestCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline bool EDMA_HAL_GetDmaRequestCmd(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_GetDmaRequestStatusFlag	platform/hal/inc/fsl_edma_hal.h	/^static inline bool EDMA_HAL_GetDmaRequestStatusFlag(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_GetErrorIntCmd	platform/hal/src/edma/fsl_edma_hal.c	/^bool EDMA_HAL_GetErrorIntCmd(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_GetErrorIntStatusFlag	platform/hal/inc/fsl_edma_hal.h	/^static inline uint32_t EDMA_HAL_GetErrorIntStatusFlag(uint32_t baseAddr)$/;"	f
EDMA_HAL_GetErrorStatus	platform/hal/inc/fsl_edma_hal.h	/^static inline uint32_t EDMA_HAL_GetErrorStatus(uint32_t baseAddr)$/;"	f
EDMA_HAL_GetIntStatusFlag	platform/hal/inc/fsl_edma_hal.h	/^static inline bool EDMA_HAL_GetIntStatusFlag(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_HTCDClearReg	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_HTCDClearReg(uint32_t baseAddr,uint32_t channel)$/;"	f
EDMA_HAL_HTCDGetBeginMajorCount	platform/hal/src/edma/fsl_edma_hal.c	/^uint32_t EDMA_HAL_HTCDGetBeginMajorCount(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_HTCDGetChannelActiveStatus	platform/hal/inc/fsl_edma_hal.h	/^static inline bool EDMA_HAL_HTCDGetChannelActiveStatus(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_HTCDGetCurrentMajorCount	platform/hal/src/edma/fsl_edma_hal.c	/^uint32_t EDMA_HAL_HTCDGetCurrentMajorCount(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_HTCDGetDoneStatusFlag	platform/hal/inc/fsl_edma_hal.h	/^static inline bool EDMA_HAL_HTCDGetDoneStatusFlag(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_HTCDGetFinishedBytes	platform/hal/src/edma/fsl_edma_hal.c	/^uint32_t EDMA_HAL_HTCDGetFinishedBytes(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_HTCDGetMajorLinkChannel	platform/hal/inc/fsl_edma_hal.h	/^static inline uint32_t EDMA_HAL_HTCDGetMajorLinkChannel(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_HTCDGetNbytes	platform/hal/src/edma/fsl_edma_hal.c	/^uint32_t EDMA_HAL_HTCDGetNbytes(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_HTCDGetScatterGatherCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline bool EDMA_HAL_HTCDGetScatterGatherCmd(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_HTCDGetUnfinishedBytes	platform/hal/src/edma/fsl_edma_hal.c	/^uint32_t EDMA_HAL_HTCDGetUnfinishedBytes(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_HTCDSetAttribute	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_HTCDSetAttribute($/;"	f
EDMA_HAL_HTCDSetBandwidth	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetBandwidth($/;"	f
EDMA_HAL_HTCDSetChannelMajorLink	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetChannelMajorLink($/;"	f
EDMA_HAL_HTCDSetChannelMinorLink	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_HTCDSetChannelMinorLink($/;"	f
EDMA_HAL_HTCDSetDestAddr	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetDestAddr(uint32_t baseAddr, uint32_t channel, uint32_t address)$/;"	f
EDMA_HAL_HTCDSetDestLastAdjust	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetDestLastAdjust($/;"	f
EDMA_HAL_HTCDSetDestOffset	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetDestOffset(uint32_t baseAddr, uint32_t channel, int16_t offset)$/;"	f
EDMA_HAL_HTCDSetDisableDmaRequestAfterTCDDoneCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetDisableDmaRequestAfterTCDDoneCmd($/;"	f
EDMA_HAL_HTCDSetHalfCompleteIntCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetHalfCompleteIntCmd($/;"	f
EDMA_HAL_HTCDSetIntCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetIntCmd($/;"	f
EDMA_HAL_HTCDSetMajorCount	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_HTCDSetMajorCount(uint32_t baseAddr, uint32_t channel, uint32_t count)$/;"	f
EDMA_HAL_HTCDSetMinorLoopOffset	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_HTCDSetMinorLoopOffset($/;"	f
EDMA_HAL_HTCDSetNbytes	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_HTCDSetNbytes(uint32_t baseAddr, uint32_t channel, uint32_t nbytes)$/;"	f
EDMA_HAL_HTCDSetScatterGatherCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetScatterGatherCmd($/;"	f
EDMA_HAL_HTCDSetScatterGatherLink	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_HTCDSetScatterGatherLink($/;"	f
EDMA_HAL_HTCDSetSrcAddr	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetSrcAddr(uint32_t baseAddr, uint32_t channel, uint32_t address)$/;"	f
EDMA_HAL_HTCDSetSrcLastAdjust	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetSrcLastAdjust(uint32_t baseAddr, uint32_t channel, int32_t size)$/;"	f
EDMA_HAL_HTCDSetSrcOffset	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDSetSrcOffset(uint32_t baseAddr, uint32_t channel, int16_t offset)$/;"	f
EDMA_HAL_HTCDTriggerChannelStart	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_HTCDTriggerChannelStart(uint32_t baseAddr, uint32_t channel)$/;"	f
EDMA_HAL_HTCD_GetChannelMinorLinkStatus	platform/hal/inc/fsl_edma_hal.h	/^static inline bool EDMA_HAL_HTCD_GetChannelMinorLinkStatus($/;"	f
EDMA_HAL_Init	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_Init(uint32_t baseAddr)$/;"	f
EDMA_HAL_PushSTCDToHTCD	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_PushSTCDToHTCD(uint32_t baseAddr, uint32_t channel, edma_software_tcd_t *stcd)$/;"	f
EDMA_HAL_STCDSetAttribute	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_STCDSetAttribute($/;"	f
EDMA_HAL_STCDSetBandwidth	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetBandwidth($/;"	f
EDMA_HAL_STCDSetBasicTransfer	platform/hal/src/edma/fsl_edma_hal.c	/^edma_status_t EDMA_HAL_STCDSetBasicTransfer($/;"	f
EDMA_HAL_STCDSetChannelMajorLink	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetChannelMajorLink($/;"	f
EDMA_HAL_STCDSetChannelMinorLink	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_STCDSetChannelMinorLink($/;"	f
EDMA_HAL_STCDSetDestAddr	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetDestAddr(edma_software_tcd_t *stcd, uint32_t address)$/;"	f
EDMA_HAL_STCDSetDestLastAdjust	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetDestLastAdjust($/;"	f
EDMA_HAL_STCDSetDestOffset	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetDestOffset(edma_software_tcd_t *stcd, int16_t offset)$/;"	f
EDMA_HAL_STCDSetDisableDmaRequestAfterTCDDoneCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetDisableDmaRequestAfterTCDDoneCmd($/;"	f
EDMA_HAL_STCDSetHalfCompleteIntCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetHalfCompleteIntCmd($/;"	f
EDMA_HAL_STCDSetIntCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetIntCmd(edma_software_tcd_t *stcd, bool enable)$/;"	f
EDMA_HAL_STCDSetMajorCount	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_STCDSetMajorCount(edma_software_tcd_t *stcd, uint32_t count)$/;"	f
EDMA_HAL_STCDSetMinorLoopOffset	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_STCDSetMinorLoopOffset($/;"	f
EDMA_HAL_STCDSetNbytes	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_STCDSetNbytes(uint32_t baseAddr, edma_software_tcd_t *stcd, uint32_t nbytes)$/;"	f
EDMA_HAL_STCDSetScatterGatherCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetScatterGatherCmd($/;"	f
EDMA_HAL_STCDSetScatterGatherLink	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_STCDSetScatterGatherLink($/;"	f
EDMA_HAL_STCDSetSrcAddr	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetSrcAddr(edma_software_tcd_t *stcd, uint32_t address)$/;"	f
EDMA_HAL_STCDSetSrcLastAdjust	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetSrcLastAdjust(edma_software_tcd_t *stcd, int32_t size)$/;"	f
EDMA_HAL_STCDSetSrcOffset	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDSetSrcOffset(edma_software_tcd_t *stcd, int16_t offset)$/;"	f
EDMA_HAL_STCDTriggerChannelStart	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_STCDTriggerChannelStart(edma_software_tcd_t *stcd)$/;"	f
EDMA_HAL_SetAsyncRequestInStopModeCmd	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_SetAsyncRequestInStopModeCmd(uint32_t baseAddr, uint32_t channel, bool enable)$/;"	f
EDMA_HAL_SetChannelArbitrationMode	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_SetChannelArbitrationMode($/;"	f
EDMA_HAL_SetChannelPreemptMode	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_SetChannelPreemptMode($/;"	f
EDMA_HAL_SetChannelPriority	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_SetChannelPriority($/;"	f
EDMA_HAL_SetContinuousLinkCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_SetContinuousLinkCmd(uint32_t baseAddr, bool continuous)$/;"	f
EDMA_HAL_SetDebugCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_SetDebugCmd(uint32_t baseAddr, bool enable)$/;"	f
EDMA_HAL_SetDmaRequestCmd	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_SetDmaRequestCmd(uint32_t baseAddr, edma_channel_indicator_t channel,bool enable)$/;"	f
EDMA_HAL_SetErrorIntCmd	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_SetErrorIntCmd(uint32_t baseAddr, bool enable, edma_channel_indicator_t channel)$/;"	f
EDMA_HAL_SetGroupArbitrationMode	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_SetGroupArbitrationMode($/;"	f
EDMA_HAL_SetGroupPriority	platform/hal/src/edma/fsl_edma_hal.c	/^void EDMA_HAL_SetGroupPriority(uint32_t baseAddr, edma_group_priority_t groupPriority)$/;"	f
EDMA_HAL_SetHaltCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_SetHaltCmd(uint32_t baseAddr, bool halt)$/;"	f
EDMA_HAL_SetHaltOnErrorCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_SetHaltOnErrorCmd(uint32_t baseAddr, bool haltOnError)$/;"	f
EDMA_HAL_SetMinorLoopMappingCmd	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_SetMinorLoopMappingCmd(uint32_t baseAddr, bool enable)$/;"	f
EDMA_HAL_TriggerChannelStart	platform/hal/inc/fsl_edma_hal.h	/^static inline void EDMA_HAL_TriggerChannelStart(uint32_t baseAddr, edma_channel_indicator_t channel)$/;"	f
EEESIZE_0000	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	121;"	d
EEESIZE_0001	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	123;"	d
EEESIZE_0010	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	125;"	d
EEESIZE_0011	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	127;"	d
EEESIZE_0100	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	129;"	d
EEESIZE_0101	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	131;"	d
EEESIZE_0110	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	133;"	d
EEESIZE_0111	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	135;"	d
EEESIZE_1000	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	137;"	d
EEESIZE_1001	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	139;"	d
EEESIZE_1010	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	141;"	d
EEESIZE_1011	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	143;"	d
EEESIZE_1100	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	145;"	d
EEESIZE_1101	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	147;"	d
EEESIZE_1110	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	149;"	d
EEESIZE_1111	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	151;"	d
EEESize	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^    uint32_t      EEESize;            \/*!< For FlexNVM device, this is the size in byte of$/;"	m	struct:_ssd_config
EEEWrite	platform/drivers/src/flash/C90TFS/drvsrc/source/EEEWrite.c	/^uint32_t SIZE_OPTIMIZATION EEEWrite(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
EEE_DISABLE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	167;"	d
EEE_ENABLE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	166;"	d
EERAMBase	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^    uint32_t      EERAMBase;          \/*!< The base address of  FlexRAM  (for FlexNVM$/;"	m	struct:_ssd_config
EERAMGetProtection	platform/drivers/src/flash/C90TFS/drvsrc/source/EERAMGetProtection.c	/^uint32_t SIZE_OPTIMIZATION EERAMGetProtection(PFLASH_SSD_CONFIG pSSDConfig, uint8_t* protectStatus)$/;"	f
EERAMSetProtection	platform/drivers/src/flash/C90TFS/drvsrc/source/EERAMSetProtection.c	/^uint32_t SIZE_OPTIMIZATION EERAMSetProtection(PFLASH_SSD_CONFIG pSSDConfig, uint8_t protectStatus)$/;"	f
EFDS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t EFDS : 1;             \/*!< [14] Enable Flash Data Speculation *\/$/;"	m	struct:_hw_mcm_placr::_hw_mcm_placr_bitfields
ELINKNO	platform/hal/inc/fsl_edma_hal.h	/^        uint16_t ELINKNO;$/;"	m	union:EDMASoftwareTcd::__anon130
ELINKNO	platform/hal/inc/fsl_edma_hal.h	/^        uint16_t ELINKNO;$/;"	m	union:EDMASoftwareTcd::__anon131
ELINKYES	platform/hal/inc/fsl_edma_hal.h	/^        uint16_t ELINKYES;$/;"	m	union:EDMASoftwareTcd::__anon130
ELINKYES	platform/hal/inc/fsl_edma_hal.h	/^        uint16_t ELINKYES;$/;"	m	union:EDMASoftwareTcd::__anon131
ELSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ELSA : 1;             \/*!< [2] Edge or Level Select *\/$/;"	m	struct:_hw_tpm_cnsc::_hw_tpm_cnsc_bitfields
ELSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ELSB : 1;             \/*!< [3] Edge or Level Select *\/$/;"	m	struct:_hw_tpm_cnsc::_hw_tpm_cnsc_bitfields
EMPTY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t EMPTY : 1;             \/*!< [0] Empty flag *\/$/;"	m	struct:_hw_i2c_s2::_hw_i2c_s2_bitfields
EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t EN : 1;               \/*!< [31] Main Trace Enable *\/$/;"	m	struct:_hw_mtb_master::_hw_mtb_master_bitfields
EN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t EN : 1;                \/*!< [0] Comparator Module Enable *\/$/;"	m	struct:_hw_cmp_cr1::_hw_cmp_cr1_bitfields
ENDIANNESS	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	107;"	d
ENET8021vlanHeader	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENET8021vlanHeader$/;"	s
ENETBdStruct	platform/hal/inc/fsl_enet_hal.h	/^typedef struct ENETBdStruct$/;"	s
ENETBuffConfig	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETBuffConfig$/;"	s
ENETBuffDescripContext	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETBuffDescripContext$/;"	s
ENETConfigPtpTimer	platform/hal/inc/fsl_enet_hal.h	/^typedef struct ENETConfigPtpTimer$/;"	s
ENETConfigRMII	platform/hal/inc/fsl_enet_hal.h	/^typedef struct ENETConfigRMII$/;"	s
ENETConfigRxFifo	platform/hal/inc/fsl_enet_hal.h	/^typedef struct ENETConfigRxFifo$/;"	s
ENETConfigTxFifo	platform/hal/inc/fsl_enet_hal.h	/^typedef struct ENETConfigTxFifo$/;"	s
ENETDevIf	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETDevIf$/;"	s
ENETERR_INIT_DEVICE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	79;"	d
ENETERR_INVALID_DEVICE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	78;"	d
ENETEcbStruct	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^typedef struct ENETEcbStruct$/;"	s
ENETEthernetHeader	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETEthernetHeader$/;"	s
ENETMacConfig	platform/hal/inc/fsl_enet_hal.h	/^typedef struct ENETMacConfig$/;"	s
ENETMacPacketBuffer	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETMacPacketBuffer$/;"	s
ENETMacPtpL2buffer	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETMacPtpL2buffer$/;"	s
ENETMacPtpL2bufferqueue	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETMacPtpL2bufferqueue$/;"	s
ENETMacPtpL2packet	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETMacPtpL2packet$/;"	s
ENETMacPtpMasterTime	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETMacPtpMasterTime$/;"	s
ENETMacPtpTime	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETMacPtpTime$/;"	s
ENETMacPtpTsData	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETMacPtpTsData$/;"	s
ENETMacPtpTsRing	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETMacPtpTsRing$/;"	s
ENETMacStats	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETMacStats$/;"	s
ENETMibRxStat	platform/hal/inc/fsl_enet_hal.h	/^typedef struct ENETMibRxStat$/;"	s
ENETMibTxStat	platform/hal/inc/fsl_enet_hal.h	/^typedef struct ENETMibTxStat$/;"	s
ENETMulticastGroup	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETMulticastGroup$/;"	s
ENETPROT_8021Q	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	86;"	d
ENETPROT_ARP	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	85;"	d
ENETPROT_ETHERNET	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	88;"	d
ENETPROT_IP	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	84;"	d
ENETPROT_IP6	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	87;"	d
ENETPrivatePtpBuffer	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETPrivatePtpBuffer$/;"	s
ENETPtpDrift	platform/drivers/inc/fsl_enet_driver.h	/^typedef struct ENETPtpDrift$/;"	s
ENETSpecialMacConfig	platform/hal/inc/fsl_enet_hal.h	/^typedef struct ENETSpecialMacConfig$/;"	s
ENET_1588_Timer_IRQHandler	platform/drivers/src/enet/fsl_enet_irq.c	/^void ENET_1588_Timer_IRQHandler(void)$/;"	f
ENET_8021QTAG_HEADER	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^} ENET_8021QTAG_HEADER, * ENET_8021QTAG_HEADER_PTR;$/;"	t	typeref:struct:enet_8021qtag_header
ENET_8021QTAG_HEADER_PTR	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^} ENET_8021QTAG_HEADER, * ENET_8021QTAG_HEADER_PTR;$/;"	t	typeref:struct:enet_8021qtag_header
ENET_8022_HEADER	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^}ENET_8022_HEADER, *ENET_8022_HEADER_PTR;$/;"	t	typeref:struct:enet_8022_header
ENET_8022_HEADER_PTR	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^}ENET_8022_HEADER, *ENET_8022_HEADER_PTR;$/;"	t	typeref:struct:enet_8022_header
ENET_ALIGN	platform/hal/inc/fsl_enet_hal.h	54;"	d
ENET_BD_ALIGNMENT	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	65;"	d
ENET_COMMON_STATS_STRUCT	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^} ENET_COMMON_STATS_STRUCT, * ENET_COMMON_STATS_STRUCT_PTR;$/;"	t	typeref:struct:enet_commom_stats_struct
ENET_COMMON_STATS_STRUCT_PTR	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^} ENET_COMMON_STATS_STRUCT, * ENET_COMMON_STATS_STRUCT_PTR;$/;"	t	typeref:struct:enet_commom_stats_struct
ENET_CRC32_POLYNOMIC	platform/drivers/inc/fsl_enet_driver.h	79;"	d
ENET_DEFAULT_MAC_ADD	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	105;"	d
ENET_DRV_1588Deinit	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_1588Deinit(enet_dev_if_t *enetIfPtr)$/;"	f
ENET_DRV_1588Init	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_1588Init(enet_dev_if_t *enetIfPtr, enet_mac_ptp_ts_data_t *ptpTsRxDataPtr,uint32_t rxBuffNum, $/;"	f
ENET_DRV_1588Ioctl	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_1588Ioctl(enet_dev_if_t * enetIfPtr, uint32_t commandId, void *inOutPtr)$/;"	f
ENET_DRV_1588l2queueInit	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_1588l2queueInit(enet_dev_if_t *enetIfPtr, enet_mac_ptp_l2buffer_t *ptpL2BufferPtr,$/;"	f
ENET_DRV_AddMulticastGroup	platform/drivers/src/enet/fsl_enet_driver.c	/^ uint32_t ENET_DRV_AddMulticastGroup(uint32_t instance, uint8_t *address, uint32_t *hash)$/;"	f
ENET_DRV_Adjust1588timer	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Adjust1588timer(uint32_t instance, int32_t drift)$/;"	f
ENET_DRV_Calc_Crc32	platform/drivers/src/enet/fsl_enet_driver.c	/^void ENET_DRV_Calc_Crc32(uint8_t *address, uint32_t *crcValue)$/;"	f
ENET_DRV_CleanupTxBuffDescrip	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_CleanupTxBuffDescrip(enet_dev_if_t * enetIfPtr)$/;"	f
ENET_DRV_Deinit	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Deinit(enet_dev_if_t * enetIfPtr)$/;"	f
ENET_DRV_Get1588timer	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Get1588timer(enet_mac_ptp_time_t *ptpTimerPtr)$/;"	f
ENET_DRV_GetRxTs	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_GetRxTs(enet_private_ptp_buffer_t *ptpBuffer, uint8_t *packet, volatile enet_bd_struct_t *bdPtr)$/;"	f
ENET_DRV_GetTxTs	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_GetTxTs(enet_private_ptp_buffer_t *ptpBuffer, volatile enet_bd_struct_t *firstBdPtr, volatile enet_bd_struct_t *lastBdPtr)$/;"	f
ENET_DRV_Incr1588TsBuffRing	platform/drivers/inc/fsl_enet_driver.h	/^static inline uint32_t ENET_DRV_Incr1588TsBuffRing(uint32_t size, uint32_t curIdx, uint32_t offset)$/;"	f
ENET_DRV_IncrRxBuffDescripIndex	platform/drivers/src/enet/fsl_enet_driver.c	/^volatile enet_bd_struct_t * ENET_DRV_IncrRxBuffDescripIndex(enet_dev_if_t * enetIfPtr, volatile enet_bd_struct_t *curBd)$/;"	f
ENET_DRV_IncrTxBuffDescripIndex	platform/drivers/src/enet/fsl_enet_driver.c	/^volatile enet_bd_struct_t * ENET_DRV_IncrTxBuffDescripIndex(enet_dev_if_t * enetIfPtr, volatile enet_bd_struct_t *curBd)$/;"	f
ENET_DRV_Init	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Init(enet_dev_if_t * enetIfPtr, const enet_mac_config_t *macCfgPtr, enet_buff_config_t *buffCfgPtr)$/;"	f
ENET_DRV_InstallNetIfCall	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_InstallNetIfCall(enet_dev_if_t * enetIfPtr, enet_netif_callback_t function)$/;"	f
ENET_DRV_Is1588TsBuffFull	platform/drivers/src/enet/fsl_enet_driver.c	/^bool ENET_DRV_Is1588TsBuffFull(enet_mac_ptp_ts_ring_t *ptpTsRingPtr)$/;"	f
ENET_DRV_LeaveMulticastGroup	platform/drivers/src/enet/fsl_enet_driver.c	/^ uint32_t ENET_DRV_LeaveMulticastGroup(uint32_t instance, uint8_t *address)$/;"	f
ENET_DRV_Parse1588Packet	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Parse1588Packet(uint8_t *packet, enet_mac_ptp_ts_data_t *ptpTsPtr, $/;"	f
ENET_DRV_ReceiveData	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_ReceiveData(enet_dev_if_t * enetIfPtr)$/;"	f
ENET_DRV_ReceiveData	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_ReceiveData(enet_dev_if_t * enetIfPtr, enet_mac_packet_buffer_t *packBuffer)$/;"	f
ENET_DRV_Receive_l2packet	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Receive_l2packet(enet_dev_if_t * enetIfPtr, enet_mac_ptp_l2_packet_t *paramPtr)$/;"	f
ENET_DRV_RxErrorStats	platform/drivers/src/enet/fsl_enet_driver.c	/^bool ENET_DRV_RxErrorStats(enet_dev_if_t * enetIfPtr, uint32_t data)$/;"	f
ENET_DRV_RxIRQHandler	platform/drivers/src/enet/fsl_enet_driver.c	/^void ENET_DRV_RxIRQHandler(uint32_t instance)$/;"	f
ENET_DRV_Search1588TsBuff	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Search1588TsBuff(enet_mac_ptp_ts_ring_t *ptpTsRingPtr, enet_mac_ptp_ts_data_t *data)$/;"	f
ENET_DRV_SendData	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_SendData(enet_dev_if_t * enetIfPtr, uint32_t dataLen, uint32_t bdNumUsed)$/;"	f
ENET_DRV_Send_l2packet	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Send_l2packet(enet_dev_if_t * enetIfPtr, enet_mac_ptp_l2_packet_t *paramPtr)$/;"	f
ENET_DRV_Service_l2packet	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Service_l2packet(enet_dev_if_t * enetIfPtr, enet_mac_packet_buffer_t *packBuffer)$/;"	f
ENET_DRV_Set1588timer	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Set1588timer(enet_mac_ptp_time_t *ptpTimerPtr)$/;"	f
ENET_DRV_Start1588Timer	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Start1588Timer(uint32_t instance, bool isSlaveEnabled)$/;"	f
ENET_DRV_Stop1588Timer	platform/drivers/src/enet/fsl_enet_driver.c	/^void ENET_DRV_Stop1588Timer(uint32_t instance)$/;"	f
ENET_DRV_TsIRQHandler	platform/drivers/src/enet/fsl_enet_driver.c	/^void ENET_DRV_TsIRQHandler(uint32_t instance)$/;"	f
ENET_DRV_TxErrorStats	platform/drivers/src/enet/fsl_enet_driver.c	/^void ENET_DRV_TxErrorStats(enet_dev_if_t * enetIfPtr, volatile enet_bd_struct_t *curBd)$/;"	f
ENET_DRV_TxIRQHandler	platform/drivers/src/enet/fsl_enet_driver.c	/^void ENET_DRV_TxIRQHandler(uint32_t instance)$/;"	f
ENET_DRV_Update1588TsBuff	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_Update1588TsBuff(enet_mac_ptp_ts_ring_t *ptpTsRingPtr, enet_mac_ptp_ts_data_t *data)$/;"	f
ENET_DRV_UpdateRxBuffDescrip	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t ENET_DRV_UpdateRxBuffDescrip(enet_dev_if_t * enetIfPtr, bool isBuffUpdate)$/;"	f
ENET_ENABLE_DETAIL_STATS	platform/drivers/inc/fsl_enet_driver.h	62;"	d
ENET_ERROR	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	76;"	d
ENET_EXTRXBD_NUM	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	55;"	d
ENET_FRAMESIZE_MAXDATA	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	81;"	d
ENET_GETOPT_8021QPRIO	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	93;"	d
ENET_GETOPT_8021QVID	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	95;"	d
ENET_HAL_Clear1588TimerChnFlag	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_Clear1588TimerChnFlag(uint32_t baseAddr, enet_timer_channel_t channel)$/;"	f
ENET_HAL_ClearIntStatusFlag	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_ClearIntStatusFlag(uint32_t baseAddr, enet_interrupt_request_t source)$/;"	f
ENET_HAL_ClearTxBuffDescriptor	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_ClearTxBuffDescriptor(volatile enet_bd_struct_t *curBd)$/;"	f
ENET_HAL_Disable	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_Disable(uint32_t baseAddr)$/;"	f
ENET_HAL_Enable	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_Enable(uint32_t baseAddr)$/;"	f
ENET_HAL_Get1588TimerChnStatus	platform/hal/inc/fsl_enet_hal.h	/^static inline bool ENET_HAL_Get1588TimerChnStatus(uint32_t baseAddr, enet_timer_channel_t channel)$/;"	f
ENET_HAL_Get1588TimerCurrentTime	platform/hal/inc/fsl_enet_hal.h	/^static inline uint32_t ENET_HAL_Get1588TimerCurrentTime(uint32_t baseAddr)$/;"	f
ENET_HAL_GetBuffDescripData	platform/hal/src/enet/fsl_enet_hal.c	/^uint8_t* ENET_HAL_GetBuffDescripData(volatile enet_bd_struct_t *curBd)$/;"	f
ENET_HAL_GetBuffDescripLen	platform/hal/src/enet/fsl_enet_hal.c	/^uint16_t ENET_HAL_GetBuffDescripLen(volatile enet_bd_struct_t *curBd)$/;"	f
ENET_HAL_GetBuffDescripTs	platform/hal/src/enet/fsl_enet_hal.c	/^uint32_t ENET_HAL_GetBuffDescripTs(volatile enet_bd_struct_t *curBd)$/;"	f
ENET_HAL_GetIntStatusFlag	platform/hal/inc/fsl_enet_hal.h	/^static inline bool ENET_HAL_GetIntStatusFlag(uint32_t baseAddr, enet_interrupt_request_t source)$/;"	f
ENET_HAL_GetMibRxStat	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_GetMibRxStat(uint32_t baseAddr, enet_mib_rx_stat_t *rxStat)$/;"	f
ENET_HAL_GetMibStatus	platform/hal/inc/fsl_enet_hal.h	/^static inline bool ENET_HAL_GetMibStatus(uint32_t baseAddr)$/;"	f
ENET_HAL_GetMibTxStat	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_GetMibTxStat(uint32_t baseAddr, enet_mib_tx_stat_t *txStat)$/;"	f
ENET_HAL_GetRxBroadCastPacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxBroadCastPacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxBuffDescripControl	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxBuffDescripControl(volatile enet_bd_struct_t *curBd)$/;"	f
ENET_HAL_GetRxByte1024to2047Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxByte1024to2047Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxByte128to255Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxByte128to255Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxByte256to511Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxByte256to511Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxByte512to1023Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxByte512to1023Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxByte64Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxByte64Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxByte65to127Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxByte65to127Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxCrcAlignErrorPacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxCrcAlignErrorPacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxFragPacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxFragPacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxFramesAlignError	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxFramesAlignError(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxFramesCrcError	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxFramesCrcError(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxFramesDrop	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxFramesDrop(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxFramesFlowControl	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxFramesFlowControl(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxFramesMacError	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxFramesMacError(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxFramesOk	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxFramesOk(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxJabPacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxJabPacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxMaxFrameLen	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxMaxFrameLen(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxMultiCastPacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxMultiCastPacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxOctets	platform/hal/inc/fsl_enet_hal.h	/^static inline uint32_t ENET_HAL_GetRxOctets(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxOtetsFramesOk	platform/hal/inc/fsl_enet_hal.h	/^static inline uint32_t ENET_HAL_GetRxOtetsFramesOk(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxOverByte2048Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxOverByte2048Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxOverSizePacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxOverSizePacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxPackets	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxPackets(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxPause	platform/hal/inc/fsl_enet_hal.h	/^static inline bool ENET_HAL_GetRxPause(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxUnderSizePacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxUnderSizePacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetRxbuffDescripExtControlOne	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxbuffDescripExtControlOne(volatile enet_bd_struct_t *curBd)$/;"	f
ENET_HAL_GetRxbuffDescripExtControlTwo	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetRxbuffDescripExtControlTwo(volatile enet_bd_struct_t *curBd)$/;"	f
ENET_HAL_GetSMI	platform/hal/inc/fsl_enet_hal.h	/^static inline bool ENET_HAL_GetSMI(uint32_t baseAddr)$/;"	f
ENET_HAL_GetSMIData	platform/hal/inc/fsl_enet_hal.h	/^static inline uint32_t ENET_HAL_GetSMIData(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxBroadCastPacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxBroadCastPacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxBuffDescripControl	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxBuffDescripControl(volatile enet_bd_struct_t *curBd)$/;"	f
ENET_HAL_GetTxBuffDescripExtControl	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxBuffDescripExtControl(volatile enet_bd_struct_t *curBd)$/;"	f
ENET_HAL_GetTxBuffDescripTsFlag	platform/hal/inc/fsl_enet_hal.h	/^static inline bool ENET_HAL_GetTxBuffDescripTsFlag(volatile enet_bd_struct_t *curBd)$/;"	f
ENET_HAL_GetTxByte1024to2047Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxByte1024to2047Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxByte128to255Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxByte128to255Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxByte256to511Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxByte256to511Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxByte512to1023Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxByte512to1023Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxByte64Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxByte64Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxByte65to127Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxByte65to127Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxCollisionPacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxCollisionPacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxCrcAlignErrorPacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxCrcAlignErrorPacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxFragPacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxFragPacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxFrameCarrSenseError	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxFrameCarrSenseError(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxFramesDelay	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxFramesDelay(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxFramesExcessiveCollision	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxFramesExcessiveCollision(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxFramesLateCollision	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxFramesLateCollision(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxFramesMacError	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxFramesMacError(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxFramesMultiCollision	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxFramesMultiCollision(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxFramesOk	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxFramesOk(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxFramesOneCollision	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxFramesOneCollision(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxFramesPause	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxFramesPause(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxJabPacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxJabPacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxMultiCastPacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxMultiCastPacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxOctetFramesOk	platform/hal/inc/fsl_enet_hal.h	/^static inline uint32_t ENET_HAL_GetTxOctetFramesOk(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxOctets	platform/hal/inc/fsl_enet_hal.h	/^static inline uint32_t ENET_HAL_GetTxOctets(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxOverByte2048Packet	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxOverByte2048Packet(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxOverSizePacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxOverSizePacket(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxPackets	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxPackets(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxPause	platform/hal/inc/fsl_enet_hal.h	/^static inline bool ENET_HAL_GetTxPause(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxTs	platform/hal/inc/fsl_enet_hal.h	/^static inline uint32_t ENET_HAL_GetTxTs(uint32_t baseAddr)$/;"	f
ENET_HAL_GetTxUnderSizePacket	platform/hal/inc/fsl_enet_hal.h	/^static inline uint16_t ENET_HAL_GetTxUnderSizePacket(uint32_t baseAddr)$/;"	f
ENET_HAL_Init	platform/hal/src/enet/fsl_enet_hal.c	/^uint32_t ENET_HAL_Init(uint32_t baseAddr)$/;"	f
ENET_HAL_InitRxBuffDescriptors	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_InitRxBuffDescriptors(volatile enet_bd_struct_t *rxBds, uint8_t *rxBuff, uint32_t rxbdNum, uint32_t rxBuffSizeAlign)$/;"	f
ENET_HAL_InitTxBuffDescriptors	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_InitTxBuffDescriptors(volatile enet_bd_struct_t *txBds, uint8_t *txBuff, uint32_t txbdNum, uint32_t txBuffSizeAlign)$/;"	f
ENET_HAL_Set1588Timer	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_Set1588Timer(uint32_t baseAddr,enet_config_ptp_timer_t *ptpCfgPtr)$/;"	f
ENET_HAL_Set1588TimerAdjust	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_Set1588TimerAdjust(uint32_t baseAddr, uint32_t increaseCorrection, uint32_t periodCorrection)$/;"	f
ENET_HAL_Set1588TimerCapture	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_Set1588TimerCapture(uint32_t baseAddr)$/;"	f
ENET_HAL_Set1588TimerChnCmp	platform/hal/src/enet/fsl_enet_hal.c	/^ void ENET_HAL_Set1588TimerChnCmp(uint32_t baseAddr, enet_timer_channel_t channel, uint32_t cmpValOld, uint32_t cmpValNew)$/;"	f
ENET_HAL_Set1588TimerChnCmpVal	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_Set1588TimerChnCmpVal(uint32_t baseAddr, enet_timer_channel_t channel, uint32_t compareValue)$/;"	f
ENET_HAL_Set1588TimerChnInt	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_Set1588TimerChnInt(uint32_t baseAddr, enet_timer_channel_t channel, bool enable)$/;"	f
ENET_HAL_Set1588TimerChnMode	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_Set1588TimerChnMode(uint32_t baseAddr, enet_timer_channel_t channel, enet_timer_channel_mode_t mode)$/;"	f
ENET_HAL_Set1588TimerCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_Set1588TimerCmd(uint32_t baseAddr, uint32_t enable)$/;"	f
ENET_HAL_Set1588TimerNewTime	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_Set1588TimerNewTime(uint32_t baseAddr, uint32_t nanSecond)$/;"	f
ENET_HAL_Set1588TimerRestart	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_Set1588TimerRestart(uint32_t baseAddr)$/;"	f
ENET_HAL_Set1588TimerStart	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_Set1588TimerStart(uint32_t baseAddr, enet_config_ptp_timer_t * ptpCfgPtr)$/;"	f
ENET_HAL_SetBroadcastRejectCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetBroadcastRejectCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetDebugCmd	platform/hal/inc/fsl_enet_hal.h	/^ static inline void ENET_HAL_SetDebugCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetEnhancedMacCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetEnhancedMacCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetFifo	platform/hal/src/enet/fsl_enet_hal.c	/^ void ENET_HAL_SetFifo(uint32_t baseAddr, const enet_mac_config_t *macCfgPtr)$/;"	f
ENET_HAL_SetFlowControlCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetFlowControlCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetGraceTxStopCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetGraceTxStopCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetIntMode	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetIntMode(uint32_t baseAddr, enet_interrupt_request_t source, bool enable)$/;"	f
ENET_HAL_SetMac	platform/hal/src/enet/fsl_enet_hal.c	/^ void ENET_HAL_SetMac(uint32_t baseAddr, const enet_mac_config_t *macCfgPtr, uint32_t sysClk)$/;"	f
ENET_HAL_SetMacAddr	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetMacAddr(uint32_t baseAddr, uint8_t *hwAddr)$/;"	f
ENET_HAL_SetMacAddrInsertCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetMacAddrInsertCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetMacMode	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetMacMode(uint32_t baseAddr, enet_mac_operate_mode_t mode)$/;"	f
ENET_HAL_SetMibClearCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetMibClearCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetMibCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetMibCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetMulticastAddrHash	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetMulticastAddrHash(uint32_t baseAddr, uint32_t crcValue, enet_special_address_filter_t mode)$/;"	f
ENET_HAL_SetPadRemoveCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetPadRemoveCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetPauseDuration	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetPauseDuration(uint32_t baseAddr, uint32_t pauseDuration)$/;"	f
ENET_HAL_SetPauseFwdCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetPauseFwdCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetPayloadCheckCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetPayloadCheckCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetPromiscuousCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetPromiscuousCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetRMIIMode	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetRMIIMode(uint32_t baseAddr, enet_config_rmii_t *rmiiCfgPtr)$/;"	f
ENET_HAL_SetRMIISpeed	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetRMIISpeed(uint32_t baseAddr, enet_config_speed_t speed)$/;"	f
ENET_HAL_SetRxAccelerator	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetRxAccelerator(uint32_t baseAddr, uint32_t rxConfig)$/;"	f
ENET_HAL_SetRxBuffDescripActive	platform/hal/inc/fsl_enet_hal.h	/^ static inline void ENET_HAL_SetRxBuffDescripActive(uint32_t baseAddr)$/;"	f
ENET_HAL_SetRxBuffDescripAddr	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetRxBuffDescripAddr(uint32_t baseAddr, uint32_t rxBdAddr)$/;"	f
ENET_HAL_SetRxBuffDescriptors	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetRxBuffDescriptors(uint32_t baseAddr, volatile enet_bd_struct_t *rxBds, uint8_t *rxBuffer, uint32_t rxBdNumber, uint32_t rxBuffSizeAlign)$/;"	f
ENET_HAL_SetRxFifo	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetRxFifo(uint32_t baseAddr,enet_config_rx_fifo_t *thresholdCfg )$/;"	f
ENET_HAL_SetRxMaxBuffSize	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetRxMaxBuffSize(uint32_t baseAddr, uint32_t maxBufferSize)$/;"	f
ENET_HAL_SetRxMaxFrameLen	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetRxMaxFrameLen(uint32_t baseAddr, uint32_t maxFrameSize)$/;"	f
ENET_HAL_SetRxcrcFwdCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetRxcrcFwdCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetSMI	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetSMI(uint32_t baseAddr, uint32_t miiSpeed, $/;"	f
ENET_HAL_SetSMIRead	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetSMIRead(uint32_t baseAddr, uint32_t phyAddr, uint32_t phyReg, enet_mii_read_t operation)$/;"	f
ENET_HAL_SetSMIWrite	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetSMIWrite(uint32_t baseAddr, uint32_t phyAddr, uint32_t phyReg, enet_mii_write_t operation, uint32_t data)$/;"	f
ENET_HAL_SetStopCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetStopCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetTruncLen	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetTruncLen(uint32_t baseAddr, uint32_t length)$/;"	f
ENET_HAL_SetTxAccelerator	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetTxAccelerator(uint32_t baseAddr, uint32_t txConfig)$/;"	f
ENET_HAL_SetTxBuffDescripActive	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetTxBuffDescripActive(uint32_t baseAddr)$/;"	f
ENET_HAL_SetTxBuffDescripAddr	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetTxBuffDescripAddr(uint32_t baseAddr, uint32_t txBdAddr)$/;"	f
ENET_HAL_SetTxBuffDescriptors	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetTxBuffDescriptors(uint32_t baseAddr, volatile enet_bd_struct_t * txBds, uint8_t * txBuffer, uint32_t txBdNumber, uint32_t txBuffSizeAlign)$/;"	f
ENET_HAL_SetTxFifo	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetTxFifo(uint32_t baseAddr, enet_config_tx_fifo_t *thresholdCfg)$/;"	f
ENET_HAL_SetTxInterPacketGap	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetTxInterPacketGap(uint32_t baseAddr, uint32_t ipgValue)$/;"	f
ENET_HAL_SetTxPauseCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetTxPauseCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetTxcrcFwdCmd	platform/hal/inc/fsl_enet_hal.h	/^static inline void ENET_HAL_SetTxcrcFwdCmd(uint32_t baseAddr, bool enable)$/;"	f
ENET_HAL_SetUnicastAddrHash	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_SetUnicastAddrHash(uint32_t baseAddr, uint32_t crcValue, enet_special_address_filter_t mode)$/;"	f
ENET_HAL_UpdateRxBuffDescriptor	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_UpdateRxBuffDescriptor(volatile enet_bd_struct_t *rxBds, uint8_t *data, bool isbufferUpdate)$/;"	f
ENET_HAL_UpdateTxBuffDescriptor	platform/hal/src/enet/fsl_enet_hal.c	/^void ENET_HAL_UpdateTxBuffDescriptor(volatile enet_bd_struct_t *txBds, \/*uint8_t *packet,*\/$/;"	f
ENET_HEADER	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^} ENET_HEADER, * ENET_HEADER_PTR;$/;"	t	typeref:struct:enet_header
ENET_HEADER_PTR	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^} ENET_HEADER, * ENET_HEADER_PTR;$/;"	t	typeref:struct:enet_header
ENET_HTONL	platform/drivers/inc/fsl_enet_driver.h	67;"	d
ENET_HTONL	platform/drivers/inc/fsl_enet_driver.h	72;"	d
ENET_HTONS	platform/drivers/inc/fsl_enet_driver.h	66;"	d
ENET_HTONS	platform/drivers/inc/fsl_enet_driver.h	71;"	d
ENET_INSTANCE	platform/drivers/src/enet/fsl_enet_irq.c	36;"	d	file:
ENET_NTOHL	platform/drivers/inc/fsl_enet_driver.h	69;"	d
ENET_NTOHL	platform/drivers/inc/fsl_enet_driver.h	74;"	d
ENET_NTOHS	platform/drivers/inc/fsl_enet_driver.h	68;"	d
ENET_NTOHS	platform/drivers/inc/fsl_enet_driver.h	73;"	d
ENET_OK	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	75;"	d
ENET_OPTION_HW_RX_IP_CHECKSUM	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	100;"	d
ENET_OPTION_HW_RX_MAC_ERR	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	102;"	d
ENET_OPTION_HW_RX_PROTOCOL_CHECKSUM	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	101;"	d
ENET_OPTION_HW_TX_IP_CHECKSUM	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	98;"	d
ENET_OPTION_HW_TX_PROTOCOL_CHECKSUM	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	99;"	d
ENET_OPT_8021QTAG	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	91;"	d
ENET_OPT_8023	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	90;"	d
ENET_ORIGINAL_CRC32	platform/drivers/inc/fsl_enet_driver.h	78;"	d
ENET_PCB_NUM	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	47;"	d
ENET_PTP_RXTS_RING_LEN	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	71;"	d
ENET_PTP_TXTS_RING_LEN	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	70;"	d
ENET_RECEIVE_ALL_INTERRUPT	platform/drivers/inc/fsl_enet_driver.h	59;"	d
ENET_RECEIVE_TASK_PRIO	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	56;"	d
ENET_RXBD_NUM	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	50;"	d
ENET_RXBuffSizeAlign	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	66;"	d
ENET_RXBuff_SIZE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	60;"	d
ENET_RXRTCSBUFF_NUM	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	52;"	d
ENET_RX_BUFFER_ALIGNMENT	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	63;"	d
ENET_Receive_IRQHandler	platform/drivers/src/enet/fsl_enet_irq.c	/^void ENET_Receive_IRQHandler(void)$/;"	f
ENET_SETOPT_8021QPRIO	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	92;"	d
ENET_SETOPT_8021QVID	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	94;"	d
ENET_STATS	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^} ENET_STATS, * ENET_STATS_PTR;$/;"	t	typeref:struct:enet_stats
ENET_STATS_PTR	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^} ENET_STATS, * ENET_STATS_PTR;$/;"	t	typeref:struct:enet_stats
ENET_TASK_STACK_SIZE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	57;"	d
ENET_TIMER_CHANNEL_NUM	platform/drivers/src/enet/fsl_enet_driver.c	49;"	d	file:
ENET_TXBD_NUM	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	51;"	d
ENET_TXBuffSizeAlign	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	67;"	d
ENET_TXBuff_SIZE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	61;"	d
ENET_TX_BUFFER_ALIGNMENT	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	64;"	d
ENET_Transmit_IRQHandler	platform/drivers/src/enet/fsl_enet_irq.c	/^void ENET_Transmit_IRQHandler(void)$/;"	f
ENET_buffer_deinit	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_buffer_deinit(enet_dev_if_t * enetIfPtr)$/;"	f
ENET_buffer_init	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_buffer_init(enet_dev_if_t * enetIfPtr, enet_buff_config_t *buffCfgPtr)$/;"	f
ENET_close	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_close(_enet_handle handle, uint16_t type)$/;"	f
ENET_errlist	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static const char * ENET_errlist[kStatus_ENET_AlreadyAddedMulticast - kStatus_ENET_InvalidInput + 1] = {$/;"	v	file:
ENET_find_receiver	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_find_receiver(void *enetPtr, enet_mac_packet_buffer_t *packetBuffer)$/;"	f
ENET_free	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^void ENET_free(PCB_PTR packet)$/;"	f
ENET_get_MTU	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_get_MTU(_enet_handle handle)$/;"	f
ENET_get_address	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_get_address(_enet_handle handle, _enet_address address)$/;"	f
ENET_get_mac_address	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_get_mac_address(uint32_t device, uint32_t value, _enet_address address)$/;"	f
ENET_get_next_device_handle	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^_enet_handle ENET_get_next_device_handle(_enet_handle handle)$/;"	f
ENET_get_options	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_get_options(_enet_handle handle)$/;"	f
ENET_get_speed	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_get_speed(_enet_handle handle)$/;"	f
ENET_get_stats	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^ENET_STATS_PTR ENET_get_stats(_enet_handle handle)$/;"	f
ENET_initialize	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_initialize(uint32_t device, _enet_address address,uint32_t flag, _enet_handle *handle)$/;"	f
ENET_join	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_join(_enet_handle handle, uint16_t type, _enet_address address)$/;"	f
ENET_leave	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_leave(_enet_handle handle, uint16_t type, _enet_address address)$/;"	f
ENET_link_status	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^bool ENET_link_status(_enet_handle handle)$/;"	f
ENET_mediactl	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_mediactl(_enet_handle handle, uint32_t commandId, void *inOutParam)$/;"	f
ENET_open	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_open(_enet_handle  handle, uint16_t type, void (* service)(PCB_PTR, void *), void *private)$/;"	f
ENET_phy_registers	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^bool ENET_phy_registers(_enet_handle handle, uint32_t numRegs, uint32_t *regPtr)$/;"	f
ENET_receive	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static void ENET_receive(task_param_t param)$/;"	f	file:
ENET_send	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_send(_enet_handle handle, PCB_PTR packet, uint32_t type, _enet_address dest, uint32_t flags)$/;"	f
ENET_shutdown	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^uint32_t ENET_shutdown(_enet_handle handle)$/;"	f
ENET_strerror	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^const char * ENET_strerror(uint32_t  error)$/;"	f
ENTER_DEBUG_MODE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	78;"	d
ENTER_DEBUG_MODE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	81;"	d
ENTER_DEBUG_MODE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	85;"	d
ENTER_DEBUG_MODE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	88;"	d
ENTRY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t ENTRY[3];                          \/**< Entry, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:__anon95
ENTRY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ENTRY : 32;           \/*!< [31:0] ENTRY *\/$/;"	m	struct:_hw_rom_entryn::_hw_rom_entryn_bitfields
ENTRYn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_entryn_t ENTRYn[3];         \/*!< [0x0] Entry *\/$/;"	m	struct:_hw_rom
EQUALS	lib/ksdk_platform_lib/armgcc/KL03Z4/Makefile	/^EQUALS = =$/;"	m
ERCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t ERCLKEN : 1;           \/*!< [7] External Reference Enable *\/$/;"	m	struct:_hw_osc_cr::_hw_osc_cr_bitfields
EREFS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t EREFS0 : 1;            \/*!< [2] External Clock Source Select *\/$/;"	m	struct:_hw_mcg_c2::_hw_mcg_c2_bitfields
EREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t EREFSTEN : 1;          \/*!< [5] External Reference Stop Enable *\/$/;"	m	struct:_hw_osc_cr::_hw_osc_cr_bitfields
ERROR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t ERROR : 1;             \/*!< [1] Error flag *\/$/;"	m	struct:_hw_i2c_s2::_hw_i2c_s2_bitfields
ERSAREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t ERSAREQ : 1;           \/*!< [5] Erase All Request *\/$/;"	m	struct:_hw_ftfa_fcnfg::_hw_ftfa_fcnfg_bitfields
ERSSUSP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t ERSSUSP : 1;           \/*!< [4] Erase Suspend *\/$/;"	m	struct:_hw_ftfa_fcnfg::_hw_ftfa_fcnfg_bitfields
ESFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ESFC : 1;             \/*!< [16] Enable Stalling Flash Controller *\/$/;"	m	struct:_hw_mcm_placr::_hw_mcm_placr_bitfields
EWM_DRV_Deinit	platform/drivers/src/ewm/fsl_ewm_driver.c	/^ewm_status_t EWM_DRV_Deinit(uint32_t instance)$/;"	f
EWM_DRV_GetIntCmd	platform/drivers/src/ewm/fsl_ewm_driver.c	/^bool EWM_DRV_GetIntCmd(uint32_t instance)$/;"	f
EWM_DRV_Init	platform/drivers/src/ewm/fsl_ewm_driver.c	/^ewm_status_t EWM_DRV_Init(uint32_t instance, const ewm_user_config_t* userConfigPtr)$/;"	f
EWM_DRV_IsRunning	platform/drivers/src/ewm/fsl_ewm_driver.c	/^bool EWM_DRV_IsRunning(uint32_t instance)$/;"	f
EWM_DRV_Refresh	platform/drivers/src/ewm/fsl_ewm_driver.c	/^void EWM_DRV_Refresh(uint32_t instance)$/;"	f
EWM_DRV_SetIntCmd	platform/drivers/src/ewm/fsl_ewm_driver.c	/^void EWM_DRV_SetIntCmd(uint32_t instance, bool enable)$/;"	f
EWM_FIRST_SERVICE_VALUE	platform/hal/inc/fsl_ewm_hal.h	48;"	d
EWM_HAL_GetAssertionStateMode	platform/hal/inc/fsl_ewm_hal.h	/^static inline ewm_in_assertion_state_t EWM_HAL_GetAssertionStateMode(uint32_t baseAddr)$/;"	f
EWM_HAL_GetCmpHighRegValue	platform/hal/inc/fsl_ewm_hal.h	/^static inline uint8_t EWM_HAL_GetCmpHighRegValue(uint32_t baseAddr)$/;"	f
EWM_HAL_GetCmpLowRegValue	platform/hal/inc/fsl_ewm_hal.h	/^static inline uint8_t EWM_HAL_GetCmpLowRegValue(uint32_t baseAddr)$/;"	f
EWM_HAL_GetInputCmd	platform/hal/inc/fsl_ewm_hal.h	/^static inline  bool EWM_HAL_GetInputCmd(uint32_t baseAddr)$/;"	f
EWM_HAL_GetIntCmd	platform/hal/inc/fsl_ewm_hal.h	/^static inline bool EWM_HAL_GetIntCmd(uint32_t baseAddr)$/;"	f
EWM_HAL_GetPrescalerValue	platform/hal/inc/fsl_ewm_hal.h	/^static inline uint8_t EWM_HAL_GetPrescalerValue(uint32_t baseAddr)$/;"	f
EWM_HAL_Init	platform/hal/src/ewm/fsl_ewm_hal.c	/^void EWM_HAL_Init(uint32_t baseAddr)$/;"	f
EWM_HAL_IsEnabled	platform/hal/inc/fsl_ewm_hal.h	/^static inline bool EWM_HAL_IsEnabled(uint32_t baseAddr)$/;"	f
EWM_HAL_Refresh	platform/hal/inc/fsl_ewm_hal.h	/^static inline void EWM_HAL_Refresh(uint32_t baseAddr)$/;"	f
EWM_HAL_SetCmpHighRegValue	platform/hal/inc/fsl_ewm_hal.h	/^static inline void EWM_HAL_SetCmpHighRegValue(uint32_t baseAddr, uint8_t maxServiceCycles)$/;"	f
EWM_HAL_SetCmpLowRegValue	platform/hal/inc/fsl_ewm_hal.h	/^static inline void EWM_HAL_SetCmpLowRegValue(uint32_t baseAddr, uint8_t minServiceCycles)$/;"	f
EWM_HAL_SetCommonConfig	platform/hal/inc/fsl_ewm_hal.h	/^static inline void EWM_HAL_SetCommonConfig(uint32_t baseAddr, ewm_common_config_t commonConfig)$/;"	f
EWM_HAL_SetIntCmd	platform/hal/inc/fsl_ewm_hal.h	/^static inline void EWM_HAL_SetIntCmd(uint32_t baseAddr, bool enable)$/;"	f
EWM_HAL_SetPrescalerValue	platform/hal/inc/fsl_ewm_hal.h	/^static inline void EWM_HAL_SetPrescalerValue(uint32_t baseAddr,uint8_t prescalerValue)$/;"	f
EWM_SECOND_SERVICE_VALUE	platform/hal/inc/fsl_ewm_hal.h	49;"	d
EXCCNT	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon118
Enable	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.h	/^    bool Enable;       \/*!< OSCERCLK enable or not.              *\/$/;"	m	struct:OscerConfig
EnableInStop	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.h	/^    bool EnableInStop; \/*!< OSCERCLK enable or not in stop mode. *\/$/;"	m	struct:OscerConfig
Event	platform/osa/inc/fsl_os_abstraction_bm.h	/^typedef struct Event$/;"	s
EventFreertos	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^typedef struct EventFreertos {$/;"	s
EventUCOSII	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef struct EventUCOSII{$/;"	s
EventUCOSIII	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef struct EventUCOSIII{$/;"	s
F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t F;                                  \/**< I2C Frequency Divider register, offset: 0x1 *\/$/;"	m	struct:__anon80
F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_f_t F;                     \/*!< [0x1] I2C Frequency Divider register *\/$/;"	m	struct:_hw_i2c
F1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t F1;                                 \/**< LLWU Flag 1 register, offset: 0x3 *\/$/;"	m	struct:__anon81
F1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_llwu_f1_t F1;                  \/*!< [0x3] LLWU Flag 1 register *\/$/;"	m	struct:_hw_llwu
F3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t F3;                                 \/**< LLWU Flag 3 register, offset: 0x4 *\/$/;"	m	struct:__anon81
F3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_llwu_f3_t F3;                   \/*!< [0x4] LLWU Flag 3 register *\/$/;"	m	struct:_hw_llwu
FACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FACK : 1;              \/*!< [7] Fast NACK\/ACK Enable *\/$/;"	m	struct:_hw_i2c_smb::_hw_i2c_smb_bitfields
FALSE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	52;"	d
FAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t FAMID : 4;            \/*!< [31:28] Kinetis family ID *\/$/;"	m	struct:_hw_sim_sdid::_hw_sim_sdid_bitfields
FAST_INIT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FAST_INIT : 1;         \/*!< [5]  *\/$/;"	m	struct:_hw_nv_fopt::_hw_nv_fopt_bitfields
FAST_MATH_Q15_SHIFT	platform/CMSIS/Include/arm_math.h	328;"	d
FAST_MATH_Q31_SHIFT	platform/CMSIS/Include/arm_math.h	327;"	d
FAST_MATH_TABLE_SIZE	platform/CMSIS/Include/arm_math.h	326;"	d
FCCOB0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOB0;                             \/**< Flash Common Command Object Registers, offset: 0x7 *\/$/;"	m	struct:__anon78
FCCOB0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccob0_t FCCOB0;          \/*!< [0x7] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCCOB1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOB1;                             \/**< Flash Common Command Object Registers, offset: 0x6 *\/$/;"	m	struct:__anon78
FCCOB1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccob1_t FCCOB1;          \/*!< [0x6] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCCOB2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOB2;                             \/**< Flash Common Command Object Registers, offset: 0x5 *\/$/;"	m	struct:__anon78
FCCOB2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccob2_t FCCOB2;          \/*!< [0x5] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCCOB3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOB3;                             \/**< Flash Common Command Object Registers, offset: 0x4 *\/$/;"	m	struct:__anon78
FCCOB3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccob3_t FCCOB3;          \/*!< [0x4] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCCOB4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOB4;                             \/**< Flash Common Command Object Registers, offset: 0xB *\/$/;"	m	struct:__anon78
FCCOB4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccob4_t FCCOB4;          \/*!< [0xB] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCCOB5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOB5;                             \/**< Flash Common Command Object Registers, offset: 0xA *\/$/;"	m	struct:__anon78
FCCOB5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccob5_t FCCOB5;          \/*!< [0xA] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCCOB6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOB6;                             \/**< Flash Common Command Object Registers, offset: 0x9 *\/$/;"	m	struct:__anon78
FCCOB6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccob6_t FCCOB6;          \/*!< [0x9] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCCOB7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOB7;                             \/**< Flash Common Command Object Registers, offset: 0x8 *\/$/;"	m	struct:__anon78
FCCOB7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccob7_t FCCOB7;          \/*!< [0x8] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCCOB8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOB8;                             \/**< Flash Common Command Object Registers, offset: 0xF *\/$/;"	m	struct:__anon78
FCCOB8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccob8_t FCCOB8;          \/*!< [0xF] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCCOB9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOB9;                             \/**< Flash Common Command Object Registers, offset: 0xE *\/$/;"	m	struct:__anon78
FCCOB9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccob9_t FCCOB9;          \/*!< [0xE] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCCOBA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOBA;                             \/**< Flash Common Command Object Registers, offset: 0xD *\/$/;"	m	struct:__anon78
FCCOBA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccoba_t FCCOBA;          \/*!< [0xD] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCCOBB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCCOBB;                             \/**< Flash Common Command Object Registers, offset: 0xC *\/$/;"	m	struct:__anon78
FCCOBB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fccobb_t FCCOBB;          \/*!< [0xC] Flash Common Command Object Registers *\/$/;"	m	struct:_hw_ftfa
FCFG1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t FCFG1;                             \/**< Flash Configuration Register 1, offset: 0x104C *\/$/;"	m	struct:__anon97
FCFG1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_sim_fcfg1_t FCFG1;             \/*!< [0x104C] Flash Configuration Register 1 *\/$/;"	m	struct:_hw_sim
FCFG2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t FCFG2;                             \/**< Flash Configuration Register 2, offset: 0x1050 *\/$/;"	m	struct:__anon97
FCFG2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_sim_fcfg2_t FCFG2;              \/*!< [0x1050] Flash Configuration Register 2 *\/$/;"	m	struct:_hw_sim
FCNFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FCNFG;                              \/**< Flash Configuration Register, offset: 0x1 *\/$/;"	m	struct:__anon78
FCNFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fcnfg_t FCNFG;            \/*!< [0x1] Flash Configuration Register *\/$/;"	m	struct:_hw_ftfa
FCRDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FCRDIV : 3;            \/*!< [3:1] Low-frequency Internal Reference Clock$/;"	m	struct:_hw_mcg_sc::_hw_mcg_sc_bitfields
FCT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^    __IO uint32_t FCT;                               \/**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:__anon87::__anon88
FCT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mtbdwt_fct0_t FCT0;            \/*!< [0x28] MTB_DWT Comparator Function Register 0 *\/$/;"	m	struct:_hw_mtbdwt
FCT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mtbdwt_fct1_t FCT1;            \/*!< [0x38] MTB_DWT Comparator Function Register 1 *\/$/;"	m	struct:_hw_mtbdwt
FE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t FE : 1;               \/*!< [17] Framing Error Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
FEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t FEIE : 1;             \/*!< [25] Framing Error Interrupt Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
FFCR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon119
FFSR	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon119
FGPIOA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	705;"	d
FGPIOA_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	703;"	d
FGPIOA_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	706;"	d
FGPIOA_PCOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	731;"	d
FGPIOA_PDDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	734;"	d
FGPIOA_PDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	733;"	d
FGPIOA_PDOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	729;"	d
FGPIOA_PSOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	730;"	d
FGPIOA_PTOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	732;"	d
FGPIOB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	710;"	d
FGPIOB_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	708;"	d
FGPIOB_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	711;"	d
FGPIOB_PCOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	738;"	d
FGPIOB_PDDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	741;"	d
FGPIOB_PDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	740;"	d
FGPIOB_PDOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	736;"	d
FGPIOB_PSOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	737;"	d
FGPIOB_PTOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	739;"	d
FGPIO_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4745;"	d
FGPIO_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	713;"	d
FGPIO_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	715;"	d
FGPIO_HAL_ClearPinOutput	platform/hal/inc/fsl_gpio_hal.h	/^static inline void FGPIO_HAL_ClearPinOutput(uint32_t baseAddr, uint32_t pin)$/;"	f
FGPIO_HAL_ReadPinInput	platform/hal/inc/fsl_gpio_hal.h	/^static inline uint32_t FGPIO_HAL_ReadPinInput(uint32_t baseAddr, uint32_t pin)$/;"	f
FGPIO_HAL_ReadPortInput	platform/hal/inc/fsl_gpio_hal.h	/^static inline uint32_t FGPIO_HAL_ReadPortInput(uint32_t baseAddr)$/;"	f
FGPIO_HAL_SetPinOutput	platform/hal/inc/fsl_gpio_hal.h	/^static inline void FGPIO_HAL_SetPinOutput(uint32_t baseAddr, uint32_t pin)$/;"	f
FGPIO_HAL_TogglePinOutput	platform/hal/inc/fsl_gpio_hal.h	/^static inline void FGPIO_HAL_TogglePinOutput(uint32_t baseAddr, uint32_t pin)$/;"	f
FGPIO_HAL_WritePortOutput	platform/hal/inc/fsl_gpio_hal.h	/^static inline void FGPIO_HAL_WritePortOutput(uint32_t baseAddr, uint32_t portOutput)$/;"	f
FGPIO_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} FGPIO_Type, *FGPIO_MemMapPtr;$/;"	t	typeref:struct:__anon77
FGPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	682;"	d
FGPIO_PCOR_PTCO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	680;"	d
FGPIO_PCOR_PTCO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	681;"	d
FGPIO_PCOR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	652;"	d
FGPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	694;"	d
FGPIO_PDDR_PDD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	692;"	d
FGPIO_PDDR_PDD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	693;"	d
FGPIO_PDDR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	655;"	d
FGPIO_PDIR_PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	690;"	d
FGPIO_PDIR_PDI_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	688;"	d
FGPIO_PDIR_PDI_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	689;"	d
FGPIO_PDIR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	654;"	d
FGPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	674;"	d
FGPIO_PDOR_PDO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	672;"	d
FGPIO_PDOR_PDO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	673;"	d
FGPIO_PDOR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	650;"	d
FGPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	678;"	d
FGPIO_PSOR_PTSO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	676;"	d
FGPIO_PSOR_PTSO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	677;"	d
FGPIO_PSOR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	651;"	d
FGPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	686;"	d
FGPIO_PTOR_PTTO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	684;"	d
FGPIO_PTOR_PTTO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	685;"	d
FGPIO_PTOR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	653;"	d
FGPIO_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} FGPIO_Type, *FGPIO_MemMapPtr;$/;"	t	typeref:struct:__anon77
FIFO0	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon119
FIFO1	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon119
FILT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FILT1;                              \/**< LLWU Pin Filter 1 register, offset: 0x5 *\/$/;"	m	struct:__anon81
FILT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_llwu_filt1_t FILT1;            \/*!< [0x5] LLWU Pin Filter 1 register *\/$/;"	m	struct:_hw_llwu
FILT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FILT2;                              \/**< LLWU Pin Filter 2 register, offset: 0x6 *\/$/;"	m	struct:__anon81
FILT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_llwu_filt2_t FILT2;            \/*!< [0x6] LLWU Pin Filter 2 register *\/$/;"	m	struct:_hw_llwu
FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FILTE : 2;             \/*!< [6:5] Digital Filter On External Pin *\/$/;"	m	struct:_hw_llwu_filt1::_hw_llwu_filt1_bitfields
FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FILTE : 2;             \/*!< [6:5] Digital Filter On External Pin *\/$/;"	m	struct:_hw_llwu_filt2::_hw_llwu_filt2_bitfields
FILTER_CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FILTER_CNT : 3;        \/*!< [6:4] Filter Sample Count *\/$/;"	m	struct:_hw_cmp_cr0::_hw_cmp_cr0_bitfields
FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FILTF : 1;             \/*!< [7] Filter Detect Flag *\/$/;"	m	struct:_hw_llwu_filt1::_hw_llwu_filt1_bitfields
FILTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FILTF : 1;             \/*!< [7] Filter Detect Flag *\/$/;"	m	struct:_hw_llwu_filt2::_hw_llwu_filt2_bitfields
FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FILTSEL : 4;           \/*!< [3:0] Filter Pin Select *\/$/;"	m	struct:_hw_llwu_filt1::_hw_llwu_filt1_bitfields
FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FILTSEL : 4;           \/*!< [3:0] Filter Pin Select *\/$/;"	m	struct:_hw_llwu_filt2::_hw_llwu_filt2_bitfields
FILT_PER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FILT_PER : 8;          \/*!< [7:0] Filter Sample Period *\/$/;"	m	struct:_hw_cmp_fpr::_hw_cmp_fpr_bitfields
FLAGS_MINUS	platform/utilities/src/print_scan.c	47;"	d	file:
FLAGS_PLUS	platform/utilities/src/print_scan.c	48;"	d	file:
FLAGS_POUND	platform/utilities/src/print_scan.c	51;"	d	file:
FLAGS_SPACE	platform/utilities/src/print_scan.c	49;"	d	file:
FLAGS_ZERO	platform/utilities/src/print_scan.c	50;"	d	file:
FLASHDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t FLASHDIS : 1;         \/*!< [0] Flash Disable *\/$/;"	m	struct:_hw_sim_fcfg1::_hw_sim_fcfg1_bitfields
FLASHDOZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t FLASHDOZE : 1;        \/*!< [1] Flash Doze *\/$/;"	m	struct:_hw_sim_fcfg1::_hw_sim_fcfg1_bitfields
FLASH_CALLBACK_CS	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	249;"	d
FLASH_NOT_SECURE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	209;"	d
FLASH_SECURE_BACKDOOR_DISABLED	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	213;"	d
FLASH_SECURE_BACKDOOR_ENABLED	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	211;"	d
FLASH_SECURITY_STATE_KEYEN	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	72;"	d
FLASH_SECURITY_STATE_UNSECURED	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	73;"	d
FLASH_SSD_CONFIG	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^} FLASH_SSD_CONFIG, *PFLASH_SSD_CONFIG;$/;"	t	typeref:struct:_ssd_config
FLEXCANBerrCounter	platform/hal/inc/fsl_flexcan_hal.h	/^typedef struct FLEXCANBerrCounter {$/;"	s
FLEXCANIdTable	platform/hal/inc/fsl_flexcan_hal.h	/^typedef struct FLEXCANIdTable {$/;"	s
FLEXCANMb	platform/hal/inc/fsl_flexcan_hal.h	/^typedef struct FLEXCANMb {$/;"	s
FLEXCANMbCodeStatus	platform/hal/inc/fsl_flexcan_hal.h	/^typedef struct FLEXCANMbCodeStatus {$/;"	s
FLEXCANTimeSegment	platform/hal/inc/fsl_flexcan_hal.h	/^typedef struct FLEXCANTimeSegment {$/;"	s
FLEXCANUserConfig	platform/drivers/inc/fsl_flexcan_driver.h	/^typedef struct FLEXCANUserConfig {$/;"	s
FLEXCAN_ALL_INT	platform/hal/src/flexcan/fsl_flexcan_hal.c	70;"	d	file:
FLEXCAN_BYTE_DATA_FIELD_MASK	platform/hal/src/flexcan/fsl_flexcan_hal.c	72;"	d	file:
FLEXCAN_DRV_ConfigRxFifo	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t FLEXCAN_DRV_ConfigRxFifo($/;"	f
FLEXCAN_DRV_ConfigRxMb	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t FLEXCAN_DRV_ConfigRxMb($/;"	f
FLEXCAN_DRV_ConfigTxMb	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t FLEXCAN_DRV_ConfigTxMb($/;"	f
FLEXCAN_DRV_Deinit	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^uint32_t FLEXCAN_DRV_Deinit(uint8_t instance)$/;"	f
FLEXCAN_DRV_GetBitrate	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t  FLEXCAN_DRV_GetBitrate(uint8_t instance, flexcan_time_segment_t *bitrate)$/;"	f
FLEXCAN_DRV_IRQHandler	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^void FLEXCAN_DRV_IRQHandler(uint8_t instance)$/;"	f
FLEXCAN_DRV_Init	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t FLEXCAN_DRV_Init($/;"	f
FLEXCAN_DRV_RxFifo	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t FLEXCAN_DRV_RxFifo($/;"	f
FLEXCAN_DRV_RxMessageBuffer	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t FLEXCAN_DRV_RxMessageBuffer($/;"	f
FLEXCAN_DRV_Send	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t FLEXCAN_DRV_Send($/;"	f
FLEXCAN_DRV_SetBitrate	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t FLEXCAN_DRV_SetBitrate(uint8_t instance, flexcan_time_segment_t *bitrate)$/;"	f
FLEXCAN_DRV_SetMaskType	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^void  FLEXCAN_DRV_SetMaskType(uint8_t instance, flexcan_rx_mask_type_t type)$/;"	f
FLEXCAN_DRV_SetRxFifoGlobalMask	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t FLEXCAN_DRV_SetRxFifoGlobalMask($/;"	f
FLEXCAN_DRV_SetRxIndividualMask	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t FLEXCAN_DRV_SetRxIndividualMask($/;"	f
FLEXCAN_DRV_SetRxMbGlobalMask	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^flexcan_status_t FLEXCAN_DRV_SetRxMbGlobalMask($/;"	f
FLEXCAN_HAL_ClearErrIntStatus	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_ClearErrIntStatus(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_ClearMbIntFlag	platform/hal/inc/fsl_flexcan_hal.h	/^static inline void FLEXCAN_HAL_ClearMbIntFlag($/;"	f
FLEXCAN_HAL_Disable	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_Disable(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_DisableBusOffInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_DisableBusOffInt(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_DisableErrInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_DisableErrInt(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_DisableMbInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_DisableMbInt($/;"	f
FLEXCAN_HAL_DisableOperationMode	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_DisableOperationMode($/;"	f
FLEXCAN_HAL_DisableRxFifo	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_DisableRxFifo(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_DisableRxWarningInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_DisableRxWarningInt(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_DisableTxWarningInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_DisableTxWarningInt(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_DisableWakeupInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_DisableWakeupInt(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_Enable	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_Enable(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_EnableBusOffInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_EnableBusOffInt(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_EnableErrInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_EnableErrInt(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_EnableMbInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_EnableMbInt($/;"	f
FLEXCAN_HAL_EnableOperationMode	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_EnableOperationMode($/;"	f
FLEXCAN_HAL_EnableRxFifo	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_EnableRxFifo(uint32_t canBaseAddr, uint32_t numOfFilters, uint32_t maxNumMb)$/;"	f
FLEXCAN_HAL_EnableRxWarningInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_EnableRxWarningInt(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_EnableTxWarningInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_EnableTxWarningInt(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_EnableWakeupInt	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_EnableWakeupInt(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_EnterFreezeMode	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_EnterFreezeMode(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_ExitFreezeMode	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_ExitFreezeMode(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_GetAllMbIntFlags	platform/hal/inc/fsl_flexcan_hal.h	/^static inline uint32_t FLEXCAN_HAL_GetAllMbIntFlags(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_GetClock	platform/hal/inc/fsl_flexcan_hal.h	/^static inline bool FLEXCAN_HAL_GetClock(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_GetErrCounter	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_GetErrCounter($/;"	f
FLEXCAN_HAL_GetErrStatus	platform/hal/inc/fsl_flexcan_hal.h	/^static inline uint32_t FLEXCAN_HAL_GetErrStatus(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_GetFreezeAck	platform/hal/inc/fsl_flexcan_hal.h	/^static inline uint32_t FLEXCAN_HAL_GetFreezeAck(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_GetIdAcceptanceFilterRxFifo	platform/hal/inc/fsl_flexcan_hal.h	/^static inline uint32_t  FLEXCAN_HAL_GetIdAcceptanceFilterRxFifo(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_GetMb	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_GetMb($/;"	f
FLEXCAN_HAL_GetMbIntFlag	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^uint8_t FLEXCAN_HAL_GetMbIntFlag($/;"	f
FLEXCAN_HAL_GetTimeSegments	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_GetTimeSegments($/;"	f
FLEXCAN_HAL_Init	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_Init(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_IsEnabled	platform/hal/inc/fsl_flexcan_hal.h	/^static inline bool FLEXCAN_HAL_IsEnabled(uint32_t canBaseAddr)$/;"	f
FLEXCAN_HAL_LockRxMb	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_LockRxMb($/;"	f
FLEXCAN_HAL_ReadFifo	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_ReadFifo($/;"	f
FLEXCAN_HAL_SelectClock	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_SelectClock($/;"	f
FLEXCAN_HAL_SetIdFilterTableElements	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_SetIdFilterTableElements($/;"	f
FLEXCAN_HAL_SetMaskType	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetMaskType($/;"	f
FLEXCAN_HAL_SetMaxMbNumber	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetMaxMbNumber($/;"	f
FLEXCAN_HAL_SetMbRx	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_SetMbRx($/;"	f
FLEXCAN_HAL_SetMbTx	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_SetMbTx($/;"	f
FLEXCAN_HAL_SetRxFifo	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_SetRxFifo($/;"	f
FLEXCAN_HAL_SetRxFifoFiltersNumber	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetRxFifoFiltersNumber($/;"	f
FLEXCAN_HAL_SetRxFifoGlobalExtMask	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetRxFifoGlobalExtMask($/;"	f
FLEXCAN_HAL_SetRxFifoGlobalStdMask	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetRxFifoGlobalStdMask($/;"	f
FLEXCAN_HAL_SetRxIndividualExtMask	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_SetRxIndividualExtMask($/;"	f
FLEXCAN_HAL_SetRxIndividualStdMask	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^flexcan_status_t FLEXCAN_HAL_SetRxIndividualStdMask($/;"	f
FLEXCAN_HAL_SetRxMbBuf14ExtMask	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetRxMbBuf14ExtMask($/;"	f
FLEXCAN_HAL_SetRxMbBuf14StdMask	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetRxMbBuf14StdMask($/;"	f
FLEXCAN_HAL_SetRxMbBuf15ExtMask	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetRxMbBuf15ExtMask($/;"	f
FLEXCAN_HAL_SetRxMbBuf15StdMask	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetRxMbBuf15StdMask($/;"	f
FLEXCAN_HAL_SetRxMbGlobalExtMask	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetRxMbGlobalExtMask($/;"	f
FLEXCAN_HAL_SetRxMbGlobalStdMask	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetRxMbGlobalStdMask($/;"	f
FLEXCAN_HAL_SetTimeSegments	platform/hal/src/flexcan/fsl_flexcan_hal.c	/^void FLEXCAN_HAL_SetTimeSegments($/;"	f
FLEXCAN_HAL_UnlockRxMb	platform/hal/inc/fsl_flexcan_hal.h	/^static inline void FLEXCAN_HAL_UnlockRxMb(uint32_t canBaseAddr)$/;"	f
FLEXCAN_RX_FIFO_ID_FILTER_FORMATA_EXT_MASK	platform/hal/src/flexcan/fsl_flexcan_hal.c	40;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATA_EXT_SHIFT	platform/hal/src/flexcan/fsl_flexcan_hal.c	42;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATA_STD_MASK	platform/hal/src/flexcan/fsl_flexcan_hal.c	44;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATA_STD_SHIFT	platform/hal/src/flexcan/fsl_flexcan_hal.c	46;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATB_EXT_MASK	platform/hal/src/flexcan/fsl_flexcan_hal.c	48;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATB_EXT_SHIFT1	platform/hal/src/flexcan/fsl_flexcan_hal.c	50;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATB_EXT_SHIFT2	platform/hal/src/flexcan/fsl_flexcan_hal.c	52;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATB_STD_MASK	platform/hal/src/flexcan/fsl_flexcan_hal.c	54;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATB_STD_SHIFT1	platform/hal/src/flexcan/fsl_flexcan_hal.c	56;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATB_STD_SHIFT2	platform/hal/src/flexcan/fsl_flexcan_hal.c	58;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATC_MASK	platform/hal/src/flexcan/fsl_flexcan_hal.c	60;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATC_SHIFT1	platform/hal/src/flexcan/fsl_flexcan_hal.c	62;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATC_SHIFT2	platform/hal/src/flexcan/fsl_flexcan_hal.c	64;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATC_SHIFT3	platform/hal/src/flexcan/fsl_flexcan_hal.c	66;"	d	file:
FLEXCAN_RX_FIFO_ID_FILTER_FORMATC_SHIFT4	platform/hal/src/flexcan/fsl_flexcan_hal.c	68;"	d	file:
FLOW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t FLOW;                              \/**< MTB Flow Register, offset: 0x8 *\/$/;"	m	struct:__anon86
FLOW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mtb_flow_t FLOW;               \/*!< [0x8] MTB Flow Register *\/$/;"	m	struct:_hw_mtb
FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FLT;                                \/**< I2C Programmable Input Glitch Filter register, offset: 0x6 *\/$/;"	m	struct:__anon80
FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FLT : 4;               \/*!< [3:0] I2C Programmable Filter Factor *\/$/;"	m	struct:_hw_i2c_flt::_hw_i2c_flt_bitfields
FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_flt_t FLT;                 \/*!< [0x6] I2C Programmable Input Glitch Filter register *\/$/;"	m	struct:_hw_i2c
FM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FM;                                 \/**< Force Mode Register, offset: 0x6 *\/$/;"	m	struct:__anon93
FM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rcm_fm_t FM;                   \/*!< [0x6] Force Mode Register *\/$/;"	m	struct:_hw_rcm
FOLDCNT	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon118
FOPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t FOPT;                               \/**< Flash Option Register, offset: 0x3 *\/$/;"	m	struct:__anon78
FOPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t FOPT;                               \/**< Non-volatile Flash Option Register, offset: 0xD *\/$/;"	m	struct:__anon89
FOPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_ftfa_fopt_t FOPT;               \/*!< [0x3] Flash Option Register *\/$/;"	m	struct:_hw_ftfa
FOPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_fopt_t FOPT;                 \/*!< [0xD] Non-volatile Flash Option Register *\/$/;"	m	struct:_hw_nv
FOPT	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^FOPT          EQU     0x3D$/;"	d
FORCEROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FORCEROM : 2;          \/*!< [2:1] Force ROM Boot *\/$/;"	m	struct:_hw_rcm_fm::_hw_rcm_fm_bitfields
FPCA	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon69::__anon70
FPCA	platform/CMSIS/Include/core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon110::__anon111
FPCAR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon121
FPCCR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon121
FPDSCR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon121
FPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FPR;                                \/**< CMP Filter Period Register, offset: 0x2 *\/$/;"	m	struct:__anon76
FPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_cmp_fpr_t FPR;                 \/*!< [0x2] CMP Filter Period Register *\/$/;"	m	struct:_hw_cmp
FPROT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t FPROT0;                             \/**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB *\/$/;"	m	struct:__anon89
FPROT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FPROT0;                             \/**< Program Flash Protection Registers, offset: 0x13 *\/$/;"	m	struct:__anon78
FPROT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_fprot0_t FPROT0;             \/*!< [0xB] Non-volatile P-Flash Protection 0 - High Register *\/$/;"	m	struct:_hw_nv
FPROT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fprot0_t FPROT0;          \/*!< [0x13] Program Flash Protection Registers *\/$/;"	m	struct:_hw_ftfa
FPROT0	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^FPROT0          EQU     nFPROT0:EOR:0xFF$/;"	d
FPROT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t FPROT1;                             \/**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA *\/$/;"	m	struct:__anon89
FPROT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FPROT1;                             \/**< Program Flash Protection Registers, offset: 0x12 *\/$/;"	m	struct:__anon78
FPROT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_fprot1_t FPROT1;             \/*!< [0xA] Non-volatile P-Flash Protection 0 - Low Register *\/$/;"	m	struct:_hw_nv
FPROT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fprot1_t FPROT1;          \/*!< [0x12] Program Flash Protection Registers *\/$/;"	m	struct:_hw_ftfa
FPROT1	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^FPROT1          EQU     nFPROT1:EOR:0xFF$/;"	d
FPROT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t FPROT2;                             \/**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 *\/$/;"	m	struct:__anon89
FPROT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FPROT2;                             \/**< Program Flash Protection Registers, offset: 0x11 *\/$/;"	m	struct:__anon78
FPROT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_fprot2_t FPROT2;             \/*!< [0x9] Non-volatile P-Flash Protection 1 - High Register *\/$/;"	m	struct:_hw_nv
FPROT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fprot2_t FPROT2;          \/*!< [0x11] Program Flash Protection Registers *\/$/;"	m	struct:_hw_ftfa
FPROT2	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^FPROT2          EQU     nFPROT2:EOR:0xFF$/;"	d
FPROT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t FPROT3;                             \/**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 *\/$/;"	m	struct:__anon89
FPROT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FPROT3;                             \/**< Program Flash Protection Registers, offset: 0x10 *\/$/;"	m	struct:__anon78
FPROT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_fprot3_t FPROT3;             \/*!< [0x8] Non-volatile P-Flash Protection 1 - Low Register *\/$/;"	m	struct:_hw_nv
FPROT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fprot3_t FPROT3;          \/*!< [0x10] Program Flash Protection Registers *\/$/;"	m	struct:_hw_ftfa
FPROT3	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^FPROT3          EQU     nFPROT3:EOR:0xFF$/;"	d
FPTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4779;"	d
FPTA_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4777;"	d
FPTA_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4775;"	d
FPTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4780;"	d
FPTB_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4778;"	d
FPTB_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4776;"	d
FPU	platform/CMSIS/Include/core_cm4.h	1425;"	d
FPU_BASE	platform/CMSIS/Include/core_cm4.h	1424;"	d
FPU_FPCAR_ADDRESS_Msk	platform/CMSIS/Include/core_cm4.h	1233;"	d
FPU_FPCAR_ADDRESS_Pos	platform/CMSIS/Include/core_cm4.h	1232;"	d
FPU_FPCCR_ASPEN_Msk	platform/CMSIS/Include/core_cm4.h	1205;"	d
FPU_FPCCR_ASPEN_Pos	platform/CMSIS/Include/core_cm4.h	1204;"	d
FPU_FPCCR_BFRDY_Msk	platform/CMSIS/Include/core_cm4.h	1214;"	d
FPU_FPCCR_BFRDY_Pos	platform/CMSIS/Include/core_cm4.h	1213;"	d
FPU_FPCCR_HFRDY_Msk	platform/CMSIS/Include/core_cm4.h	1220;"	d
FPU_FPCCR_HFRDY_Pos	platform/CMSIS/Include/core_cm4.h	1219;"	d
FPU_FPCCR_LSPACT_Msk	platform/CMSIS/Include/core_cm4.h	1229;"	d
FPU_FPCCR_LSPACT_Pos	platform/CMSIS/Include/core_cm4.h	1228;"	d
FPU_FPCCR_LSPEN_Msk	platform/CMSIS/Include/core_cm4.h	1208;"	d
FPU_FPCCR_LSPEN_Pos	platform/CMSIS/Include/core_cm4.h	1207;"	d
FPU_FPCCR_MMRDY_Msk	platform/CMSIS/Include/core_cm4.h	1217;"	d
FPU_FPCCR_MMRDY_Pos	platform/CMSIS/Include/core_cm4.h	1216;"	d
FPU_FPCCR_MONRDY_Msk	platform/CMSIS/Include/core_cm4.h	1211;"	d
FPU_FPCCR_MONRDY_Pos	platform/CMSIS/Include/core_cm4.h	1210;"	d
FPU_FPCCR_THREAD_Msk	platform/CMSIS/Include/core_cm4.h	1223;"	d
FPU_FPCCR_THREAD_Pos	platform/CMSIS/Include/core_cm4.h	1222;"	d
FPU_FPCCR_USER_Msk	platform/CMSIS/Include/core_cm4.h	1226;"	d
FPU_FPCCR_USER_Pos	platform/CMSIS/Include/core_cm4.h	1225;"	d
FPU_FPDSCR_AHP_Msk	platform/CMSIS/Include/core_cm4.h	1237;"	d
FPU_FPDSCR_AHP_Pos	platform/CMSIS/Include/core_cm4.h	1236;"	d
FPU_FPDSCR_DN_Msk	platform/CMSIS/Include/core_cm4.h	1240;"	d
FPU_FPDSCR_DN_Pos	platform/CMSIS/Include/core_cm4.h	1239;"	d
FPU_FPDSCR_FZ_Msk	platform/CMSIS/Include/core_cm4.h	1243;"	d
FPU_FPDSCR_FZ_Pos	platform/CMSIS/Include/core_cm4.h	1242;"	d
FPU_FPDSCR_RMode_Msk	platform/CMSIS/Include/core_cm4.h	1246;"	d
FPU_FPDSCR_RMode_Pos	platform/CMSIS/Include/core_cm4.h	1245;"	d
FPU_MVFR0_A_SIMD_registers_Msk	platform/CMSIS/Include/core_cm4.h	1271;"	d
FPU_MVFR0_A_SIMD_registers_Pos	platform/CMSIS/Include/core_cm4.h	1270;"	d
FPU_MVFR0_Divide_Msk	platform/CMSIS/Include/core_cm4.h	1259;"	d
FPU_MVFR0_Divide_Pos	platform/CMSIS/Include/core_cm4.h	1258;"	d
FPU_MVFR0_Double_precision_Msk	platform/CMSIS/Include/core_cm4.h	1265;"	d
FPU_MVFR0_Double_precision_Pos	platform/CMSIS/Include/core_cm4.h	1264;"	d
FPU_MVFR0_FP_excep_trapping_Msk	platform/CMSIS/Include/core_cm4.h	1262;"	d
FPU_MVFR0_FP_excep_trapping_Pos	platform/CMSIS/Include/core_cm4.h	1261;"	d
FPU_MVFR0_FP_rounding_modes_Msk	platform/CMSIS/Include/core_cm4.h	1250;"	d
FPU_MVFR0_FP_rounding_modes_Pos	platform/CMSIS/Include/core_cm4.h	1249;"	d
FPU_MVFR0_Short_vectors_Msk	platform/CMSIS/Include/core_cm4.h	1253;"	d
FPU_MVFR0_Short_vectors_Pos	platform/CMSIS/Include/core_cm4.h	1252;"	d
FPU_MVFR0_Single_precision_Msk	platform/CMSIS/Include/core_cm4.h	1268;"	d
FPU_MVFR0_Single_precision_Pos	platform/CMSIS/Include/core_cm4.h	1267;"	d
FPU_MVFR0_Square_root_Msk	platform/CMSIS/Include/core_cm4.h	1256;"	d
FPU_MVFR0_Square_root_Pos	platform/CMSIS/Include/core_cm4.h	1255;"	d
FPU_MVFR1_D_NaN_mode_Msk	platform/CMSIS/Include/core_cm4.h	1281;"	d
FPU_MVFR1_D_NaN_mode_Pos	platform/CMSIS/Include/core_cm4.h	1280;"	d
FPU_MVFR1_FP_HPFP_Msk	platform/CMSIS/Include/core_cm4.h	1278;"	d
FPU_MVFR1_FP_HPFP_Pos	platform/CMSIS/Include/core_cm4.h	1277;"	d
FPU_MVFR1_FP_fused_MAC_Msk	platform/CMSIS/Include/core_cm4.h	1275;"	d
FPU_MVFR1_FP_fused_MAC_Pos	platform/CMSIS/Include/core_cm4.h	1274;"	d
FPU_MVFR1_FtZ_mode_Msk	platform/CMSIS/Include/core_cm4.h	1284;"	d
FPU_MVFR1_FtZ_mode_Pos	platform/CMSIS/Include/core_cm4.h	1283;"	d
FPU_Type	platform/CMSIS/Include/core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon121
FPVIOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FPVIOL : 1;            \/*!< [4] Flash Protection Violation Flag *\/$/;"	m	struct:_hw_ftfa_fstat::_hw_ftfa_fstat_bitfields
FRETSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t FRETSC : 1;           \/*!< [13] Frame Error \/ Transmit Special$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
FSCR	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon119
FSEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t FSEC;                               \/**< Flash Security Register, offset: 0x2 *\/$/;"	m	struct:__anon78
FSEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t FSEC;                               \/**< Non-volatile Flash Security Register, offset: 0xC *\/$/;"	m	struct:__anon89
FSEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_ftfa_fsec_t FSEC;               \/*!< [0x2] Flash Security Register *\/$/;"	m	struct:_hw_ftfa
FSEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_nv_fsec_t FSEC;                 \/*!< [0xC] Non-volatile Flash Security Register *\/$/;"	m	struct:_hw_nv
FSEC	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^FSEC          EQU     0xFE$/;"	d
FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FSLACC : 2;            \/*!< [3:2] Freescale Failure Analysis Access Code$/;"	m	struct:_hw_ftfa_fsec::_hw_ftfa_fsec_bitfields
FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t FSLACC : 2;            \/*!< [3:2] Freescale Failure Analysis Access Code$/;"	m	struct:_hw_nv_fsec::_hw_nv_fsec_bitfields
FSL_FEATURE_ADC16_CONVERSION_CONTROL_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	93;"	d
FSL_FEATURE_ADC16_FIFO_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	79;"	d
FSL_FEATURE_ADC16_HAS_CALIBRATION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	85;"	d
FSL_FEATURE_ADC16_HAS_DIFF_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	75;"	d
FSL_FEATURE_ADC16_HAS_DMA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	73;"	d
FSL_FEATURE_ADC16_HAS_FIFO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	77;"	d
FSL_FEATURE_ADC16_HAS_HW_AVERAGE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	87;"	d
FSL_FEATURE_ADC16_HAS_HW_TRIGGER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	83;"	d
FSL_FEATURE_ADC16_HAS_MUX_SELECT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	81;"	d
FSL_FEATURE_ADC16_HAS_OFFSET_CORRECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	89;"	d
FSL_FEATURE_ADC16_HAS_PGA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	67;"	d
FSL_FEATURE_ADC16_HAS_PGA_CHOPPING	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	69;"	d
FSL_FEATURE_ADC16_HAS_PGA_OFFSET_MEASUREMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	71;"	d
FSL_FEATURE_ADC16_MAX_RESOLUTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	91;"	d
FSL_FEATURE_CMP_HAS_DAC_TEST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	108;"	d
FSL_FEATURE_CMP_HAS_DMA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	104;"	d
FSL_FEATURE_CMP_HAS_EXTERNAL_SAMPLE_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	102;"	d
FSL_FEATURE_CMP_HAS_PASS_THROUGH_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	106;"	d
FSL_FEATURE_CMP_HAS_TRIGGER_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	98;"	d
FSL_FEATURE_CMP_HAS_WINDOW_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	100;"	d
FSL_FEATURE_COP_HAS_DEBUG_ENABLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	113;"	d
FSL_FEATURE_COP_HAS_LONGTIME_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	119;"	d
FSL_FEATURE_COP_HAS_MORE_CLKSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	117;"	d
FSL_FEATURE_COP_HAS_STOP_ENABLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	115;"	d
FSL_FEATURE_FLASH_FLEX_BLOCK_DATA_PATH_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	167;"	d
FSL_FEATURE_FLASH_FLEX_BLOCK_DATA_PATH_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	340;"	d
FSL_FEATURE_FLASH_FLEX_BLOCK_DATA_PATH_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	513;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	223;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	396;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	569;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	159;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	332;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	505;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SECTOR_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	163;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SECTOR_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	336;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SECTOR_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	509;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	161;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	334;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	507;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_WRITE_UNIT_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	165;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_WRITE_UNIT_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	338;"	d
FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_WRITE_UNIT_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	511;"	d
FSL_FEATURE_FLASH_FLEX_NVM_CHECK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	231;"	d
FSL_FEATURE_FLASH_FLEX_NVM_CHECK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	404;"	d
FSL_FEATURE_FLASH_FLEX_NVM_CHECK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	577;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	233;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	406;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	579;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	235;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	408;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	581;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	237;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	410;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	583;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	239;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	412;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	585;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	241;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	414;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	587;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	243;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	416;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	589;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	245;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	418;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	591;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	247;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	420;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	593;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	249;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	422;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	595;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	251;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	424;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	597;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	253;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	426;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	599;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	255;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	428;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	601;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	257;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	430;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	603;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	259;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	432;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	605;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	261;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	434;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	607;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	263;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	436;"	d
FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	609;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	265;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	438;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	611;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	267;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	440;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	613;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	269;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	442;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	615;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	271;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	444;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	617;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	273;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	446;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	619;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	275;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	448;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	621;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	277;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	450;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	623;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	279;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	452;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	625;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	281;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	454;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1000	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	627;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	283;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	456;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1001	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	629;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	285;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	458;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1010	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	631;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	287;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	460;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1011	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	633;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	289;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	462;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1100	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	635;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	291;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	464;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1101	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	637;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	293;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	466;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1110	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	639;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	295;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	468;"	d
FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1111	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	641;"	d
FSL_FEATURE_FLASH_FLEX_NVM_RESOURCE_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	229;"	d
FSL_FEATURE_FLASH_FLEX_NVM_RESOURCE_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	402;"	d
FSL_FEATURE_FLASH_FLEX_NVM_RESOURCE_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	575;"	d
FSL_FEATURE_FLASH_FLEX_NVM_SECTION_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	227;"	d
FSL_FEATURE_FLASH_FLEX_NVM_SECTION_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	400;"	d
FSL_FEATURE_FLASH_FLEX_NVM_SECTION_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	573;"	d
FSL_FEATURE_FLASH_FLEX_NVM_SECTOR_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	225;"	d
FSL_FEATURE_FLASH_FLEX_NVM_SECTOR_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	398;"	d
FSL_FEATURE_FLASH_FLEX_NVM_SECTOR_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	571;"	d
FSL_FEATURE_FLASH_FLEX_NVM_START_ADDRESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	169;"	d
FSL_FEATURE_FLASH_FLEX_NVM_START_ADDRESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	342;"	d
FSL_FEATURE_FLASH_FLEX_NVM_START_ADDRESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	515;"	d
FSL_FEATURE_FLASH_FLEX_RAM_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	173;"	d
FSL_FEATURE_FLASH_FLEX_RAM_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	346;"	d
FSL_FEATURE_FLASH_FLEX_RAM_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	519;"	d
FSL_FEATURE_FLASH_FLEX_RAM_START_ADDRESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	175;"	d
FSL_FEATURE_FLASH_FLEX_RAM_START_ADDRESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	348;"	d
FSL_FEATURE_FLASH_FLEX_RAM_START_ADDRESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	521;"	d
FSL_FEATURE_FLASH_HAS_ACCESS_CONTROL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	139;"	d
FSL_FEATURE_FLASH_HAS_ACCESS_CONTROL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	312;"	d
FSL_FEATURE_FLASH_HAS_ACCESS_CONTROL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	485;"	d
FSL_FEATURE_FLASH_HAS_DATA_FLASH_REGION_PROTECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	137;"	d
FSL_FEATURE_FLASH_HAS_DATA_FLASH_REGION_PROTECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	310;"	d
FSL_FEATURE_FLASH_HAS_DATA_FLASH_REGION_PROTECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	483;"	d
FSL_FEATURE_FLASH_HAS_EEROM_REGION_PROTECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	135;"	d
FSL_FEATURE_FLASH_HAS_EEROM_REGION_PROTECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	308;"	d
FSL_FEATURE_FLASH_HAS_EEROM_REGION_PROTECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	481;"	d
FSL_FEATURE_FLASH_HAS_ERASE_ALL_BLOCKS_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	201;"	d
FSL_FEATURE_FLASH_HAS_ERASE_ALL_BLOCKS_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	374;"	d
FSL_FEATURE_FLASH_HAS_ERASE_ALL_BLOCKS_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	547;"	d
FSL_FEATURE_FLASH_HAS_ERASE_FLASH_BLOCK_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	189;"	d
FSL_FEATURE_FLASH_HAS_ERASE_FLASH_BLOCK_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	362;"	d
FSL_FEATURE_FLASH_HAS_ERASE_FLASH_BLOCK_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	535;"	d
FSL_FEATURE_FLASH_HAS_ERASE_FLASH_SECTOR_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	191;"	d
FSL_FEATURE_FLASH_HAS_ERASE_FLASH_SECTOR_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	364;"	d
FSL_FEATURE_FLASH_HAS_ERASE_FLASH_SECTOR_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	537;"	d
FSL_FEATURE_FLASH_HAS_FLEX_NVM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	157;"	d
FSL_FEATURE_FLASH_HAS_FLEX_NVM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	330;"	d
FSL_FEATURE_FLASH_HAS_FLEX_NVM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	503;"	d
FSL_FEATURE_FLASH_HAS_FLEX_RAM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	171;"	d
FSL_FEATURE_FLASH_HAS_FLEX_RAM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	344;"	d
FSL_FEATURE_FLASH_HAS_FLEX_RAM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	517;"	d
FSL_FEATURE_FLASH_HAS_FLEX_RAM_FLAGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	131;"	d
FSL_FEATURE_FLASH_HAS_FLEX_RAM_FLAGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	304;"	d
FSL_FEATURE_FLASH_HAS_FLEX_RAM_FLAGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	477;"	d
FSL_FEATURE_FLASH_HAS_FMC_FLASH_CACHE_CONTROLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	141;"	d
FSL_FEATURE_FLASH_HAS_FMC_FLASH_CACHE_CONTROLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	314;"	d
FSL_FEATURE_FLASH_HAS_FMC_FLASH_CACHE_CONTROLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	487;"	d
FSL_FEATURE_FLASH_HAS_MCM_FLASH_CACHE_CONTROLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	143;"	d
FSL_FEATURE_FLASH_HAS_MCM_FLASH_CACHE_CONTROLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	316;"	d
FSL_FEATURE_FLASH_HAS_MCM_FLASH_CACHE_CONTROLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	489;"	d
FSL_FEATURE_FLASH_HAS_PFLASH_BLOCK_SWAP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	155;"	d
FSL_FEATURE_FLASH_HAS_PFLASH_BLOCK_SWAP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	328;"	d
FSL_FEATURE_FLASH_HAS_PFLASH_BLOCK_SWAP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	501;"	d
FSL_FEATURE_FLASH_HAS_PFLASH_SWAPPING_STATUS_FLAG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	133;"	d
FSL_FEATURE_FLASH_HAS_PFLASH_SWAPPING_STATUS_FLAG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	306;"	d
FSL_FEATURE_FLASH_HAS_PFLASH_SWAPPING_STATUS_FLAG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	479;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_CHECK_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	181;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_CHECK_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	354;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_CHECK_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	527;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_LONGWORD_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	185;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_LONGWORD_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	358;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_LONGWORD_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	531;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_ONCE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	199;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_ONCE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	372;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_ONCE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	545;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_PARTITION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	207;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_PARTITION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	380;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_PARTITION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	553;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_PHRASE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	187;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_PHRASE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	360;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_PHRASE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	533;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_SECTION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	193;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_SECTION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	366;"	d
FSL_FEATURE_FLASH_HAS_PROGRAM_SECTION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	539;"	d
FSL_FEATURE_FLASH_HAS_READ_1S_ALL_BLOCKS_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	195;"	d
FSL_FEATURE_FLASH_HAS_READ_1S_ALL_BLOCKS_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	368;"	d
FSL_FEATURE_FLASH_HAS_READ_1S_ALL_BLOCKS_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	541;"	d
FSL_FEATURE_FLASH_HAS_READ_1S_BLOCK_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	177;"	d
FSL_FEATURE_FLASH_HAS_READ_1S_BLOCK_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	350;"	d
FSL_FEATURE_FLASH_HAS_READ_1S_BLOCK_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	523;"	d
FSL_FEATURE_FLASH_HAS_READ_1S_SECTION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	179;"	d
FSL_FEATURE_FLASH_HAS_READ_1S_SECTION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	352;"	d
FSL_FEATURE_FLASH_HAS_READ_1S_SECTION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	525;"	d
FSL_FEATURE_FLASH_HAS_READ_ONCE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	197;"	d
FSL_FEATURE_FLASH_HAS_READ_ONCE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	370;"	d
FSL_FEATURE_FLASH_HAS_READ_ONCE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	543;"	d
FSL_FEATURE_FLASH_HAS_READ_RESOURCE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	183;"	d
FSL_FEATURE_FLASH_HAS_READ_RESOURCE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	356;"	d
FSL_FEATURE_FLASH_HAS_READ_RESOURCE_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	529;"	d
FSL_FEATURE_FLASH_HAS_SET_FLEXRAM_FUNCTION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	209;"	d
FSL_FEATURE_FLASH_HAS_SET_FLEXRAM_FUNCTION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	382;"	d
FSL_FEATURE_FLASH_HAS_SET_FLEXRAM_FUNCTION_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	555;"	d
FSL_FEATURE_FLASH_HAS_SWAP_CONTROL_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	205;"	d
FSL_FEATURE_FLASH_HAS_SWAP_CONTROL_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	378;"	d
FSL_FEATURE_FLASH_HAS_SWAP_CONTROL_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	551;"	d
FSL_FEATURE_FLASH_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	203;"	d
FSL_FEATURE_FLASH_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	376;"	d
FSL_FEATURE_FLASH_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	549;"	d
FSL_FEATURE_FLASH_IS_FTFA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	125;"	d
FSL_FEATURE_FLASH_IS_FTFA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	298;"	d
FSL_FEATURE_FLASH_IS_FTFA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	471;"	d
FSL_FEATURE_FLASH_IS_FTFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	127;"	d
FSL_FEATURE_FLASH_IS_FTFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	300;"	d
FSL_FEATURE_FLASH_IS_FTFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	473;"	d
FSL_FEATURE_FLASH_IS_FTFL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	129;"	d
FSL_FEATURE_FLASH_IS_FTFL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	302;"	d
FSL_FEATURE_FLASH_IS_FTFL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	475;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	211;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	384;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	557;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	145;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	318;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	491;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_DATA_PATH_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	153;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_DATA_PATH_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	326;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_DATA_PATH_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	499;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_SECTOR_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	149;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_SECTOR_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	322;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_SECTOR_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	495;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	147;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	320;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	493;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_WRITE_UNIT_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	151;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_WRITE_UNIT_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	324;"	d
FSL_FEATURE_FLASH_PFLASH_BLOCK_WRITE_UNIT_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	497;"	d
FSL_FEATURE_FLASH_PFLASH_CHECK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	219;"	d
FSL_FEATURE_FLASH_PFLASH_CHECK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	392;"	d
FSL_FEATURE_FLASH_PFLASH_CHECK_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	565;"	d
FSL_FEATURE_FLASH_PFLASH_RESOURCE_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	217;"	d
FSL_FEATURE_FLASH_PFLASH_RESOURCE_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	390;"	d
FSL_FEATURE_FLASH_PFLASH_RESOURCE_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	563;"	d
FSL_FEATURE_FLASH_PFLASH_SECTION_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	215;"	d
FSL_FEATURE_FLASH_PFLASH_SECTION_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	388;"	d
FSL_FEATURE_FLASH_PFLASH_SECTION_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	561;"	d
FSL_FEATURE_FLASH_PFLASH_SECTOR_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	213;"	d
FSL_FEATURE_FLASH_PFLASH_SECTOR_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	386;"	d
FSL_FEATURE_FLASH_PFLASH_SECTOR_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	559;"	d
FSL_FEATURE_FLASH_PFLASH_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	221;"	d
FSL_FEATURE_FLASH_PFLASH_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	394;"	d
FSL_FEATURE_FLASH_PFLASH_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	567;"	d
FSL_FEATURE_GPIO_HAS_FAST_GPIO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	647;"	d
FSL_FEATURE_GPIO_HAS_INPUT_DISABLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	649;"	d
FSL_FEATURE_GPIO_HAS_INTERRUPT_VECTOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	651;"	d
FSL_FEATURE_I2C_HAS_DMA_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	662;"	d
FSL_FEATURE_I2C_HAS_DOUBLE_BUFFERING	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	674;"	d
FSL_FEATURE_I2C_HAS_ERRATA_6070	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	660;"	d
FSL_FEATURE_I2C_HAS_HIGH_DRIVE_SELECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	672;"	d
FSL_FEATURE_I2C_HAS_SMBUS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	656;"	d
FSL_FEATURE_I2C_HAS_START_STOP_DETECT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	664;"	d
FSL_FEATURE_I2C_HAS_STOP_DETECT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	666;"	d
FSL_FEATURE_I2C_HAS_STOP_HOLD_OFF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	668;"	d
FSL_FEATURE_I2C_MAX_BAUD_KBPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	658;"	d
FSL_FEATURE_I2C_MAX_GLITCH_FILTER_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	670;"	d
FSL_FEATURE_INTERRUPT_IRQ_MAX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	858;"	d
FSL_FEATURE_INTERRUPT_IRQ_MIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	856;"	d
FSL_FEATURE_LLWU_EXTERNAL_PIN_GROUP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	681;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	679;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	691;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	693;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN10	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	711;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN11	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	713;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN12	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	715;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN13	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	717;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN14	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	719;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN15	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	721;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN16	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	723;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN17	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	725;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN18	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	727;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN19	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	729;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	695;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN20	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	731;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN21	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	733;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN22	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	735;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN23	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	737;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN24	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	739;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN25	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	741;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN26	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	743;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN27	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	745;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN28	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	747;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN29	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	749;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	697;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN30	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	751;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN31	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	753;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	699;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	701;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	703;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	705;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	707;"	d
FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	709;"	d
FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	683;"	d
FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	755;"	d
FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	757;"	d
FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	759;"	d
FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	761;"	d
FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	763;"	d
FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	765;"	d
FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	767;"	d
FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	769;"	d
FSL_FEATURE_LLWU_HAS_MF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	687;"	d
FSL_FEATURE_LLWU_HAS_PIN_FILTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	685;"	d
FSL_FEATURE_LLWU_HAS_RESET_ENABLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	689;"	d
FSL_FEATURE_LPUART_FIFO_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	806;"	d
FSL_FEATURE_LPUART_HAS_10BIT_DATA_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	794;"	d
FSL_FEATURE_LPUART_HAS_32BIT_REGISTERS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	826;"	d
FSL_FEATURE_LPUART_HAS_ADDRESS_MATCHING	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	812;"	d
FSL_FEATURE_LPUART_HAS_BAUD_RATE_FINE_ADJUST_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	796;"	d
FSL_FEATURE_LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	798;"	d
FSL_FEATURE_LPUART_HAS_BIT_ORDER_SELECT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	818;"	d
FSL_FEATURE_LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	802;"	d
FSL_FEATURE_LPUART_HAS_DMA_ENABLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	814;"	d
FSL_FEATURE_LPUART_HAS_DMA_SELECT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	816;"	d
FSL_FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	782;"	d
FSL_FEATURE_LPUART_HAS_FIFO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	784;"	d
FSL_FEATURE_LPUART_HAS_IMPROVED_SMART_CARD_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	822;"	d
FSL_FEATURE_LPUART_HAS_IRQ_EXTENDED_FUNCTIONS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	778;"	d
FSL_FEATURE_LPUART_HAS_IR_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	790;"	d
FSL_FEATURE_LPUART_HAS_LIN_BREAK_DETECT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	828;"	d
FSL_FEATURE_LPUART_HAS_LOCAL_OPERATION_NETWORK_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	824;"	d
FSL_FEATURE_LPUART_HAS_LOW_POWER_UART_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	780;"	d
FSL_FEATURE_LPUART_HAS_MODEM_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	788;"	d
FSL_FEATURE_LPUART_HAS_MODIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	786;"	d
FSL_FEATURE_LPUART_HAS_RX_RESYNC_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	800;"	d
FSL_FEATURE_LPUART_HAS_SMART_CARD_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	820;"	d
FSL_FEATURE_LPUART_HAS_STOP_BIT_CONFIG_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	792;"	d
FSL_FEATURE_LPUART_HAS_WAIT_MODE_OPERATION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	830;"	d
FSL_FEATURE_LPUART_IS_SCI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	804;"	d
FSL_FEATURE_LPUART_MAX_DATA_WIDTH_WITH_NO_PARITY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	808;"	d
FSL_FEATURE_LPUART_MAX_DATA_WIDTH_WITH_PARITY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	810;"	d
FSL_FEATURE_MCGLITE_HAS_HCTRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	839;"	d
FSL_FEATURE_MCGLITE_HAS_HFTRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	843;"	d
FSL_FEATURE_MCGLITE_HAS_HGO0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	837;"	d
FSL_FEATURE_MCGLITE_HAS_HTTRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	841;"	d
FSL_FEATURE_MCGLITE_HAS_LFTRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	847;"	d
FSL_FEATURE_MCGLITE_HAS_LSTRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	849;"	d
FSL_FEATURE_MCGLITE_HAS_LTRIMRNG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	845;"	d
FSL_FEATURE_MCGLITE_HAS_RANGE0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	851;"	d
FSL_FEATURE_MCGLITE_MCGLITE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	835;"	d
FSL_FEATURE_OSC_HAS_EXT_REF_CLOCK_DIVIDER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	871;"	d
FSL_FEATURE_OSC_HAS_OSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	867;"	d
FSL_FEATURE_OSC_HAS_OSC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	865;"	d
FSL_FEATURE_OSC_HAS_OSC1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	863;"	d
FSL_FEATURE_OSC_OSC_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	869;"	d
FSL_FEATURE_PMC_HAS_BGBDS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	878;"	d
FSL_FEATURE_PMC_HAS_BGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	876;"	d
FSL_FEATURE_PORT_HAS_DIGITAL_FILTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	887;"	d
FSL_FEATURE_PORT_HAS_DMA_REQUEST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	889;"	d
FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	899;"	d
FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH_REGISTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	901;"	d
FSL_FEATURE_PORT_HAS_GLITCH_FILTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	903;"	d
FSL_FEATURE_PORT_HAS_OPEN_DRAIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	885;"	d
FSL_FEATURE_PORT_HAS_PASSIVE_FILTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	897;"	d
FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	883;"	d
FSL_FEATURE_PORT_HAS_PULL_ENABLE_REGISTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	893;"	d
FSL_FEATURE_PORT_HAS_PULL_SELECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	891;"	d
FSL_FEATURE_PORT_HAS_SLEW_RATE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	895;"	d
FSL_FEATURE_RCM_HAS_BOOTROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	918;"	d
FSL_FEATURE_RCM_HAS_EZPMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	916;"	d
FSL_FEATURE_RCM_HAS_EZPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	914;"	d
FSL_FEATURE_RCM_HAS_JTAG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	912;"	d
FSL_FEATURE_RCM_HAS_LOC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	910;"	d
FSL_FEATURE_RCM_HAS_LOL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	908;"	d
FSL_FEATURE_RCM_HAS_SSRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	920;"	d
FSL_FEATURE_RTC_HAS_ACCESS_CONTROL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	929;"	d
FSL_FEATURE_RTC_HAS_MONOTONIC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	927;"	d
FSL_FEATURE_RTC_HAS_SECURITY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	931;"	d
FSL_FEATURE_RTC_HAS_WAKEUP_PIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	925;"	d
FSL_FEATURE_SIM_DIVIDER_HAS_LCDCDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1108;"	d
FSL_FEATURE_SIM_DIVIDER_HAS_NFCDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1112;"	d
FSL_FEATURE_SIM_DIVIDER_HAS_OUTDIV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1090;"	d
FSL_FEATURE_SIM_DIVIDER_HAS_OUTDIV3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1092;"	d
FSL_FEATURE_SIM_DIVIDER_HAS_OUTDIV4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1094;"	d
FSL_FEATURE_SIM_DIVIDER_HAS_OUTDIV5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1098;"	d
FSL_FEATURE_SIM_DIVIDER_HAS_PLLFLLDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1106;"	d
FSL_FEATURE_SIM_DIVIDER_HAS_TRACEDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1110;"	d
FSL_FEATURE_SIM_DIVIDER_HAS_USBDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1100;"	d
FSL_FEATURE_SIM_DIVIDER_HAS_USBFSDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1102;"	d
FSL_FEATURE_SIM_DIVIDER_HAS_USBHSDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1104;"	d
FSL_FEATURE_SIM_DIVIDER_OUTDIV4_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1096;"	d
FSL_FEATURE_SIM_FCFG_HAS_DEPART	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1136;"	d
FSL_FEATURE_SIM_FCFG_HAS_EESIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1134;"	d
FSL_FEATURE_SIM_FCFG_HAS_FLASHDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1128;"	d
FSL_FEATURE_SIM_FCFG_HAS_FLASHDOZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1126;"	d
FSL_FEATURE_SIM_FCFG_HAS_FTFDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1130;"	d
FSL_FEATURE_SIM_FCFG_HAS_MAXADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1138;"	d
FSL_FEATURE_SIM_FCFG_HAS_MAXADDR01	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1142;"	d
FSL_FEATURE_SIM_FCFG_HAS_MAXADDR1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1140;"	d
FSL_FEATURE_SIM_FCFG_HAS_MAXADDR23	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1144;"	d
FSL_FEATURE_SIM_FCFG_HAS_NVMSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1132;"	d
FSL_FEATURE_SIM_FCFG_HAS_PFLSH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1146;"	d
FSL_FEATURE_SIM_FCFG_HAS_PFLSH_SWAP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1148;"	d
FSL_FEATURE_SIM_HAS_COP_STOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1154;"	d
FSL_FEATURE_SIM_HAS_COP_WATCHDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1152;"	d
FSL_FEATURE_SIM_HAS_MISC_CONTROLS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1150;"	d
FSL_FEATURE_SIM_OPT_ADC_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1088;"	d
FSL_FEATURE_SIM_OPT_FTM0_FAULT_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1020;"	d
FSL_FEATURE_SIM_OPT_FTM1_FAULT_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1022;"	d
FSL_FEATURE_SIM_OPT_FTM2_FAULT_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1024;"	d
FSL_FEATURE_SIM_OPT_FTM3_FAULT_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1026;"	d
FSL_FEATURE_SIM_OPT_FTM_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1004;"	d
FSL_FEATURE_SIM_OPT_FTM_TRIGGER_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1006;"	d
FSL_FEATURE_SIM_OPT_HAS_CMTUARTPAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	978;"	d
FSL_FEATURE_SIM_OPT_HAS_ESDHCSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1058;"	d
FSL_FEATURE_SIM_OPT_HAS_FBSL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	956;"	d
FSL_FEATURE_SIM_OPT_HAS_FLEXIOSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1080;"	d
FSL_FEATURE_SIM_OPT_HAS_FTM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1002;"	d
FSL_FEATURE_SIM_OPT_HAS_FTM0_TRIGGER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1008;"	d
FSL_FEATURE_SIM_OPT_HAS_FTM1_CHANNELS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1012;"	d
FSL_FEATURE_SIM_OPT_HAS_FTM2_CHANNEL1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1018;"	d
FSL_FEATURE_SIM_OPT_HAS_FTM2_CHANNELS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1014;"	d
FSL_FEATURE_SIM_OPT_HAS_FTM3_CHANNELS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1016;"	d
FSL_FEATURE_SIM_OPT_HAS_FTM3_TRIGGER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1010;"	d
FSL_FEATURE_SIM_OPT_HAS_FTM_CHANNELS_OUTPUT_SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1030;"	d
FSL_FEATURE_SIM_OPT_HAS_FTM_TRIGGER_SYNC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1028;"	d
FSL_FEATURE_SIM_OPT_HAS_LCDCSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1062;"	d
FSL_FEATURE_SIM_OPT_HAS_LPUART0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1076;"	d
FSL_FEATURE_SIM_OPT_HAS_LPUART0_ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	974;"	d
FSL_FEATURE_SIM_OPT_HAS_LPUART0_RX_SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	982;"	d
FSL_FEATURE_SIM_OPT_HAS_LPUART0_TX_SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	980;"	d
FSL_FEATURE_SIM_OPT_HAS_LPUART1SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1078;"	d
FSL_FEATURE_SIM_OPT_HAS_LPUART1_ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	976;"	d
FSL_FEATURE_SIM_OPT_HAS_LPUART1_RX_SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	986;"	d
FSL_FEATURE_SIM_OPT_HAS_LPUART1_TX_SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	984;"	d
FSL_FEATURE_SIM_OPT_HAS_LPUARTSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1074;"	d
FSL_FEATURE_SIM_OPT_HAS_MCC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	960;"	d
FSL_FEATURE_SIM_OPT_HAS_NFCSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1056;"	d
FSL_FEATURE_SIM_OPT_HAS_ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	962;"	d
FSL_FEATURE_SIM_OPT_HAS_OSC32K_OUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	942;"	d
FSL_FEATURE_SIM_OPT_HAS_OSC32K_SELECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	944;"	d
FSL_FEATURE_SIM_OPT_HAS_PCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	958;"	d
FSL_FEATURE_SIM_OPT_HAS_PLL_FLL_SELECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1052;"	d
FSL_FEATURE_SIM_OPT_HAS_PTD7PAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	954;"	d
FSL_FEATURE_SIM_OPT_HAS_RAMSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	940;"	d
FSL_FEATURE_SIM_OPT_HAS_RMIISRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1066;"	d
FSL_FEATURE_SIM_OPT_HAS_RTC_CLOCK_OUT_SELECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	948;"	d
FSL_FEATURE_SIM_OPT_HAS_SDHCSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1060;"	d
FSL_FEATURE_SIM_OPT_HAS_TIMESRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1064;"	d
FSL_FEATURE_SIM_OPT_HAS_TPM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1032;"	d
FSL_FEATURE_SIM_OPT_HAS_TPM0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1036;"	d
FSL_FEATURE_SIM_OPT_HAS_TPM0_CLK_SEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1038;"	d
FSL_FEATURE_SIM_OPT_HAS_TPM1_CH0_SRC_SELECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1042;"	d
FSL_FEATURE_SIM_OPT_HAS_TPM1_CLK_SEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1044;"	d
FSL_FEATURE_SIM_OPT_HAS_TPM2_CH0_SRC_SELECTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1048;"	d
FSL_FEATURE_SIM_OPT_HAS_TPM2_CLK_SEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1050;"	d
FSL_FEATURE_SIM_OPT_HAS_TPMSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1084;"	d
FSL_FEATURE_SIM_OPT_HAS_TPM_CHANNELS_CONFIG_IN_SOPT4_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1040;"	d
FSL_FEATURE_SIM_OPT_HAS_TRACE_CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1086;"	d
FSL_FEATURE_SIM_OPT_HAS_UART0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1082;"	d
FSL_FEATURE_SIM_OPT_HAS_UART0_ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	968;"	d
FSL_FEATURE_SIM_OPT_HAS_UART0_RX_SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	992;"	d
FSL_FEATURE_SIM_OPT_HAS_UART0_TX_SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	988;"	d
FSL_FEATURE_SIM_OPT_HAS_UART1_ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	970;"	d
FSL_FEATURE_SIM_OPT_HAS_UART1_RX_SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	998;"	d
FSL_FEATURE_SIM_OPT_HAS_UART1_TX_SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	996;"	d
FSL_FEATURE_SIM_OPT_HAS_UART2_ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	972;"	d
FSL_FEATURE_SIM_OPT_HAS_USBFSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1070;"	d
FSL_FEATURE_SIM_OPT_HAS_USBHSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1072;"	d
FSL_FEATURE_SIM_OPT_HAS_USBSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1068;"	d
FSL_FEATURE_SIM_OPT_HAS_USB_PHY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	952;"	d
FSL_FEATURE_SIM_OPT_HAS_USB_VOLTAGE_REGULATOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	950;"	d
FSL_FEATURE_SIM_OPT_LPUART_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	964;"	d
FSL_FEATURE_SIM_OPT_MAX_TPM_INDEX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1034;"	d
FSL_FEATURE_SIM_OPT_OSC32K_SELECTION_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	946;"	d
FSL_FEATURE_SIM_OPT_PLL_FLL_SELECTION_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1054;"	d
FSL_FEATURE_SIM_OPT_TPM1_CH0_SRC_SELECTION_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1046;"	d
FSL_FEATURE_SIM_OPT_UART0_RX_SRC_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	994;"	d
FSL_FEATURE_SIM_OPT_UART0_TX_SRC_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	990;"	d
FSL_FEATURE_SIM_OPT_UART1_RX_SRC_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1000;"	d
FSL_FEATURE_SIM_OPT_UART_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	966;"	d
FSL_FEATURE_SIM_PLLCLK_USE_SPECIAL_DIVIDER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	938;"	d
FSL_FEATURE_SIM_SDID_HAS_DIEID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1122;"	d
FSL_FEATURE_SIM_SDID_HAS_FAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1116;"	d
FSL_FEATURE_SIM_SDID_HAS_FAMILYID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1114;"	d
FSL_FEATURE_SIM_SDID_HAS_SERIESID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1120;"	d
FSL_FEATURE_SIM_SDID_HAS_SRAMSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1124;"	d
FSL_FEATURE_SIM_SDID_HAS_SUBFAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1118;"	d
FSL_FEATURE_SIM_USBFS_USE_SPECIAL_DIVIDER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	936;"	d
FSL_FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1175;"	d
FSL_FEATURE_SMC_HAS_LLS_SUBMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1167;"	d
FSL_FEATURE_SMC_HAS_LOW_LEAKAGE_STOP_MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1177;"	d
FSL_FEATURE_SMC_HAS_LPOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1161;"	d
FSL_FEATURE_SMC_HAS_LPWUI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1165;"	d
FSL_FEATURE_SMC_HAS_PORPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1163;"	d
FSL_FEATURE_SMC_HAS_PSTOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1159;"	d
FSL_FEATURE_SMC_HAS_RAM2_POWER_OPTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1173;"	d
FSL_FEATURE_SMC_HAS_STOP_SUBMODE0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1179;"	d
FSL_FEATURE_SMC_HAS_STOP_SUBMODE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1181;"	d
FSL_FEATURE_SMC_USE_STOPCTRL_VLLSM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1171;"	d
FSL_FEATURE_SMC_USE_VLLSCTRL_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1169;"	d
FSL_FEATURE_SPI_16BIT_TRANSFERS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1196;"	d
FSL_FEATURE_SPI_DATA_REGISTER_HAS_POSTFIX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1194;"	d
FSL_FEATURE_SPI_FIFO_SIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1188;"	d
FSL_FEATURE_SPI_FIFO_SIZEn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1189;"	d
FSL_FEATURE_SPI_HAS_DMA_SUPPORT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1186;"	d
FSL_FEATURE_SPI_MAX_DATA_WIDTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1192;"	d
FSL_FEATURE_TPM_BUS_CLOCK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1201;"	d
FSL_FEATURE_TPM_CHANNEL_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1203;"	d
FSL_FEATURE_TPM_CHANNEL_COUNTn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1204;"	d
FSL_FEATURE_TPM_HAS_COUNTER_RESET_BY_CAPTURE_EVENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1208;"	d
FSL_FEATURE_TSI_VERSION	platform/hal/inc/fsl_tsi_hal.h	39;"	d
FSL_FEATURE_TSI_VERSION	platform/hal/inc/fsl_tsi_v2_hal_specific.h	39;"	d
FSL_FEATURE_VREF_HAS_CHOP_OSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1213;"	d
FSL_FEATURE_VREF_HAS_COMPENSATION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1215;"	d
FSL_FEATURE_VREF_HAS_LOW_REFERENCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1219;"	d
FSL_FEATURE_VREF_MODE_LV_TYPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	1217;"	d
FSL_OSA_TIME_RANGE	platform/osa/inc/fsl_os_abstraction_bm.h	117;"	d
FSL_OSA_TIME_RANGE	platform/osa/inc/fsl_os_abstraction_free_rtos.h	133;"	d
FSL_OSA_TIME_RANGE	platform/osa/inc/fsl_os_abstraction_mqx.h	142;"	d
FSL_OSA_TIME_RANGE	platform/osa/inc/fsl_os_abstraction_ucosii.h	47;"	d
FSL_OSA_TIME_RANGE	platform/osa/inc/fsl_os_abstraction_ucosiii.h	47;"	d
FSL_SDCARD_REQUEST_TIMEOUT	platform/composite/src/sdcard/fsl_sdhc_card.c	47;"	d	file:
FSL_SDHC_CARD_DEFAULT_BLOCK_SIZE	platform/composite/inc/fsl_sdhc_card.h	83;"	d
FSL_SDHC_CARD_MAX_VOLT_RETRIES	platform/composite/inc/fsl_sdhc_card.h	81;"	d
FSL_SDHC_HOST_CAPS_SUPPORT_4BITS	platform/drivers/inc/fsl_sdhc_driver.h	233;"	d
FSL_SDHC_HOST_CAPS_SUPPORT_ADMA	platform/drivers/inc/fsl_sdhc_driver.h	235;"	d
FSL_SDHC_HOST_CAPS_SUPPORT_DMA	platform/drivers/inc/fsl_sdhc_driver.h	234;"	d
FSL_SDHC_HOST_CAPS_SUPPORT_HIGHSPEED	platform/drivers/inc/fsl_sdhc_driver.h	232;"	d
FSL_SDHC_HOST_CAPS_SUPPORT_SRS	platform/drivers/inc/fsl_sdhc_driver.h	236;"	d
FSL_SDHC_HOST_CAPS_SUPPORT_V180	platform/drivers/inc/fsl_sdhc_driver.h	231;"	d
FSL_SDHC_HOST_FLAGS_CARD_PRESENTED	platform/drivers/inc/fsl_sdhc_driver.h	227;"	d
FSL_SDHC_HOST_SW_FEATURE_NODMA	platform/drivers/inc/fsl_sdhc_driver.h	225;"	d
FSL_SDHC_REQ_ERR_AUTO_CMD12	platform/drivers/inc/fsl_sdhc_driver.h	295;"	d
FSL_SDHC_REQ_ERR_CARD_REMOVED	platform/drivers/inc/fsl_sdhc_driver.h	290;"	d
FSL_SDHC_REQ_ERR_CMD_CRC	platform/drivers/inc/fsl_sdhc_driver.h	286;"	d
FSL_SDHC_REQ_ERR_CMD_END_BIT	platform/drivers/inc/fsl_sdhc_driver.h	288;"	d
FSL_SDHC_REQ_ERR_CMD_INDEX	platform/drivers/inc/fsl_sdhc_driver.h	287;"	d
FSL_SDHC_REQ_ERR_CMD_TIMEOUT	platform/drivers/inc/fsl_sdhc_driver.h	289;"	d
FSL_SDHC_REQ_ERR_DATA_CRC	platform/drivers/inc/fsl_sdhc_driver.h	293;"	d
FSL_SDHC_REQ_ERR_DATA_END_BIT	platform/drivers/inc/fsl_sdhc_driver.h	294;"	d
FSL_SDHC_REQ_ERR_DATA_PREPARE	platform/drivers/inc/fsl_sdhc_driver.h	298;"	d
FSL_SDHC_REQ_ERR_DAT_TIMEOUT	platform/drivers/inc/fsl_sdhc_driver.h	292;"	d
FSL_SDHC_REQ_ERR_DMA	platform/drivers/inc/fsl_sdhc_driver.h	296;"	d
FSL_SDHC_REQ_ERR_HOST_BUSY	platform/drivers/inc/fsl_sdhc_driver.h	284;"	d
FSL_SDHC_REQ_ERR_RSPBUSY_TIMEOUT	platform/drivers/inc/fsl_sdhc_driver.h	291;"	d
FSL_SDHC_REQ_ERR_SEND_CMD	platform/drivers/inc/fsl_sdhc_driver.h	285;"	d
FSL_SDHC_REQ_ERR_TIMEOUT	platform/drivers/inc/fsl_sdhc_driver.h	297;"	d
FSL_SDHC_REQ_FLAGS_DATA_READ	platform/drivers/inc/fsl_sdhc_driver.h	280;"	d
FSL_SDHC_REQ_FLAGS_USE_DMA	platform/drivers/inc/fsl_sdhc_driver.h	281;"	d
FSL_SDHC_REQ_RSPTYPE_136BITS	platform/drivers/inc/fsl_sdhc_driver.h	140;"	d
FSL_SDHC_REQ_RSPTYPE_BUSY	platform/drivers/inc/fsl_sdhc_driver.h	142;"	d
FSL_SDHC_REQ_RSPTYPE_CHK_IDX	platform/drivers/inc/fsl_sdhc_driver.h	143;"	d
FSL_SDHC_REQ_RSPTYPE_CRC	platform/drivers/inc/fsl_sdhc_driver.h	141;"	d
FSL_SDHC_REQ_RSPTYPE_NONE	platform/drivers/inc/fsl_sdhc_driver.h	145;"	d
FSL_SDHC_REQ_RSPTYPE_PRESENT	platform/drivers/inc/fsl_sdhc_driver.h	139;"	d
FSL_SDHC_REQ_RSPTYPE_R1	platform/drivers/inc/fsl_sdhc_driver.h	146;"	d
FSL_SDHC_REQ_RSPTYPE_R1B	platform/drivers/inc/fsl_sdhc_driver.h	149;"	d
FSL_SDHC_REQ_RSPTYPE_R2	platform/drivers/inc/fsl_sdhc_driver.h	153;"	d
FSL_SDHC_REQ_RSPTYPE_R3	platform/drivers/inc/fsl_sdhc_driver.h	156;"	d
FSL_SDHC_REQ_RSPTYPE_R4	platform/drivers/inc/fsl_sdhc_driver.h	157;"	d
FSL_SDHC_REQ_RSPTYPE_R5	platform/drivers/inc/fsl_sdhc_driver.h	158;"	d
FSL_SDHC_REQ_RSPTYPE_R5B	platform/drivers/inc/fsl_sdhc_driver.h	161;"	d
FSL_SDHC_REQ_RSPTYPE_R6	platform/drivers/inc/fsl_sdhc_driver.h	165;"	d
FSL_SDHC_REQ_RSPTYPE_R7	platform/drivers/inc/fsl_sdhc_driver.h	168;"	d
FSL_SIM_SCGC_BIT	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	228;"	d
FSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t FSTAT;                              \/**< Flash Status Register, offset: 0x0 *\/$/;"	m	struct:__anon78
FSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_ftfa_fstat_t FSTAT;            \/*!< [0x0] Flash Status Register *\/$/;"	m	struct:_hw_ftfa
FTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t FTF : 1;              \/*!< [0] Flash Memory Clock Gate Control *\/$/;"	m	struct:_hw_sim_scgc6::_hw_sim_scgc6_bitfields
FTFA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	943;"	d
FTFA_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	941;"	d
FTFA_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4746;"	d
FTFA_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	946;"	d
FTFA_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	944;"	d
FTFA_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	948;"	d
FTFA_COMMAND_COMPLETE_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	950;"	d
FTFA_FCCOB0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	971;"	d
FTFA_FCCOB0_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	884;"	d
FTFA_FCCOB0_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	882;"	d
FTFA_FCCOB0_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	883;"	d
FTFA_FCCOB0_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	804;"	d
FTFA_FCCOB1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	970;"	d
FTFA_FCCOB1_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	880;"	d
FTFA_FCCOB1_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	878;"	d
FTFA_FCCOB1_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	879;"	d
FTFA_FCCOB1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	803;"	d
FTFA_FCCOB2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	969;"	d
FTFA_FCCOB2_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	876;"	d
FTFA_FCCOB2_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	874;"	d
FTFA_FCCOB2_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	875;"	d
FTFA_FCCOB2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	802;"	d
FTFA_FCCOB3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	968;"	d
FTFA_FCCOB3_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	872;"	d
FTFA_FCCOB3_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	870;"	d
FTFA_FCCOB3_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	871;"	d
FTFA_FCCOB3_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	801;"	d
FTFA_FCCOB4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	975;"	d
FTFA_FCCOB4_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	900;"	d
FTFA_FCCOB4_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	898;"	d
FTFA_FCCOB4_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	899;"	d
FTFA_FCCOB4_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	808;"	d
FTFA_FCCOB5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	974;"	d
FTFA_FCCOB5_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	896;"	d
FTFA_FCCOB5_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	894;"	d
FTFA_FCCOB5_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	895;"	d
FTFA_FCCOB5_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	807;"	d
FTFA_FCCOB6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	973;"	d
FTFA_FCCOB6_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	892;"	d
FTFA_FCCOB6_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	890;"	d
FTFA_FCCOB6_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	891;"	d
FTFA_FCCOB6_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	806;"	d
FTFA_FCCOB7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	972;"	d
FTFA_FCCOB7_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	888;"	d
FTFA_FCCOB7_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	886;"	d
FTFA_FCCOB7_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	887;"	d
FTFA_FCCOB7_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	805;"	d
FTFA_FCCOB8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	979;"	d
FTFA_FCCOB8_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	916;"	d
FTFA_FCCOB8_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	914;"	d
FTFA_FCCOB8_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	915;"	d
FTFA_FCCOB8_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	812;"	d
FTFA_FCCOB9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	978;"	d
FTFA_FCCOB9_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	912;"	d
FTFA_FCCOB9_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	910;"	d
FTFA_FCCOB9_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	911;"	d
FTFA_FCCOB9_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	811;"	d
FTFA_FCCOBA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	977;"	d
FTFA_FCCOBA_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	908;"	d
FTFA_FCCOBA_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	906;"	d
FTFA_FCCOBA_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	907;"	d
FTFA_FCCOBA_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	810;"	d
FTFA_FCCOBB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	976;"	d
FTFA_FCCOBB_CCOBn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	904;"	d
FTFA_FCCOBB_CCOBn_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	902;"	d
FTFA_FCCOBB_CCOBn_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	903;"	d
FTFA_FCCOBB_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	809;"	d
FTFA_FCNFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	965;"	d
FTFA_FCNFG_CCIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	850;"	d
FTFA_FCNFG_CCIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	851;"	d
FTFA_FCNFG_ERSAREQ_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	846;"	d
FTFA_FCNFG_ERSAREQ_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	847;"	d
FTFA_FCNFG_ERSSUSP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	844;"	d
FTFA_FCNFG_ERSSUSP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	845;"	d
FTFA_FCNFG_RDCOLLIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	848;"	d
FTFA_FCNFG_RDCOLLIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	849;"	d
FTFA_FCNFG_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	798;"	d
FTFA_FOPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	967;"	d
FTFA_FOPT_OPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	868;"	d
FTFA_FOPT_OPT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	866;"	d
FTFA_FOPT_OPT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	867;"	d
FTFA_FOPT_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	800;"	d
FTFA_FPROT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	983;"	d
FTFA_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	932;"	d
FTFA_FPROT0_PROT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	930;"	d
FTFA_FPROT0_PROT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	931;"	d
FTFA_FPROT0_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	816;"	d
FTFA_FPROT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	982;"	d
FTFA_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	928;"	d
FTFA_FPROT1_PROT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	926;"	d
FTFA_FPROT1_PROT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	927;"	d
FTFA_FPROT1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	815;"	d
FTFA_FPROT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	981;"	d
FTFA_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	924;"	d
FTFA_FPROT2_PROT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	922;"	d
FTFA_FPROT2_PROT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	923;"	d
FTFA_FPROT2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	814;"	d
FTFA_FPROT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	980;"	d
FTFA_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	920;"	d
FTFA_FPROT3_PROT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	918;"	d
FTFA_FPROT3_PROT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	919;"	d
FTFA_FPROT3_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	813;"	d
FTFA_FSEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	966;"	d
FTFA_FSEC_FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	858;"	d
FTFA_FSEC_FSLACC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	856;"	d
FTFA_FSEC_FSLACC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	857;"	d
FTFA_FSEC_KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	864;"	d
FTFA_FSEC_KEYEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	862;"	d
FTFA_FSEC_KEYEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	863;"	d
FTFA_FSEC_MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	861;"	d
FTFA_FSEC_MEEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	859;"	d
FTFA_FSEC_MEEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	860;"	d
FTFA_FSEC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	799;"	d
FTFA_FSEC_SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	855;"	d
FTFA_FSEC_SEC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	853;"	d
FTFA_FSEC_SEC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	854;"	d
FTFA_FSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	964;"	d
FTFA_FSTAT_ACCERR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	837;"	d
FTFA_FSTAT_ACCERR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	838;"	d
FTFA_FSTAT_CCIF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	841;"	d
FTFA_FSTAT_CCIF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	842;"	d
FTFA_FSTAT_FPVIOL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	835;"	d
FTFA_FSTAT_FPVIOL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	836;"	d
FTFA_FSTAT_MGSTAT0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	833;"	d
FTFA_FSTAT_MGSTAT0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	834;"	d
FTFA_FSTAT_RDCOLERR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	839;"	d
FTFA_FSTAT_RDCOLERR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	840;"	d
FTFA_FSTAT_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	797;"	d
FTFA_FlashConfig	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2739;"	d
FTFA_FlashConfig_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2737;"	d
FTFA_FlashConfig_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2740;"	d
FTFA_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^FTFA_IRQHandler$/;"	l
FTFA_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  FTFA_IRQn                    = 5,                \/**< Command complete and read collision *\/$/;"	e	enum:IRQn
FTFA_M	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	66;"	d
FTFA_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} FTFA_Type, *FTFA_MemMapPtr;$/;"	t	typeref:struct:__anon78
FTFA_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} FTFA_Type, *FTFA_MemMapPtr;$/;"	t	typeref:struct:__anon78
FTFE_M	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	70;"	d
FTFx_DPHRASE_SIZE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	69;"	d
FTFx_DSECTOR_SIZE	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	115;"	d
FTFx_ERASE_ALL_BLOCK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	157;"	d
FTFx_ERASE_BLOCK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	151;"	d
FTFx_ERASE_SECTOR	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	152;"	d
FTFx_ERR_ACCERR	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	126;"	d
FTFx_ERR_CHANGEPROT	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	139;"	d
FTFx_ERR_EFLASHONLY	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	164;"	d
FTFx_ERR_MGSTAT0	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	99;"	d
FTFx_ERR_NOEEE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	152;"	d
FTFx_ERR_PVIOL	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	113;"	d
FTFx_ERR_RAMRDY	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	176;"	d
FTFx_ERR_RANGE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	189;"	d
FTFx_ERR_SIZE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	201;"	d
FTFx_LONGWORD_SIZE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	63;"	d
FTFx_OK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	86;"	d
FTFx_PFLASH_SWAP	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	159;"	d
FTFx_PHRASE_SIZE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	66;"	d
FTFx_PROGRAM_CHECK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	147;"	d
FTFx_PROGRAM_LONGWORD	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	149;"	d
FTFx_PROGRAM_ONCE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	156;"	d
FTFx_PROGRAM_PARTITION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	160;"	d
FTFx_PROGRAM_PHRASE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	150;"	d
FTFx_PROGRAM_SECTION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	153;"	d
FTFx_PSECTOR_SIZE	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	113;"	d
FTFx_READ_ONCE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	155;"	d
FTFx_READ_RESOURCE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	148;"	d
FTFx_SECURITY_BY_PASS	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	158;"	d
FTFx_SET_EERAM	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	161;"	d
FTFx_SSD_FCCOB0_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	114;"	d
FTFx_SSD_FCCOB0_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	82;"	d
FTFx_SSD_FCCOB1_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	115;"	d
FTFx_SSD_FCCOB1_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	83;"	d
FTFx_SSD_FCCOB2_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	116;"	d
FTFx_SSD_FCCOB2_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	84;"	d
FTFx_SSD_FCCOB3_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	117;"	d
FTFx_SSD_FCCOB3_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	85;"	d
FTFx_SSD_FCCOB4_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	118;"	d
FTFx_SSD_FCCOB4_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	86;"	d
FTFx_SSD_FCCOB5_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	119;"	d
FTFx_SSD_FCCOB5_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	87;"	d
FTFx_SSD_FCCOB6_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	120;"	d
FTFx_SSD_FCCOB6_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	88;"	d
FTFx_SSD_FCCOB7_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	121;"	d
FTFx_SSD_FCCOB7_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	89;"	d
FTFx_SSD_FCCOB8_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	122;"	d
FTFx_SSD_FCCOB8_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	90;"	d
FTFx_SSD_FCCOB9_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	123;"	d
FTFx_SSD_FCCOB9_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	91;"	d
FTFx_SSD_FCCOBA_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	124;"	d
FTFx_SSD_FCCOBA_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	92;"	d
FTFx_SSD_FCCOBB_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	125;"	d
FTFx_SSD_FCCOBB_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	93;"	d
FTFx_SSD_FCNFG_CCIE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	60;"	d
FTFx_SSD_FCNFG_EEERDY	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	65;"	d
FTFx_SSD_FCNFG_ERSAREQ	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	62;"	d
FTFx_SSD_FCNFG_ERSSUSP	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	63;"	d
FTFx_SSD_FCNFG_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	108;"	d
FTFx_SSD_FCNFG_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	76;"	d
FTFx_SSD_FCNFG_RAMRDY	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	64;"	d
FTFx_SSD_FCNFG_RDCOLLIE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	61;"	d
FTFx_SSD_FDPROT_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	100;"	d
FTFx_SSD_FDPROT_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	132;"	d
FTFx_SSD_FEPROT_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	102;"	d
FTFx_SSD_FEPROT_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	134;"	d
FTFx_SSD_FOPT_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	112;"	d
FTFx_SSD_FOPT_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	80;"	d
FTFx_SSD_FPROT0_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	127;"	d
FTFx_SSD_FPROT0_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	95;"	d
FTFx_SSD_FPROT1_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	128;"	d
FTFx_SSD_FPROT1_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	96;"	d
FTFx_SSD_FPROT2_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	129;"	d
FTFx_SSD_FPROT2_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	97;"	d
FTFx_SSD_FPROT3_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	130;"	d
FTFx_SSD_FPROT3_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	98;"	d
FTFx_SSD_FSEC_FSLACC	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	68;"	d
FTFx_SSD_FSEC_KEYEN	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	67;"	d
FTFx_SSD_FSEC_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	110;"	d
FTFx_SSD_FSEC_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	78;"	d
FTFx_SSD_FSEC_SEC	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	69;"	d
FTFx_SSD_FSTAT_ACCERR	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	53;"	d
FTFx_SSD_FSTAT_CCIF	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	51;"	d
FTFx_SSD_FSTAT_ERROR_BITS	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	56;"	d
FTFx_SSD_FSTAT_FPVIOL	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	54;"	d
FTFx_SSD_FSTAT_MGSTAT0	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	55;"	d
FTFx_SSD_FSTAT_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	106;"	d
FTFx_SSD_FSTAT_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	74;"	d
FTFx_SSD_FSTAT_RDCOLERR	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	52;"	d
FTFx_SWAP_COMPLETE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	202;"	d
FTFx_SWAP_READY	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	196;"	d
FTFx_SWAP_REPORT_STATUS	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	185;"	d
FTFx_SWAP_SET_INDICATOR_ADDR	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	179;"	d
FTFx_SWAP_SET_IN_COMPLETE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	183;"	d
FTFx_SWAP_SET_IN_PREPARE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	181;"	d
FTFx_SWAP_UNINIT	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	194;"	d
FTFx_SWAP_UPDATE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	198;"	d
FTFx_SWAP_UPDATE_ERASED	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	200;"	d
FTFx_VERIFY_ALL_BLOCK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	154;"	d
FTFx_VERIFY_BLOCK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	145;"	d
FTFx_VERIFY_SECTION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	146;"	d
FTFx_WORD_SIZE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	60;"	d
FTM0_IRQHandler	platform/drivers/src/ftm/fsl_ftm_irq.c	/^void FTM0_IRQHandler(void)$/;"	f
FTM1_IRQHandler	platform/drivers/src/ftm/fsl_ftm_irq.c	/^void FTM1_IRQHandler(void)$/;"	f
FTM2_IRQHandler	platform/drivers/src/ftm/fsl_ftm_irq.c	/^void FTM2_IRQHandler(void)$/;"	f
FTM3_IRQHandler	platform/drivers/src/ftm/fsl_ftm_irq.c	/^void FTM3_IRQHandler(void)$/;"	f
FTM_COMBINE_CHAN_CTRL_WIDTH	platform/hal/inc/fsl_ftm_hal.h	54;"	d
FTM_DRV_CounterRead	platform/drivers/src/ftm/fsl_ftm_driver.c	/^uint32_t FTM_DRV_CounterRead(uint8_t instance)$/;"	f
FTM_DRV_CounterStart	platform/drivers/src/ftm/fsl_ftm_driver.c	/^void FTM_DRV_CounterStart(uint8_t instance, ftm_counting_mode_t countMode, uint32_t countStartVal,$/;"	f
FTM_DRV_CounterStop	platform/drivers/src/ftm/fsl_ftm_driver.c	/^void FTM_DRV_CounterStop(uint8_t instance)$/;"	f
FTM_DRV_Deinit	platform/drivers/src/ftm/fsl_ftm_driver.c	/^void FTM_DRV_Deinit(uint8_t instance)$/;"	f
FTM_DRV_IRQHandler	platform/drivers/src/ftm/fsl_ftm_driver.c	/^void FTM_DRV_IRQHandler(uint8_t instance)$/;"	f
FTM_DRV_Init	platform/drivers/src/ftm/fsl_ftm_driver.c	/^void FTM_DRV_Init(uint8_t instance, ftm_user_config_t * info)$/;"	f
FTM_DRV_PwmStart	platform/drivers/src/ftm/fsl_ftm_driver.c	/^void FTM_DRV_PwmStart(uint8_t instance, ftm_pwm_param_t *param, uint8_t channel)$/;"	f
FTM_DRV_PwmStop	platform/drivers/src/ftm/fsl_ftm_driver.c	/^void FTM_DRV_PwmStop(uint8_t instance, ftm_pwm_param_t *param, uint8_t channel)$/;"	f
FTM_DRV_QuadDecodeStart	platform/drivers/src/ftm/fsl_ftm_driver.c	/^void FTM_DRV_QuadDecodeStart(uint8_t instance, ftm_phase_params_t *phaseAParams,$/;"	f
FTM_DRV_QuadDecodeStop	platform/drivers/src/ftm/fsl_ftm_driver.c	/^void FTM_DRV_QuadDecodeStop(uint8_t instance)$/;"	f
FTM_DRV_SetFaultIntCmd	platform/drivers/src/ftm/fsl_ftm_driver.c	/^void FTM_DRV_SetFaultIntCmd(uint32_t instance, bool faultEnable)$/;"	f
FTM_DRV_SetTimeOverflowIntCmd	platform/drivers/src/ftm/fsl_ftm_driver.c	/^void FTM_DRV_SetTimeOverflowIntCmd(uint32_t instance, bool overflowEnable)$/;"	f
FTM_HAL_ClearChnEventFlag	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_ClearChnEventFlag(uint32_t ftmBaseAddr, uint8_t channel)$/;"	f
FTM_HAL_ClearChnEventStatus	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_ClearChnEventStatus(uint32_t ftmBaseAddr, uint8_t channel)$/;"	f
FTM_HAL_ClearTimerOverflow	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_ClearTimerOverflow(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_DisableChnInt	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_DisableChnInt(uint32_t ftmBaseAddr, uint8_t channel)$/;"	f
FTM_HAL_DisableFaultInt	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_DisableFaultInt(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_DisablePwmMode	platform/hal/src/ftm/fsl_ftm_hal.c	/^void FTM_HAL_DisablePwmMode(uint32_t ftmBaseAddr, ftm_pwm_param_t *config, uint8_t channel)$/;"	f
FTM_HAL_DisableTimerOverflowInt	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_DisableTimerOverflowInt(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_Enable	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_Enable(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_EnableChnInt	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_EnableChnInt(uint32_t ftmBaseAddr, uint8_t channel)$/;"	f
FTM_HAL_EnableFaultInt	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_EnableFaultInt(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_EnablePwmMode	platform/hal/src/ftm/fsl_ftm_hal.c	/^void FTM_HAL_EnablePwmMode(uint32_t ftmBaseAddr, ftm_pwm_param_t *config, uint8_t channel)$/;"	f
FTM_HAL_EnableTimerOverflowInt	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_EnableTimerOverflowInt(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_GetChnCountVal	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint16_t FTM_HAL_GetChnCountVal(uint32_t ftmBaseAddr, uint8_t channel)$/;"	f
FTM_HAL_GetChnEdgeLevel	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint8_t FTM_HAL_GetChnEdgeLevel(uint32_t ftmBaseAddr, uint8_t channel)$/;"	f
FTM_HAL_GetChnEventStatus	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint32_t FTM_HAL_GetChnEventStatus(uint32_t ftmBaseAddr, uint8_t channel)$/;"	f
FTM_HAL_GetChnMode	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint8_t FTM_HAL_GetChnMode(uint32_t ftmBaseAddr, uint8_t channel)$/;"	f
FTM_HAL_GetChnPairIndex	platform/hal/src/ftm/fsl_ftm_hal.c	/^uint32_t FTM_HAL_GetChnPairIndex(uint8_t channel)$/;"	f
FTM_HAL_GetClockPs	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint8_t FTM_HAL_GetClockPs(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_GetClockSource	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint8_t FTM_HAL_GetClockSource(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_GetCounter	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint16_t  FTM_HAL_GetCounter(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_GetCounterInitVal	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint16_t  FTM_HAL_GetCounterInitVal(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_GetDetectedFaultInput	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint8_t FTM_HAL_GetDetectedFaultInput(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_GetMod	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint16_t  FTM_HAL_GetMod(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_GetQuadDir	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint8_t FTM_HAL_GetQuadDir(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_GetQuadTimerOverflowDir	platform/hal/inc/fsl_ftm_hal.h	/^static inline uint8_t FTM_HAL_GetQuadTimerOverflowDir(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_HasChnEventOccurred	platform/hal/inc/fsl_ftm_hal.h	/^static inline bool FTM_HAL_HasChnEventOccurred(uint32_t ftmBaseAddr, uint8_t channel)$/;"	f
FTM_HAL_HasTimerOverflowed	platform/hal/inc/fsl_ftm_hal.h	/^static inline bool FTM_HAL_HasTimerOverflowed(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_Init	platform/hal/src/ftm/fsl_ftm_hal.c	/^void FTM_HAL_Init(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_IsChnDma	platform/hal/inc/fsl_ftm_hal.h	/^static inline bool FTM_HAL_IsChnDma(uint32_t ftmBaseAddr, uint8_t channel)$/;"	f
FTM_HAL_IsChnTriggerGenerated	platform/hal/inc/fsl_ftm_hal.h	/^static inline bool FTM_HAL_IsChnTriggerGenerated(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_IsOverflowIntEnabled	platform/hal/inc/fsl_ftm_hal.h	/^static inline bool FTM_HAL_IsOverflowIntEnabled(uint32_t baseAddr)$/;"	f
FTM_HAL_IsWriteProtectionEnabled	platform/hal/inc/fsl_ftm_hal.h	/^static inline bool FTM_HAL_IsWriteProtectionEnabled(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_Reset	platform/hal/src/ftm/fsl_ftm_hal.c	/^void FTM_HAL_Reset(uint32_t ftmBaseAddr)$/;"	f
FTM_HAL_SetBdmMode	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetBdmMode(uint32_t ftmBaseAddr, ftm_bdm_mode_t val)$/;"	f
FTM_HAL_SetCaptureTestCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetCaptureTestCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetChnCountVal	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetChnCountVal(uint32_t ftmBaseAddr, uint8_t channel, uint16_t val)$/;"	f
FTM_HAL_SetChnDmaCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetChnDmaCmd(uint32_t ftmBaseAddr, uint8_t channel, bool val)$/;"	f
FTM_HAL_SetChnEdgeLevel	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetChnEdgeLevel(uint32_t ftmBaseAddr, uint8_t channel, uint8_t level)$/;"	f
FTM_HAL_SetChnFaultInputPolarity	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetChnFaultInputPolarity(uint32_t ftmBaseAddr, uint8_t channel, uint8_t pol)$/;"	f
FTM_HAL_SetChnInputCaptureFilter	platform/hal/src/ftm/fsl_ftm_hal.c	/^void FTM_HAL_SetChnInputCaptureFilter(uint32_t ftmBaseAddr, uint8_t channel, uint8_t val)$/;"	f
FTM_HAL_SetChnMSnBAMode	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetChnMSnBAMode(uint32_t ftmBaseAddr, uint8_t channel, uint8_t selection)$/;"	f
FTM_HAL_SetChnOutputInitState	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetChnOutputInitState(uint32_t ftmBaseAddr, uint8_t channel, uint8_t state)$/;"	f
FTM_HAL_SetChnOutputMask	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetChnOutputMask(uint32_t ftmBaseAddr, uint8_t channel, bool  mask)$/;"	f
FTM_HAL_SetChnOutputPolarity	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetChnOutputPolarity(uint32_t ftmBaseAddr, uint8_t channel, uint8_t pol)$/;"	f
FTM_HAL_SetChnSoftwareCtrlCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetChnSoftwareCtrlCmd(uint32_t ftmBaseAddr, uint8_t channel, bool val)$/;"	f
FTM_HAL_SetChnSoftwareCtrlVal	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetChnSoftwareCtrlVal(uint32_t ftmBaseAddr, uint8_t channel, bool val)$/;"	f
FTM_HAL_SetChnTriggerCmd	platform/hal/src/ftm/fsl_ftm_hal.c	/^void FTM_HAL_SetChnTriggerCmd(uint32_t ftmBaseAddr, uint8_t channel, bool val)$/;"	f
FTM_HAL_SetClockPs	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetClockPs(uint32_t ftmBaseAddr, ftm_clock_ps_t ps)$/;"	f
FTM_HAL_SetClockSource	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetClockSource(uint32_t ftmBaseAddr, ftm_clock_source_t clock)$/;"	f
FTM_HAL_SetCntinPwmSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetCntinPwmSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetCountReinitSyncCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetCountReinitSyncCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetCounter	platform/hal/inc/fsl_ftm_hal.h	/^static inline void  FTM_HAL_SetCounter(uint32_t ftmBaseAddr,uint16_t val)$/;"	f
FTM_HAL_SetCounterHardwareSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetCounterHardwareSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetCounterInitVal	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetCounterInitVal(uint32_t ftmBaseAddr, uint16_t val)$/;"	f
FTM_HAL_SetCounterSoftwareSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetCounterSoftwareSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetCpwms	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetCpwms(uint32_t ftmBaseAddr, uint8_t mode)$/;"	f
FTM_HAL_SetDeadtimeCount	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetDeadtimeCount(uint32_t ftmBaseAddr, uint8_t count)$/;"	f
FTM_HAL_SetDeadtimePrescale	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetDeadtimePrescale(uint32_t ftmBaseAddr, ftm_deadtime_ps_t divider)$/;"	f
FTM_HAL_SetDualChnCombineCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetDualChnCombineCmd(uint32_t ftmBaseAddr, uint8_t chnlPairNum, bool enable)$/;"	f
FTM_HAL_SetDualChnCompCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetDualChnCompCmd(uint32_t ftmBaseAddr, uint8_t chnlPairNum, bool enable)$/;"	f
FTM_HAL_SetDualChnDeadtimeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetDualChnDeadtimeCmd(uint32_t ftmBaseAddr, uint8_t chnlPairNum, bool enable)$/;"	f
FTM_HAL_SetDualChnDecapCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetDualChnDecapCmd(uint32_t ftmBaseAddr, uint8_t chnlPairNum, bool enable)$/;"	f
FTM_HAL_SetDualChnFaultCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline  void FTM_HAL_SetDualChnFaultCmd(uint32_t ftmBaseAddr, uint8_t chnlPairNum, bool enable)$/;"	f
FTM_HAL_SetDualChnInvertCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetDualChnInvertCmd(uint32_t ftmBaseAddr, uint8_t chnlPairNum, bool val)$/;"	f
FTM_HAL_SetDualChnPwmSyncCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetDualChnPwmSyncCmd(uint32_t ftmBaseAddr, uint8_t chnlPairNum, bool enable)$/;"	f
FTM_HAL_SetDualEdgeCaptureCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetDualEdgeCaptureCmd(uint32_t ftmBaseAddr, uint8_t chnlPairNum, bool enable)$/;"	f
FTM_HAL_SetFaultControlMode	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetFaultControlMode(uint32_t ftmBaseAddr, uint8_t mode)$/;"	f
FTM_HAL_SetFaultInputCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetFaultInputCmd(uint32_t ftmBaseAddr, uint8_t inputNum, bool val)$/;"	f
FTM_HAL_SetFaultInputFilterCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetFaultInputFilterCmd(uint32_t ftmBaseAddr, uint8_t inputNum, bool val)$/;"	f
FTM_HAL_SetFaultInputFilterVal	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetFaultInputFilterVal(uint32_t ftmBaseAddr, uint32_t val)$/;"	f
FTM_HAL_SetGlobalTimeBaseCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetGlobalTimeBaseCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetGlobalTimeBaseOutputCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetGlobalTimeBaseOutputCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetHardwareSyncTriggerSrc	platform/hal/src/ftm/fsl_ftm_hal.c	/^void FTM_HAL_SetHardwareSyncTriggerSrc(uint32_t ftmBaseAddr, uint32_t trigger_num, bool enable)$/;"	f
FTM_HAL_SetInitChnOutputCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetInitChnOutputCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetInitTriggerCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetInitTriggerCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetInvctrlHardwareSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetInvctrlHardwareSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetInvctrlPwmSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetInvctrlPwmSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetInvctrlReg	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetInvctrlReg(uint32_t ftmBaseAddr, uint32_t regVal)$/;"	f
FTM_HAL_SetInvctrlSoftwareSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetInvctrlSoftwareSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetMaxLoadingCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetMaxLoadingCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetMinLoadingCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetMinLoadingCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetMod	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetMod(uint32_t ftmBaseAddr, uint16_t val)$/;"	f
FTM_HAL_SetModCntinCvHardwareSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetModCntinCvHardwareSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetModCntinCvSoftwareSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetModCntinCvSoftwareSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetOutmaskHardwareSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetOutmaskHardwareSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetOutmaskPwmSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetOutmaskPwmSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetOutmaskReg	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetOutmaskReg(uint32_t ftmBaseAddr, uint32_t regVal)$/;"	f
FTM_HAL_SetOutmaskSoftwareSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetOutmaskSoftwareSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetPwmLoadChnSelCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetPwmLoadChnSelCmd(uint32_t ftmBaseAddr, uint8_t channel, bool val)$/;"	f
FTM_HAL_SetPwmLoadCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetPwmLoadCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetPwmSyncMode	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetPwmSyncMode(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetPwmSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetPwmSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetQuadDecoderCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetQuadDecoderCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetQuadMode	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetQuadMode(uint32_t ftmBaseAddr, ftm_quad_decode_mode_t quadMode)$/;"	f
FTM_HAL_SetQuadPhaseAFilterCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetQuadPhaseAFilterCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetQuadPhaseAPolarity	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetQuadPhaseAPolarity(uint32_t ftmBaseAddr,$/;"	f
FTM_HAL_SetQuadPhaseBFilterCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetQuadPhaseBFilterCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetQuadPhaseBPolarity	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetQuadPhaseBPolarity(uint32_t ftmBaseAddr,$/;"	f
FTM_HAL_SetSoftwareTriggerCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetSoftwareTriggerCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetSwoctrlHardwareSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetSwoctrlHardwareSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetSwoctrlPwmSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetSwoctrlPwmSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetSwoctrlSoftwareSyncModeCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetSwoctrlSoftwareSyncModeCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FTM_HAL_SetSyncMode	platform/hal/src/ftm/fsl_ftm_hal.c	/^void FTM_HAL_SetSyncMode(uint32_t ftmBaseAddr, uint32_t syncMethod)$/;"	f
FTM_HAL_SetTofFreq	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetTofFreq(uint32_t ftmBaseAddr, uint8_t val)$/;"	f
FTM_HAL_SetWriteProtectionCmd	platform/hal/inc/fsl_ftm_hal.h	/^static inline void FTM_HAL_SetWriteProtectionCmd(uint32_t ftmBaseAddr, bool enable)$/;"	f
FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t FUNCTION : 4;         \/*!< [3:0] Function *\/$/;"	m	struct:_hw_mtbdwt_fct0::_hw_mtbdwt_fct0_bitfields
FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t FUNCTION : 4;         \/*!< [3:0] Function *\/$/;"	m	struct:_hw_mtbdwt_fct1::_hw_mtbdwt_fct1_bitfields
FUNCTION0	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon118
FUNCTION1	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon118
FUNCTION2	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon118
FUNCTION3	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon118
FlashCheckSum	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashCheckSum.c	/^uint32_t SIZE_OPTIMIZATION FlashCheckSum(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashCommandSequence	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashCommandSequence.c	/^uint32_t SIZE_OPTIMIZATION FlashCommandSequence (PFLASH_SSD_CONFIG pSSDConfig )$/;"	f
FlashEraseAllBlock	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashEraseAllBlock.c	/^uint32_t SIZE_OPTIMIZATION FlashEraseAllBlock (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashEraseBlock	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashEraseBlock.c	/^uint32_t SIZE_OPTIMIZATION FlashEraseBlock (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashEraseResume	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashEraseResume.c	/^uint32_t SIZE_OPTIMIZATION FlashEraseResume(PFLASH_SSD_CONFIG pSSDConfig)$/;"	f
FlashEraseSector	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashEraseSector.c	/^uint32_t SIZE_OPTIMIZATION FlashEraseSector(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashEraseSuspend	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashEraseSuspend.c	/^uint32_t SIZE_OPTIMIZATION FlashEraseSuspend(PFLASH_SSD_CONFIG pSSDConfig)$/;"	f
FlashGetSecurityState	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashGetSecurityState.c	/^uint32_t SIZE_OPTIMIZATION FlashGetSecurityState(PFLASH_SSD_CONFIG pSSDConfig, uint8_t* securityState)$/;"	f
FlashInit	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashInit.c	/^uint32_t SIZE_OPTIMIZATION FlashInit (PFLASH_SSD_CONFIG pSSDConfig)$/;"	f
FlashProgram	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashProgram.c	/^uint32_t SIZE_OPTIMIZATION FlashProgram(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashProgramCheck	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashProgramCheck.c	/^uint32_t SIZE_OPTIMIZATION FlashProgramCheck(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashProgramOnce	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashProgramOnce.c	/^uint32_t SIZE_OPTIMIZATION FlashProgramOnce(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashProgramSection	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashProgramSection.c	/^uint32_t SIZE_OPTIMIZATION FlashProgramSection(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashReadOnce	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashReadOnce.c	/^uint32_t SIZE_OPTIMIZATION FlashReadOnce(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashReadResource	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashReadResource.c	/^uint32_t SIZE_OPTIMIZATION FlashReadResource(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashSecurityBypass	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashSecurityBypass.c	/^uint32_t SIZE_OPTIMIZATION FlashSecurityBypass(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashVerifyAllBlock	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashVerifyAllBlock.c	/^uint32_t SIZE_OPTIMIZATION FlashVerifyAllBlock(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashVerifyBlock	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashVerifyBlock.c	/^uint32_t SIZE_OPTIMIZATION FlashVerifyBlock(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlashVerifySection	platform/drivers/src/flash/C90TFS/drvsrc/source/FlashVerifySection.c	/^uint32_t SIZE_OPTIMIZATION FlashVerifySection(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
FlexCANDataInfo	platform/drivers/inc/fsl_flexcan_driver.h	/^typedef struct FlexCANDataInfo {$/;"	s
FlexCANState	platform/drivers/inc/fsl_flexcan_driver.h	/^typedef struct FlexCANState {$/;"	s
FtmPhaseParam	platform/hal/inc/fsl_ftm_hal.h	/^typedef struct FtmPhaseParam$/;"	s
FtmPwmParam	platform/hal/inc/fsl_ftm_hal.h	/^typedef struct FtmPwmParam$/;"	s
FtmUserConfig	platform/drivers/inc/fsl_ftm_driver.h	/^typedef struct FtmUserConfig {$/;"	s
GCAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t GCAEN : 1;             \/*!< [7] General Call Address Enable *\/$/;"	m	struct:_hw_i2c_c2::_hw_i2c_c2_bitfields
GE	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon67::__anon68
GE	platform/CMSIS/Include/core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon108::__anon109
GETCHAR	platform/utilities/inc/fsl_debug_console.h	51;"	d
GETCHAR	platform/utilities/inc/fsl_debug_console.h	60;"	d
GET_BIT_0_7	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	242;"	d
GET_BIT_16_23	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	244;"	d
GET_BIT_24_31	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	245;"	d
GET_BIT_8_15	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	243;"	d
GET_FLASH_INT_BITS	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	224;"	d
GPCHR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __O  uint32_t GPCHR;                             \/**< Global Pin Control High Register, offset: 0x84 *\/$/;"	m	struct:__anon92
GPCHR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __O hw_port_gpchr_t GPCHR;             \/*!< [0x84] Global Pin Control High Register *\/$/;"	m	struct:_hw_port
GPCLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __O  uint32_t GPCLR;                             \/**< Global Pin Control Low Register, offset: 0x80 *\/$/;"	m	struct:__anon92
GPCLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __O hw_port_gpclr_t GPCLR;             \/*!< [0x80] Global Pin Control Low Register *\/$/;"	m	struct:_hw_port
GPIOA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1080;"	d
GPIOA_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1078;"	d
GPIOA_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1081;"	d
GPIOA_PCOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1106;"	d
GPIOA_PDDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1109;"	d
GPIOA_PDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1108;"	d
GPIOA_PDOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1104;"	d
GPIOA_PSOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1105;"	d
GPIOA_PTOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1107;"	d
GPIOB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1085;"	d
GPIOB_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1083;"	d
GPIOB_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1086;"	d
GPIOB_PCOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1113;"	d
GPIOB_PDDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1116;"	d
GPIOB_PDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1115;"	d
GPIOB_PDOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1111;"	d
GPIOB_PSOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1112;"	d
GPIOB_PTOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1114;"	d
GPIO_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4747;"	d
GPIO_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1088;"	d
GPIO_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1090;"	d
GPIO_DRV_ClearPinIntFlag	platform/drivers/src/gpio/fsl_gpio_driver.c	/^void GPIO_DRV_ClearPinIntFlag(uint32_t pinName)$/;"	f
GPIO_DRV_ClearPinOutput	platform/drivers/src/gpio/fsl_gpio_driver.c	/^void GPIO_DRV_ClearPinOutput(uint32_t pinName) $/;"	f
GPIO_DRV_GetPinDir	platform/drivers/src/gpio/fsl_gpio_driver.c	/^gpio_pin_direction_t GPIO_DRV_GetPinDir(uint32_t pinName)$/;"	f
GPIO_DRV_Init	platform/drivers/src/gpio/fsl_gpio_driver.c	/^void GPIO_DRV_Init(const gpio_input_pin_user_config_t * inputPins,$/;"	f
GPIO_DRV_InputPinInit	platform/drivers/src/gpio/fsl_gpio_driver.c	/^void GPIO_DRV_InputPinInit(const gpio_input_pin_user_config_t *inputPin)$/;"	f
GPIO_DRV_OutputPinInit	platform/drivers/src/gpio/fsl_gpio_driver.c	/^void GPIO_DRV_OutputPinInit(const gpio_output_pin_user_config_t *outputPin)$/;"	f
GPIO_DRV_ReadPinInput	platform/drivers/src/gpio/fsl_gpio_driver.c	/^uint32_t GPIO_DRV_ReadPinInput(uint32_t pinName)$/;"	f
GPIO_DRV_SetDigitalFilterCmd	platform/drivers/src/gpio/fsl_gpio_driver.c	/^void GPIO_DRV_SetDigitalFilterCmd(uint32_t pinName, bool isDigitalFilterEnabled)$/;"	f
GPIO_DRV_SetPinDir	platform/drivers/src/gpio/fsl_gpio_driver.c	/^void GPIO_DRV_SetPinDir(uint32_t pinName, gpio_pin_direction_t direction)$/;"	f
GPIO_DRV_SetPinOutput	platform/drivers/src/gpio/fsl_gpio_driver.c	/^void GPIO_DRV_SetPinOutput(uint32_t pinName) $/;"	f
GPIO_DRV_TogglePinOutput	platform/drivers/src/gpio/fsl_gpio_driver.c	/^void GPIO_DRV_TogglePinOutput(uint32_t pinName) $/;"	f
GPIO_DRV_WritePinOutput	platform/drivers/src/gpio/fsl_gpio_driver.c	/^void GPIO_DRV_WritePinOutput(uint32_t pinName, uint32_t output)$/;"	f
GPIO_EXTRACT_PIN	platform/drivers/inc/fsl_gpio_driver.h	109;"	d
GPIO_EXTRACT_PORT	platform/drivers/inc/fsl_gpio_driver.h	106;"	d
GPIO_HAL_ClearPinOutput	platform/hal/inc/fsl_gpio_hal.h	/^static inline void GPIO_HAL_ClearPinOutput(uint32_t baseAddr, uint32_t pin)$/;"	f
GPIO_HAL_GetPinDir	platform/hal/inc/fsl_gpio_hal.h	/^static inline gpio_pin_direction_t GPIO_HAL_GetPinDir(uint32_t baseAddr, uint32_t pin)$/;"	f
GPIO_HAL_GetPortDir	platform/hal/inc/fsl_gpio_hal.h	/^static inline uint32_t GPIO_HAL_GetPortDir(uint32_t baseAddr)$/;"	f
GPIO_HAL_ReadPinInput	platform/hal/inc/fsl_gpio_hal.h	/^static inline uint32_t GPIO_HAL_ReadPinInput(uint32_t baseAddr, uint32_t pin)$/;"	f
GPIO_HAL_ReadPinOutput	platform/hal/inc/fsl_gpio_hal.h	/^static inline uint32_t GPIO_HAL_ReadPinOutput(uint32_t baseAddr, uint32_t pin)$/;"	f
GPIO_HAL_ReadPortInput	platform/hal/inc/fsl_gpio_hal.h	/^static inline uint32_t GPIO_HAL_ReadPortInput(uint32_t baseAddr)$/;"	f
GPIO_HAL_ReadPortOutput	platform/hal/inc/fsl_gpio_hal.h	/^static inline uint32_t GPIO_HAL_ReadPortOutput(uint32_t baseAddr)$/;"	f
GPIO_HAL_SetPinDir	platform/hal/src/gpio/fsl_gpio_hal.c	/^void GPIO_HAL_SetPinDir(uint32_t baseAddr, uint32_t pin, gpio_pin_direction_t direction)$/;"	f
GPIO_HAL_SetPinOutput	platform/hal/inc/fsl_gpio_hal.h	/^static inline void GPIO_HAL_SetPinOutput(uint32_t baseAddr, uint32_t pin)$/;"	f
GPIO_HAL_SetPortDir	platform/hal/inc/fsl_gpio_hal.h	/^static inline void GPIO_HAL_SetPortDir(uint32_t baseAddr, uint32_t direction)$/;"	f
GPIO_HAL_TogglePinOutput	platform/hal/inc/fsl_gpio_hal.h	/^static inline void GPIO_HAL_TogglePinOutput(uint32_t baseAddr, uint32_t pin)$/;"	f
GPIO_HAL_WritePinOutput	platform/hal/src/gpio/fsl_gpio_hal.c	/^void GPIO_HAL_WritePinOutput(uint32_t baseAddr, uint32_t pin, uint32_t output)$/;"	f
GPIO_HAL_WritePortOutput	platform/hal/inc/fsl_gpio_hal.h	/^static inline void GPIO_HAL_WritePortOutput(uint32_t baseAddr, uint32_t portOutput)$/;"	f
GPIO_MAKE_PIN	platform/drivers/inc/fsl_gpio_driver.h	103;"	d
GPIO_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} GPIO_Type, *GPIO_MemMapPtr;$/;"	t	typeref:struct:__anon79
GPIO_PCOR_PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1057;"	d
GPIO_PCOR_PTCO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1055;"	d
GPIO_PCOR_PTCO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1056;"	d
GPIO_PCOR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1027;"	d
GPIO_PDDR_PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1069;"	d
GPIO_PDDR_PDD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1067;"	d
GPIO_PDDR_PDD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1068;"	d
GPIO_PDDR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1030;"	d
GPIO_PDIR_PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1065;"	d
GPIO_PDIR_PDI_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1063;"	d
GPIO_PDIR_PDI_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1064;"	d
GPIO_PDIR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1029;"	d
GPIO_PDOR_PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1049;"	d
GPIO_PDOR_PDO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1047;"	d
GPIO_PDOR_PDO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1048;"	d
GPIO_PDOR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1025;"	d
GPIO_PINS_OUT_OF_RANGE	platform/drivers/inc/fsl_gpio_driver.h	97;"	d
GPIO_PORT_SHIFT	platform/drivers/inc/fsl_gpio_driver.h	100;"	d
GPIO_PSOR_PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1053;"	d
GPIO_PSOR_PTSO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1051;"	d
GPIO_PSOR_PTSO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1052;"	d
GPIO_PSOR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1026;"	d
GPIO_PTOR_PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1061;"	d
GPIO_PTOR_PTTO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1059;"	d
GPIO_PTOR_PTTO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1060;"	d
GPIO_PTOR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1028;"	d
GPIO_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} GPIO_Type, *GPIO_MemMapPtr;$/;"	t	typeref:struct:__anon79
GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t GPWD : 16;            \/*!< [15:0] Global Pin Write Data *\/$/;"	m	struct:_hw_port_gpchr::_hw_port_gpchr_bitfields
GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t GPWD : 16;            \/*!< [15:0] Global Pin Write Data *\/$/;"	m	struct:_hw_port_gpclr::_hw_port_gpclr_bitfields
GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t GPWE : 16;            \/*!< [31:16] Global Pin Write Enable *\/$/;"	m	struct:_hw_port_gpchr::_hw_port_gpchr_bitfields
GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t GPWE : 16;            \/*!< [31:16] Global Pin Write Enable *\/$/;"	m	struct:_hw_port_gpclr::_hw_port_gpclr_bitfields
GTBEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t GTBEEN : 1;           \/*!< [9] Global time base enable *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
GpioInputPin	platform/drivers/inc/fsl_gpio_driver.h	/^typedef struct GpioInputPin {$/;"	s
GpioInputPinUserConfig	platform/drivers/inc/fsl_gpio_driver.h	/^typedef struct GpioInputPinUserConfig {$/;"	s
GpioOutputPin	platform/drivers/inc/fsl_gpio_driver.h	/^typedef struct GpioOutputPin {$/;"	s
GpioOutputPinUserConfig	platform/drivers/inc/fsl_gpio_driver.h	/^typedef struct GpioOutputPinUserConfig {$/;"	s
HALTREQ	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t HALTREQ : 1;          \/*!< [9] Halt Request *\/$/;"	m	struct:_hw_mtb_master::_hw_mtb_master_bitfields
HFSR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon113
HH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t HH : 8;               \/*!< [31:24]  *\/$/;"	m	struct:_hw_rfsys_regn::_hw_rfsys_regn_bitfields
HIRCEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t HIRCEN : 1;            \/*!< [7] High-frequency IRC Enable *\/$/;"	m	struct:_hw_mcg_mc::_hw_mcg_mc_bitfields
HL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t HL : 8;               \/*!< [23:16]  *\/$/;"	m	struct:_hw_rfsys_regn::_hw_rfsys_regn_bitfields
HOURS_IN_A_DAY	platform/hal/src/rtc/fsl_rtc_hal.c	51;"	d	file:
HUGE_VAL	platform/utilities/src/print_scan.h	44;"	d
HWTIMER_LL_CONTEXT_LEN	platform/system/inc/fsl_hwtimer.h	64;"	d
HWTIMER_SYS_BlockCallback	platform/system/src/hwtimer/fsl_hwtimer.c	/^_hwtimer_error_code_t HWTIMER_SYS_BlockCallback(hwtimer_t *hwtimer)$/;"	f
HWTIMER_SYS_CancelCallback	platform/system/src/hwtimer/fsl_hwtimer.c	/^_hwtimer_error_code_t HWTIMER_SYS_CancelCallback(hwtimer_t *hwtimer)$/;"	f
HWTIMER_SYS_Deinit	platform/system/src/hwtimer/fsl_hwtimer.c	/^_hwtimer_error_code_t HWTIMER_SYS_Deinit(hwtimer_t *hwtimer)$/;"	f
HWTIMER_SYS_GetFreq	platform/system/src/hwtimer/fsl_hwtimer.c	/^uint32_t HWTIMER_SYS_GetFreq(hwtimer_t *hwtimer)$/;"	f
HWTIMER_SYS_GetModulo	platform/system/src/hwtimer/fsl_hwtimer.c	/^uint32_t HWTIMER_SYS_GetModulo(hwtimer_t *hwtimer)$/;"	f
HWTIMER_SYS_GetPeriod	platform/system/src/hwtimer/fsl_hwtimer.c	/^uint32_t HWTIMER_SYS_GetPeriod(hwtimer_t *hwtimer)$/;"	f
HWTIMER_SYS_GetTicks	platform/system/src/hwtimer/fsl_hwtimer.c	/^uint32_t HWTIMER_SYS_GetTicks(hwtimer_t *hwtimer)$/;"	f
HWTIMER_SYS_GetTime	platform/system/src/hwtimer/fsl_hwtimer.c	/^_hwtimer_error_code_t HWTIMER_SYS_GetTime(hwtimer_t *hwtimer, hwtimer_time_t *time)$/;"	f
HWTIMER_SYS_Init	platform/system/src/hwtimer/fsl_hwtimer.c	/^_hwtimer_error_code_t HWTIMER_SYS_Init(hwtimer_t *hwtimer, const hwtimer_devif_t * kDevif, uint32_t id, uint32_t isrPrior, void *data)$/;"	f
HWTIMER_SYS_PitDeinit	platform/system/src/hwtimer/fsl_hwtimer_pit.c	/^static _hwtimer_error_code_t HWTIMER_SYS_PitDeinit(hwtimer_t * hwtimer)$/;"	f	file:
HWTIMER_SYS_PitGetTime	platform/system/src/hwtimer/fsl_hwtimer_pit.c	/^static _hwtimer_error_code_t HWTIMER_SYS_PitGetTime(hwtimer_t *hwtimer, hwtimer_time_t *time)$/;"	f	file:
HWTIMER_SYS_PitInit	platform/system/src/hwtimer/fsl_hwtimer_pit.c	/^static _hwtimer_error_code_t HWTIMER_SYS_PitInit(hwtimer_t * hwtimer, uint32_t pitId, uint32_t isrPrior, void *data)$/;"	f	file:
HWTIMER_SYS_PitIsr	platform/system/src/hwtimer/fsl_hwtimer_pit.c	/^static void HWTIMER_SYS_PitIsr(void)$/;"	f	file:
HWTIMER_SYS_PitSetDiv	platform/system/src/hwtimer/fsl_hwtimer_pit.c	/^static _hwtimer_error_code_t HWTIMER_SYS_PitSetDiv(hwtimer_t * hwtimer, uint32_t divider)$/;"	f	file:
HWTIMER_SYS_PitStart	platform/system/src/hwtimer/fsl_hwtimer_pit.c	/^static _hwtimer_error_code_t HWTIMER_SYS_PitStart(hwtimer_t * hwtimer)$/;"	f	file:
HWTIMER_SYS_PitStop	platform/system/src/hwtimer/fsl_hwtimer_pit.c	/^static _hwtimer_error_code_t HWTIMER_SYS_PitStop(hwtimer_t * hwtimer)$/;"	f	file:
HWTIMER_SYS_RegisterCallback	platform/system/src/hwtimer/fsl_hwtimer.c	/^_hwtimer_error_code_t HWTIMER_SYS_RegisterCallback(hwtimer_t *hwtimer, hwtimer_callback_t callbackFunc, void *callbackData)$/;"	f
HWTIMER_SYS_SetFreq	platform/system/src/hwtimer/fsl_hwtimer.c	/^_hwtimer_error_code_t HWTIMER_SYS_SetFreq(hwtimer_t *hwtimer, clock_names_t clockName, uint32_t freq)$/;"	f
HWTIMER_SYS_SetPeriod	platform/system/src/hwtimer/fsl_hwtimer.c	/^_hwtimer_error_code_t HWTIMER_SYS_SetPeriod(hwtimer_t *hwtimer, clock_names_t clockName, uint32_t period)$/;"	f
HWTIMER_SYS_Start	platform/system/src/hwtimer/fsl_hwtimer.c	/^_hwtimer_error_code_t HWTIMER_SYS_Start(hwtimer_t *hwtimer)$/;"	f
HWTIMER_SYS_Stop	platform/system/src/hwtimer/fsl_hwtimer.c	/^_hwtimer_error_code_t HWTIMER_SYS_Stop(hwtimer_t *hwtimer)$/;"	f
HWTIMER_SYS_SystickDeinit	platform/system/src/hwtimer/fsl_hwtimer_systick.c	/^static _hwtimer_error_code_t HWTIMER_SYS_SystickDeinit(hwtimer_t *hwtimer)$/;"	f	file:
HWTIMER_SYS_SystickGetTime	platform/system/src/hwtimer/fsl_hwtimer_systick.c	/^static _hwtimer_error_code_t HWTIMER_SYS_SystickGetTime(hwtimer_t *hwtimer, hwtimer_time_t *time)$/;"	f	file:
HWTIMER_SYS_SystickInit	platform/system/src/hwtimer/fsl_hwtimer_systick.c	/^static _hwtimer_error_code_t HWTIMER_SYS_SystickInit(hwtimer_t *hwtimer, uint32_t systickId, uint32_t isrPrior, void *data)$/;"	f	file:
HWTIMER_SYS_SystickIsr	platform/system/src/hwtimer/fsl_hwtimer_systick.c	/^static void HWTIMER_SYS_SystickIsr(void)$/;"	f	file:
HWTIMER_SYS_SystickSetDiv	platform/system/src/hwtimer/fsl_hwtimer_systick.c	/^static _hwtimer_error_code_t HWTIMER_SYS_SystickSetDiv(hwtimer_t *hwtimer, uint32_t divider)$/;"	f	file:
HWTIMER_SYS_SystickStart	platform/system/src/hwtimer/fsl_hwtimer_systick.c	/^static _hwtimer_error_code_t HWTIMER_SYS_SystickStart(hwtimer_t *hwtimer)$/;"	f	file:
HWTIMER_SYS_SystickStop	platform/system/src/hwtimer/fsl_hwtimer_systick.c	/^static _hwtimer_error_code_t HWTIMER_SYS_SystickStop(hwtimer_t *hwtimer)$/;"	f	file:
HWTIMER_SYS_UnblockCallback	platform/system/src/hwtimer/fsl_hwtimer.c	/^_hwtimer_error_code_t HWTIMER_SYS_UnblockCallback(hwtimer_t *hwtimer)$/;"	f
HW_ADC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	105;"	d
HW_ADC_CFG1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	316;"	d
HW_ADC_CFG1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	314;"	d
HW_ADC_CFG1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	320;"	d
HW_ADC_CFG1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	317;"	d
HW_ADC_CFG1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	319;"	d
HW_ADC_CFG1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	321;"	d
HW_ADC_CFG1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	318;"	d
HW_ADC_CFG2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	500;"	d
HW_ADC_CFG2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	498;"	d
HW_ADC_CFG2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	504;"	d
HW_ADC_CFG2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	501;"	d
HW_ADC_CFG2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	503;"	d
HW_ADC_CFG2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	505;"	d
HW_ADC_CFG2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	502;"	d
HW_ADC_CLP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1697;"	d
HW_ADC_CLP0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1695;"	d
HW_ADC_CLP0_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1701;"	d
HW_ADC_CLP0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1698;"	d
HW_ADC_CLP0_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1700;"	d
HW_ADC_CLP0_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1702;"	d
HW_ADC_CLP0_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1699;"	d
HW_ADC_CLP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1638;"	d
HW_ADC_CLP1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1636;"	d
HW_ADC_CLP1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1642;"	d
HW_ADC_CLP1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1639;"	d
HW_ADC_CLP1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1641;"	d
HW_ADC_CLP1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1643;"	d
HW_ADC_CLP1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1640;"	d
HW_ADC_CLP2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1579;"	d
HW_ADC_CLP2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1577;"	d
HW_ADC_CLP2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1583;"	d
HW_ADC_CLP2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1580;"	d
HW_ADC_CLP2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1582;"	d
HW_ADC_CLP2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1584;"	d
HW_ADC_CLP2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1581;"	d
HW_ADC_CLP3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1520;"	d
HW_ADC_CLP3_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1518;"	d
HW_ADC_CLP3_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1524;"	d
HW_ADC_CLP3_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1521;"	d
HW_ADC_CLP3_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1523;"	d
HW_ADC_CLP3_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1525;"	d
HW_ADC_CLP3_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1522;"	d
HW_ADC_CLP4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1461;"	d
HW_ADC_CLP4_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1459;"	d
HW_ADC_CLP4_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1465;"	d
HW_ADC_CLP4_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1462;"	d
HW_ADC_CLP4_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1464;"	d
HW_ADC_CLP4_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1466;"	d
HW_ADC_CLP4_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1463;"	d
HW_ADC_CLPD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1343;"	d
HW_ADC_CLPD_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1341;"	d
HW_ADC_CLPD_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1347;"	d
HW_ADC_CLPD_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1344;"	d
HW_ADC_CLPD_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1346;"	d
HW_ADC_CLPD_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1348;"	d
HW_ADC_CLPD_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1345;"	d
HW_ADC_CLPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1402;"	d
HW_ADC_CLPS_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1400;"	d
HW_ADC_CLPS_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1406;"	d
HW_ADC_CLPS_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1403;"	d
HW_ADC_CLPS_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1405;"	d
HW_ADC_CLPS_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1407;"	d
HW_ADC_CLPS_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1404;"	d
HW_ADC_CV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	720;"	d
HW_ADC_CV1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	718;"	d
HW_ADC_CV1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	724;"	d
HW_ADC_CV1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	721;"	d
HW_ADC_CV1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	723;"	d
HW_ADC_CV1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	725;"	d
HW_ADC_CV1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	722;"	d
HW_ADC_CV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	784;"	d
HW_ADC_CV2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	782;"	d
HW_ADC_CV2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	788;"	d
HW_ADC_CV2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	785;"	d
HW_ADC_CV2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	787;"	d
HW_ADC_CV2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	789;"	d
HW_ADC_CV2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	786;"	d
HW_ADC_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	104;"	d
HW_ADC_OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1218;"	d
HW_ADC_OFS_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1216;"	d
HW_ADC_OFS_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1222;"	d
HW_ADC_OFS_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1219;"	d
HW_ADC_OFS_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1221;"	d
HW_ADC_OFS_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1223;"	d
HW_ADC_OFS_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1220;"	d
HW_ADC_PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1280;"	d
HW_ADC_PG_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1278;"	d
HW_ADC_PG_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1284;"	d
HW_ADC_PG_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1281;"	d
HW_ADC_PG_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1283;"	d
HW_ADC_PG_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1285;"	d
HW_ADC_PG_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1282;"	d
HW_ADC_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1763;"	d
HW_ADC_Rn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	666;"	d
HW_ADC_Rn_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	664;"	d
HW_ADC_Rn_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	662;"	d
HW_ADC_Rn_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	667;"	d
HW_ADC_SC1n	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	155;"	d
HW_ADC_SC1n_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	153;"	d
HW_ADC_SC1n_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	159;"	d
HW_ADC_SC1n_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	151;"	d
HW_ADC_SC1n_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	156;"	d
HW_ADC_SC1n_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	158;"	d
HW_ADC_SC1n_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	160;"	d
HW_ADC_SC1n_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	157;"	d
HW_ADC_SC2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	849;"	d
HW_ADC_SC2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	847;"	d
HW_ADC_SC2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	853;"	d
HW_ADC_SC2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	850;"	d
HW_ADC_SC2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	852;"	d
HW_ADC_SC2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	854;"	d
HW_ADC_SC2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	851;"	d
HW_ADC_SC3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1052;"	d
HW_ADC_SC3_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1050;"	d
HW_ADC_SC3_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1056;"	d
HW_ADC_SC3_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1053;"	d
HW_ADC_SC3_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1055;"	d
HW_ADC_SC3_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1057;"	d
HW_ADC_SC3_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1054;"	d
HW_CHAN0	platform/hal/inc/fsl_ftm_hal.h	45;"	d
HW_CHAN1	platform/hal/inc/fsl_ftm_hal.h	46;"	d
HW_CHAN2	platform/hal/inc/fsl_ftm_hal.h	47;"	d
HW_CHAN3	platform/hal/inc/fsl_ftm_hal.h	48;"	d
HW_CHAN4	platform/hal/inc/fsl_ftm_hal.h	49;"	d
HW_CHAN5	platform/hal/inc/fsl_ftm_hal.h	50;"	d
HW_CHAN6	platform/hal/inc/fsl_ftm_hal.h	51;"	d
HW_CHAN7	platform/hal/inc/fsl_ftm_hal.h	52;"	d
HW_CMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1782;"	d
HW_CMP_CR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1812;"	d
HW_CMP_CR0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1810;"	d
HW_CMP_CR0_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1816;"	d
HW_CMP_CR0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1813;"	d
HW_CMP_CR0_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1815;"	d
HW_CMP_CR0_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1817;"	d
HW_CMP_CR0_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1814;"	d
HW_CMP_CR1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1916;"	d
HW_CMP_CR1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1914;"	d
HW_CMP_CR1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1920;"	d
HW_CMP_CR1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1917;"	d
HW_CMP_CR1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1919;"	d
HW_CMP_CR1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1921;"	d
HW_CMP_CR1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1918;"	d
HW_CMP_DACCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2377;"	d
HW_CMP_DACCR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2375;"	d
HW_CMP_DACCR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2381;"	d
HW_CMP_DACCR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2378;"	d
HW_CMP_DACCR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2380;"	d
HW_CMP_DACCR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2382;"	d
HW_CMP_DACCR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2379;"	d
HW_CMP_FPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2159;"	d
HW_CMP_FPR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2157;"	d
HW_CMP_FPR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2163;"	d
HW_CMP_FPR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2160;"	d
HW_CMP_FPR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2162;"	d
HW_CMP_FPR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2164;"	d
HW_CMP_FPR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2161;"	d
HW_CMP_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	1781;"	d
HW_CMP_MUXCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2484;"	d
HW_CMP_MUXCR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2482;"	d
HW_CMP_MUXCR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2488;"	d
HW_CMP_MUXCR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2485;"	d
HW_CMP_MUXCR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2487;"	d
HW_CMP_MUXCR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2489;"	d
HW_CMP_MUXCR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2486;"	d
HW_CMP_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2584;"	d
HW_CMP_SCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2223;"	d
HW_CMP_SCR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2221;"	d
HW_CMP_SCR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2227;"	d
HW_CMP_SCR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2224;"	d
HW_CMP_SCR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2226;"	d
HW_CMP_SCR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2228;"	d
HW_CMP_SCR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2225;"	d
HW_CoreDebug	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24377;"	d
HW_FGPIOA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2603;"	d
HW_FGPIOB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2604;"	d
HW_FGPIO_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2602;"	d
HW_FGPIO_PCOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2754;"	d
HW_FGPIO_PCOR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2752;"	d
HW_FGPIO_PCOR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2755;"	d
HW_FGPIO_PCOR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2756;"	d
HW_FGPIO_PDDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2920;"	d
HW_FGPIO_PDDR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2918;"	d
HW_FGPIO_PDDR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2924;"	d
HW_FGPIO_PDDR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2921;"	d
HW_FGPIO_PDDR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2923;"	d
HW_FGPIO_PDDR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2925;"	d
HW_FGPIO_PDDR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2922;"	d
HW_FGPIO_PDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2865;"	d
HW_FGPIO_PDIR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2863;"	d
HW_FGPIO_PDIR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2866;"	d
HW_FGPIO_PDOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2633;"	d
HW_FGPIO_PDOR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2631;"	d
HW_FGPIO_PDOR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2637;"	d
HW_FGPIO_PDOR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2634;"	d
HW_FGPIO_PDOR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2636;"	d
HW_FGPIO_PDOR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2638;"	d
HW_FGPIO_PDOR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2635;"	d
HW_FGPIO_PSOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2697;"	d
HW_FGPIO_PSOR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2695;"	d
HW_FGPIO_PSOR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2698;"	d
HW_FGPIO_PSOR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2699;"	d
HW_FGPIO_PTOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2809;"	d
HW_FGPIO_PTOR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2807;"	d
HW_FGPIO_PTOR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2810;"	d
HW_FGPIO_PTOR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2811;"	d
HW_FGPIO_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	2978;"	d
HW_FTFA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3011;"	d
HW_FTFA_FCCOB0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3816;"	d
HW_FTFA_FCCOB0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3814;"	d
HW_FTFA_FCCOB0_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3820;"	d
HW_FTFA_FCCOB0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3817;"	d
HW_FTFA_FCCOB0_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3819;"	d
HW_FTFA_FCCOB0_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3821;"	d
HW_FTFA_FCCOB0_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3818;"	d
HW_FTFA_FCCOB1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3731;"	d
HW_FTFA_FCCOB1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3729;"	d
HW_FTFA_FCCOB1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3735;"	d
HW_FTFA_FCCOB1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3732;"	d
HW_FTFA_FCCOB1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3734;"	d
HW_FTFA_FCCOB1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3736;"	d
HW_FTFA_FCCOB1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3733;"	d
HW_FTFA_FCCOB2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3646;"	d
HW_FTFA_FCCOB2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3644;"	d
HW_FTFA_FCCOB2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3650;"	d
HW_FTFA_FCCOB2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3647;"	d
HW_FTFA_FCCOB2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3649;"	d
HW_FTFA_FCCOB2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3651;"	d
HW_FTFA_FCCOB2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3648;"	d
HW_FTFA_FCCOB3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3561;"	d
HW_FTFA_FCCOB3_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3559;"	d
HW_FTFA_FCCOB3_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3565;"	d
HW_FTFA_FCCOB3_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3562;"	d
HW_FTFA_FCCOB3_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3564;"	d
HW_FTFA_FCCOB3_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3566;"	d
HW_FTFA_FCCOB3_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3563;"	d
HW_FTFA_FCCOB4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4156;"	d
HW_FTFA_FCCOB4_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4154;"	d
HW_FTFA_FCCOB4_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4160;"	d
HW_FTFA_FCCOB4_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4157;"	d
HW_FTFA_FCCOB4_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4159;"	d
HW_FTFA_FCCOB4_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4161;"	d
HW_FTFA_FCCOB4_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4158;"	d
HW_FTFA_FCCOB5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4071;"	d
HW_FTFA_FCCOB5_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4069;"	d
HW_FTFA_FCCOB5_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4075;"	d
HW_FTFA_FCCOB5_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4072;"	d
HW_FTFA_FCCOB5_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4074;"	d
HW_FTFA_FCCOB5_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4076;"	d
HW_FTFA_FCCOB5_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4073;"	d
HW_FTFA_FCCOB6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3986;"	d
HW_FTFA_FCCOB6_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3984;"	d
HW_FTFA_FCCOB6_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3990;"	d
HW_FTFA_FCCOB6_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3987;"	d
HW_FTFA_FCCOB6_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3989;"	d
HW_FTFA_FCCOB6_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3991;"	d
HW_FTFA_FCCOB6_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3988;"	d
HW_FTFA_FCCOB7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3901;"	d
HW_FTFA_FCCOB7_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3899;"	d
HW_FTFA_FCCOB7_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3905;"	d
HW_FTFA_FCCOB7_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3902;"	d
HW_FTFA_FCCOB7_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3904;"	d
HW_FTFA_FCCOB7_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3906;"	d
HW_FTFA_FCCOB7_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3903;"	d
HW_FTFA_FCCOB8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4496;"	d
HW_FTFA_FCCOB8_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4494;"	d
HW_FTFA_FCCOB8_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4500;"	d
HW_FTFA_FCCOB8_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4497;"	d
HW_FTFA_FCCOB8_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4499;"	d
HW_FTFA_FCCOB8_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4501;"	d
HW_FTFA_FCCOB8_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4498;"	d
HW_FTFA_FCCOB9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4411;"	d
HW_FTFA_FCCOB9_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4409;"	d
HW_FTFA_FCCOB9_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4415;"	d
HW_FTFA_FCCOB9_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4412;"	d
HW_FTFA_FCCOB9_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4414;"	d
HW_FTFA_FCCOB9_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4416;"	d
HW_FTFA_FCCOB9_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4413;"	d
HW_FTFA_FCCOBA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4326;"	d
HW_FTFA_FCCOBA_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4324;"	d
HW_FTFA_FCCOBA_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4330;"	d
HW_FTFA_FCCOBA_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4327;"	d
HW_FTFA_FCCOBA_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4329;"	d
HW_FTFA_FCCOBA_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4331;"	d
HW_FTFA_FCCOBA_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4328;"	d
HW_FTFA_FCCOBB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4241;"	d
HW_FTFA_FCCOBB_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4239;"	d
HW_FTFA_FCCOBB_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4245;"	d
HW_FTFA_FCCOBB_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4242;"	d
HW_FTFA_FCCOBB_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4244;"	d
HW_FTFA_FCCOBB_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4246;"	d
HW_FTFA_FCCOBB_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4243;"	d
HW_FTFA_FCNFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3227;"	d
HW_FTFA_FCNFG_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3225;"	d
HW_FTFA_FCNFG_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3231;"	d
HW_FTFA_FCNFG_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3228;"	d
HW_FTFA_FCNFG_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3230;"	d
HW_FTFA_FCNFG_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3232;"	d
HW_FTFA_FCNFG_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3229;"	d
HW_FTFA_FOPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3510;"	d
HW_FTFA_FOPT_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3508;"	d
HW_FTFA_FOPT_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3511;"	d
HW_FTFA_FPROT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4889;"	d
HW_FTFA_FPROT0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4887;"	d
HW_FTFA_FPROT0_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4893;"	d
HW_FTFA_FPROT0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4890;"	d
HW_FTFA_FPROT0_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4892;"	d
HW_FTFA_FPROT0_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4894;"	d
HW_FTFA_FPROT0_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4891;"	d
HW_FTFA_FPROT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4792;"	d
HW_FTFA_FPROT1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4790;"	d
HW_FTFA_FPROT1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4796;"	d
HW_FTFA_FPROT1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4793;"	d
HW_FTFA_FPROT1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4795;"	d
HW_FTFA_FPROT1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4797;"	d
HW_FTFA_FPROT1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4794;"	d
HW_FTFA_FPROT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4695;"	d
HW_FTFA_FPROT2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4693;"	d
HW_FTFA_FPROT2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4699;"	d
HW_FTFA_FPROT2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4696;"	d
HW_FTFA_FPROT2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4698;"	d
HW_FTFA_FPROT2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4700;"	d
HW_FTFA_FPROT2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4697;"	d
HW_FTFA_FPROT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4598;"	d
HW_FTFA_FPROT3_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4596;"	d
HW_FTFA_FPROT3_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4602;"	d
HW_FTFA_FPROT3_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4599;"	d
HW_FTFA_FPROT3_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4601;"	d
HW_FTFA_FPROT3_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4603;"	d
HW_FTFA_FPROT3_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4600;"	d
HW_FTFA_FSEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3376;"	d
HW_FTFA_FSEC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3374;"	d
HW_FTFA_FSEC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3377;"	d
HW_FTFA_FSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3050;"	d
HW_FTFA_FSTAT_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3048;"	d
HW_FTFA_FSTAT_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3054;"	d
HW_FTFA_FSTAT_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3051;"	d
HW_FTFA_FSTAT_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3053;"	d
HW_FTFA_FSTAT_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3055;"	d
HW_FTFA_FSTAT_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3052;"	d
HW_FTFA_FlashConfig	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14787;"	d
HW_FTFA_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	3010;"	d
HW_FTFA_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4977;"	d
HW_GPIOA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4996;"	d
HW_GPIOB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4997;"	d
HW_GPIO_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	4995;"	d
HW_GPIO_PCOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5149;"	d
HW_GPIO_PCOR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5147;"	d
HW_GPIO_PCOR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5150;"	d
HW_GPIO_PCOR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5151;"	d
HW_GPIO_PDDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5319;"	d
HW_GPIO_PDDR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5317;"	d
HW_GPIO_PDDR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5323;"	d
HW_GPIO_PDDR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5320;"	d
HW_GPIO_PDDR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5322;"	d
HW_GPIO_PDDR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5324;"	d
HW_GPIO_PDDR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5321;"	d
HW_GPIO_PDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5264;"	d
HW_GPIO_PDIR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5262;"	d
HW_GPIO_PDIR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5265;"	d
HW_GPIO_PDOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5028;"	d
HW_GPIO_PDOR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5026;"	d
HW_GPIO_PDOR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5032;"	d
HW_GPIO_PDOR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5029;"	d
HW_GPIO_PDOR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5031;"	d
HW_GPIO_PDOR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5033;"	d
HW_GPIO_PDOR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5030;"	d
HW_GPIO_PSOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5092;"	d
HW_GPIO_PSOR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5090;"	d
HW_GPIO_PSOR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5093;"	d
HW_GPIO_PSOR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5094;"	d
HW_GPIO_PTOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5204;"	d
HW_GPIO_PTOR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5202;"	d
HW_GPIO_PTOR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5205;"	d
HW_GPIO_PTOR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5206;"	d
HW_GPIO_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5377;"	d
HW_I2C0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5403;"	d
HW_I2C_A1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5432;"	d
HW_I2C_A1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5430;"	d
HW_I2C_A1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5436;"	d
HW_I2C_A1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5433;"	d
HW_I2C_A1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5435;"	d
HW_I2C_A1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5437;"	d
HW_I2C_A1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5434;"	d
HW_I2C_A2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6785;"	d
HW_I2C_A2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6783;"	d
HW_I2C_A2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6789;"	d
HW_I2C_A2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6786;"	d
HW_I2C_A2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6788;"	d
HW_I2C_A2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6790;"	d
HW_I2C_A2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6787;"	d
HW_I2C_C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5599;"	d
HW_I2C_C1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5597;"	d
HW_I2C_C1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5603;"	d
HW_I2C_C1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5600;"	d
HW_I2C_C1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5602;"	d
HW_I2C_C1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5604;"	d
HW_I2C_C1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5601;"	d
HW_I2C_C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6131;"	d
HW_I2C_C2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6129;"	d
HW_I2C_C2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6135;"	d
HW_I2C_C2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6132;"	d
HW_I2C_C2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6134;"	d
HW_I2C_C2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6136;"	d
HW_I2C_C2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6133;"	d
HW_I2C_D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6053;"	d
HW_I2C_D_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6051;"	d
HW_I2C_D_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6057;"	d
HW_I2C_D_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6054;"	d
HW_I2C_D_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6056;"	d
HW_I2C_D_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6058;"	d
HW_I2C_D_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6055;"	d
HW_I2C_F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5491;"	d
HW_I2C_FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6297;"	d
HW_I2C_FLT_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6295;"	d
HW_I2C_FLT_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6301;"	d
HW_I2C_FLT_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6298;"	d
HW_I2C_FLT_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6300;"	d
HW_I2C_FLT_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6302;"	d
HW_I2C_FLT_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6299;"	d
HW_I2C_F_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5489;"	d
HW_I2C_F_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5495;"	d
HW_I2C_F_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5492;"	d
HW_I2C_F_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5494;"	d
HW_I2C_F_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5496;"	d
HW_I2C_F_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5493;"	d
HW_I2C_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5402;"	d
HW_I2C_RA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6478;"	d
HW_I2C_RA_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6476;"	d
HW_I2C_RA_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6482;"	d
HW_I2C_RA_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6479;"	d
HW_I2C_RA_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6481;"	d
HW_I2C_RA_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6483;"	d
HW_I2C_RA_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6480;"	d
HW_I2C_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7044;"	d
HW_I2C_S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5817;"	d
HW_I2C_S2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6958;"	d
HW_I2C_S2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6956;"	d
HW_I2C_S2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6962;"	d
HW_I2C_S2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6959;"	d
HW_I2C_S2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6961;"	d
HW_I2C_S2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6963;"	d
HW_I2C_S2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6960;"	d
HW_I2C_SLTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6842;"	d
HW_I2C_SLTH_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6840;"	d
HW_I2C_SLTH_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6846;"	d
HW_I2C_SLTH_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6843;"	d
HW_I2C_SLTH_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6845;"	d
HW_I2C_SLTH_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6847;"	d
HW_I2C_SLTH_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6844;"	d
HW_I2C_SLTL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6899;"	d
HW_I2C_SLTL_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6897;"	d
HW_I2C_SLTL_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6903;"	d
HW_I2C_SLTL_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6900;"	d
HW_I2C_SLTL_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6902;"	d
HW_I2C_SLTL_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6904;"	d
HW_I2C_SLTL_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6901;"	d
HW_I2C_SMB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6552;"	d
HW_I2C_SMB_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6550;"	d
HW_I2C_SMB_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6556;"	d
HW_I2C_SMB_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6553;"	d
HW_I2C_SMB_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6555;"	d
HW_I2C_SMB_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6557;"	d
HW_I2C_SMB_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	6554;"	d
HW_I2C_S_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5815;"	d
HW_I2C_S_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5821;"	d
HW_I2C_S_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5818;"	d
HW_I2C_S_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5820;"	d
HW_I2C_S_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5822;"	d
HW_I2C_S_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	5819;"	d
HW_JTAG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24374;"	d
HW_LLWU	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7064;"	d
HW_LLWU_F1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7654;"	d
HW_LLWU_F1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7652;"	d
HW_LLWU_F1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7658;"	d
HW_LLWU_F1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7655;"	d
HW_LLWU_F1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7657;"	d
HW_LLWU_F1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7659;"	d
HW_LLWU_F1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7656;"	d
HW_LLWU_F3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7910;"	d
HW_LLWU_F3_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7908;"	d
HW_LLWU_F3_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7911;"	d
HW_LLWU_FILT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8113;"	d
HW_LLWU_FILT1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8111;"	d
HW_LLWU_FILT1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8117;"	d
HW_LLWU_FILT1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8114;"	d
HW_LLWU_FILT1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8116;"	d
HW_LLWU_FILT1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8118;"	d
HW_LLWU_FILT1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8115;"	d
HW_LLWU_FILT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8236;"	d
HW_LLWU_FILT2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8234;"	d
HW_LLWU_FILT2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8240;"	d
HW_LLWU_FILT2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8237;"	d
HW_LLWU_FILT2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8239;"	d
HW_LLWU_FILT2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8241;"	d
HW_LLWU_FILT2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8238;"	d
HW_LLWU_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7063;"	d
HW_LLWU_ME	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7407;"	d
HW_LLWU_ME_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7405;"	d
HW_LLWU_ME_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7411;"	d
HW_LLWU_ME_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7408;"	d
HW_LLWU_ME_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7410;"	d
HW_LLWU_ME_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7412;"	d
HW_LLWU_ME_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7409;"	d
HW_LLWU_PE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7101;"	d
HW_LLWU_PE1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7099;"	d
HW_LLWU_PE1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7105;"	d
HW_LLWU_PE1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7102;"	d
HW_LLWU_PE1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7104;"	d
HW_LLWU_PE1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7106;"	d
HW_LLWU_PE1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7103;"	d
HW_LLWU_PE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7252;"	d
HW_LLWU_PE2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7250;"	d
HW_LLWU_PE2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7256;"	d
HW_LLWU_PE2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7253;"	d
HW_LLWU_PE2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7255;"	d
HW_LLWU_PE2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7257;"	d
HW_LLWU_PE2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	7254;"	d
HW_LLWU_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8347;"	d
HW_LPTMR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8364;"	d
HW_LPTMR_CMR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8767;"	d
HW_LPTMR_CMR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8765;"	d
HW_LPTMR_CMR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8771;"	d
HW_LPTMR_CMR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8768;"	d
HW_LPTMR_CMR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8770;"	d
HW_LPTMR_CMR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8772;"	d
HW_LPTMR_CMR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8769;"	d
HW_LPTMR_CNR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8828;"	d
HW_LPTMR_CNR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8826;"	d
HW_LPTMR_CNR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8832;"	d
HW_LPTMR_CNR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8829;"	d
HW_LPTMR_CNR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8831;"	d
HW_LPTMR_CNR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8833;"	d
HW_LPTMR_CNR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8830;"	d
HW_LPTMR_CSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8397;"	d
HW_LPTMR_CSR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8395;"	d
HW_LPTMR_CSR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8401;"	d
HW_LPTMR_CSR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8398;"	d
HW_LPTMR_CSR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8400;"	d
HW_LPTMR_CSR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8402;"	d
HW_LPTMR_CSR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8399;"	d
HW_LPTMR_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8363;"	d
HW_LPTMR_PSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8618;"	d
HW_LPTMR_PSR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8616;"	d
HW_LPTMR_PSR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8622;"	d
HW_LPTMR_PSR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8619;"	d
HW_LPTMR_PSR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8621;"	d
HW_LPTMR_PSR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8623;"	d
HW_LPTMR_PSR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8620;"	d
HW_LPTMR_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8878;"	d
HW_LPUART0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8896;"	d
HW_LPUART_BAUD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8934;"	d
HW_LPUART_BAUD_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8932;"	d
HW_LPUART_BAUD_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8938;"	d
HW_LPUART_BAUD_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8935;"	d
HW_LPUART_BAUD_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8937;"	d
HW_LPUART_BAUD_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8939;"	d
HW_LPUART_BAUD_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8936;"	d
HW_LPUART_CTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9818;"	d
HW_LPUART_CTRL_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9816;"	d
HW_LPUART_CTRL_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9822;"	d
HW_LPUART_CTRL_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9819;"	d
HW_LPUART_CTRL_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9821;"	d
HW_LPUART_CTRL_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9823;"	d
HW_LPUART_CTRL_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9820;"	d
HW_LPUART_DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10573;"	d
HW_LPUART_DATA_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10571;"	d
HW_LPUART_DATA_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10577;"	d
HW_LPUART_DATA_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10574;"	d
HW_LPUART_DATA_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10576;"	d
HW_LPUART_DATA_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10578;"	d
HW_LPUART_DATA_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10575;"	d
HW_LPUART_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	8895;"	d
HW_LPUART_MATCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10919;"	d
HW_LPUART_MATCH_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10917;"	d
HW_LPUART_MATCH_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10923;"	d
HW_LPUART_MATCH_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10920;"	d
HW_LPUART_MATCH_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10922;"	d
HW_LPUART_MATCH_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10924;"	d
HW_LPUART_MATCH_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	10921;"	d
HW_LPUART_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11000;"	d
HW_LPUART_STAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9263;"	d
HW_LPUART_STAT_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9261;"	d
HW_LPUART_STAT_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9267;"	d
HW_LPUART_STAT_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9264;"	d
HW_LPUART_STAT_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9266;"	d
HW_LPUART_STAT_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9268;"	d
HW_LPUART_STAT_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	9265;"	d
HW_MCG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11018;"	d
HW_MCG_C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11047;"	d
HW_MCG_C1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11045;"	d
HW_MCG_C1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11051;"	d
HW_MCG_C1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11048;"	d
HW_MCG_C1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11050;"	d
HW_MCG_C1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11052;"	d
HW_MCG_C1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11049;"	d
HW_MCG_C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11163;"	d
HW_MCG_C2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11161;"	d
HW_MCG_C2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11167;"	d
HW_MCG_C2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11164;"	d
HW_MCG_C2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11166;"	d
HW_MCG_C2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11168;"	d
HW_MCG_C2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11165;"	d
HW_MCG_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11017;"	d
HW_MCG_MC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11401;"	d
HW_MCG_MC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11399;"	d
HW_MCG_MC_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11405;"	d
HW_MCG_MC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11402;"	d
HW_MCG_MC_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11404;"	d
HW_MCG_MC_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11406;"	d
HW_MCG_MC_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11403;"	d
HW_MCG_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11491;"	d
HW_MCG_S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11251;"	d
HW_MCG_SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11332;"	d
HW_MCG_SC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11330;"	d
HW_MCG_SC_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11336;"	d
HW_MCG_SC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11333;"	d
HW_MCG_SC_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11335;"	d
HW_MCG_SC_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11337;"	d
HW_MCG_SC_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11334;"	d
HW_MCG_S_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11249;"	d
HW_MCG_S_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11252;"	d
HW_MCM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11508;"	d
HW_MCM_CPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11774;"	d
HW_MCM_CPO_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11772;"	d
HW_MCM_CPO_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11778;"	d
HW_MCM_CPO_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11775;"	d
HW_MCM_CPO_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11777;"	d
HW_MCM_CPO_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11779;"	d
HW_MCM_CPO_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11776;"	d
HW_MCM_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11507;"	d
HW_MCM_PLACR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11652;"	d
HW_MCM_PLACR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11650;"	d
HW_MCM_PLACR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11656;"	d
HW_MCM_PLACR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11653;"	d
HW_MCM_PLACR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11655;"	d
HW_MCM_PLACR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11657;"	d
HW_MCM_PLACR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11654;"	d
HW_MCM_PLAMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11593;"	d
HW_MCM_PLAMC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11591;"	d
HW_MCM_PLAMC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11594;"	d
HW_MCM_PLASC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11540;"	d
HW_MCM_PLASC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11538;"	d
HW_MCM_PLASC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11541;"	d
HW_MCM_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11873;"	d
HW_MTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11908;"	d
HW_MTBDWT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13446;"	d
HW_MTBDWT_COMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13554;"	d
HW_MTBDWT_COMP0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13552;"	d
HW_MTBDWT_COMP0_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13558;"	d
HW_MTBDWT_COMP0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13555;"	d
HW_MTBDWT_COMP0_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13557;"	d
HW_MTBDWT_COMP0_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13559;"	d
HW_MTBDWT_COMP0_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13556;"	d
HW_MTBDWT_COMP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13861;"	d
HW_MTBDWT_COMP1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13859;"	d
HW_MTBDWT_COMP1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13865;"	d
HW_MTBDWT_COMP1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13862;"	d
HW_MTBDWT_COMP1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13864;"	d
HW_MTBDWT_COMP1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13866;"	d
HW_MTBDWT_COMP1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13863;"	d
HW_MTBDWT_COMPIDn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14698;"	d
HW_MTBDWT_COMPIDn_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14696;"	d
HW_MTBDWT_COMPIDn_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14694;"	d
HW_MTBDWT_COMPIDn_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14699;"	d
HW_MTBDWT_CTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13476;"	d
HW_MTBDWT_CTRL_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13474;"	d
HW_MTBDWT_CTRL_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13477;"	d
HW_MTBDWT_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14205;"	d
HW_MTBDWT_DEVICECFG_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14203;"	d
HW_MTBDWT_DEVICECFG_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14206;"	d
HW_MTBDWT_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14254;"	d
HW_MTBDWT_DEVICETYPID_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14252;"	d
HW_MTBDWT_DEVICETYPID_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14255;"	d
HW_MTBDWT_FCT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13695;"	d
HW_MTBDWT_FCT0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13693;"	d
HW_MTBDWT_FCT0_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13699;"	d
HW_MTBDWT_FCT0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13696;"	d
HW_MTBDWT_FCT0_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13698;"	d
HW_MTBDWT_FCT0_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13700;"	d
HW_MTBDWT_FCT0_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13697;"	d
HW_MTBDWT_FCT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13999;"	d
HW_MTBDWT_FCT1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13997;"	d
HW_MTBDWT_FCT1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14003;"	d
HW_MTBDWT_FCT1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14000;"	d
HW_MTBDWT_FCT1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14002;"	d
HW_MTBDWT_FCT1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14004;"	d
HW_MTBDWT_FCT1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14001;"	d
HW_MTBDWT_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13445;"	d
HW_MTBDWT_MASK0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13619;"	d
HW_MTBDWT_MASK0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13617;"	d
HW_MTBDWT_MASK0_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13623;"	d
HW_MTBDWT_MASK0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13620;"	d
HW_MTBDWT_MASK0_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13622;"	d
HW_MTBDWT_MASK0_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13624;"	d
HW_MTBDWT_MASK0_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13621;"	d
HW_MTBDWT_MASK1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13926;"	d
HW_MTBDWT_MASK1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13924;"	d
HW_MTBDWT_MASK1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13930;"	d
HW_MTBDWT_MASK1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13927;"	d
HW_MTBDWT_MASK1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13929;"	d
HW_MTBDWT_MASK1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13931;"	d
HW_MTBDWT_MASK1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13928;"	d
HW_MTBDWT_PERIPHID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14499;"	d
HW_MTBDWT_PERIPHID0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14497;"	d
HW_MTBDWT_PERIPHID0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14500;"	d
HW_MTBDWT_PERIPHID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14548;"	d
HW_MTBDWT_PERIPHID1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14546;"	d
HW_MTBDWT_PERIPHID1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14549;"	d
HW_MTBDWT_PERIPHID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14597;"	d
HW_MTBDWT_PERIPHID2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14595;"	d
HW_MTBDWT_PERIPHID2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14598;"	d
HW_MTBDWT_PERIPHID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14646;"	d
HW_MTBDWT_PERIPHID3_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14644;"	d
HW_MTBDWT_PERIPHID3_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14647;"	d
HW_MTBDWT_PERIPHID4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14303;"	d
HW_MTBDWT_PERIPHID4_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14301;"	d
HW_MTBDWT_PERIPHID4_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14304;"	d
HW_MTBDWT_PERIPHID5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14352;"	d
HW_MTBDWT_PERIPHID5_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14350;"	d
HW_MTBDWT_PERIPHID5_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14353;"	d
HW_MTBDWT_PERIPHID6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14401;"	d
HW_MTBDWT_PERIPHID6_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14399;"	d
HW_MTBDWT_PERIPHID6_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14402;"	d
HW_MTBDWT_PERIPHID7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14450;"	d
HW_MTBDWT_PERIPHID7_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14448;"	d
HW_MTBDWT_PERIPHID7_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14451;"	d
HW_MTBDWT_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14760;"	d
HW_MTBDWT_TBCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14096;"	d
HW_MTBDWT_TBCTRL_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14094;"	d
HW_MTBDWT_TBCTRL_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14100;"	d
HW_MTBDWT_TBCTRL_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14097;"	d
HW_MTBDWT_TBCTRL_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14099;"	d
HW_MTBDWT_TBCTRL_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14101;"	d
HW_MTBDWT_TBCTRL_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14098;"	d
HW_MTB_AUTHSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12716;"	d
HW_MTB_AUTHSTAT_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12714;"	d
HW_MTB_AUTHSTAT_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12717;"	d
HW_MTB_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12403;"	d
HW_MTB_BASE_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12401;"	d
HW_MTB_BASE_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12404;"	d
HW_MTB_COMPIDn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13349;"	d
HW_MTB_COMPIDn_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13347;"	d
HW_MTB_COMPIDn_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13345;"	d
HW_MTB_COMPIDn_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13350;"	d
HW_MTB_DEVICEARCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12807;"	d
HW_MTB_DEVICEARCH_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12805;"	d
HW_MTB_DEVICEARCH_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12808;"	d
HW_MTB_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12856;"	d
HW_MTB_DEVICECFG_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12854;"	d
HW_MTB_DEVICECFG_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12857;"	d
HW_MTB_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12905;"	d
HW_MTB_DEVICETYPID_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12903;"	d
HW_MTB_DEVICETYPID_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12906;"	d
HW_MTB_FLOW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12295;"	d
HW_MTB_FLOW_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12293;"	d
HW_MTB_FLOW_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12299;"	d
HW_MTB_FLOW_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12296;"	d
HW_MTB_FLOW_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12298;"	d
HW_MTB_FLOW_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12300;"	d
HW_MTB_FLOW_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12297;"	d
HW_MTB_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11907;"	d
HW_MTB_LOCKACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12606;"	d
HW_MTB_LOCKACCESS_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12604;"	d
HW_MTB_LOCKACCESS_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12607;"	d
HW_MTB_LOCKSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12657;"	d
HW_MTB_LOCKSTAT_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12655;"	d
HW_MTB_LOCKSTAT_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12658;"	d
HW_MTB_MASTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12071;"	d
HW_MTB_MASTER_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12069;"	d
HW_MTB_MASTER_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12075;"	d
HW_MTB_MASTER_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12072;"	d
HW_MTB_MASTER_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12074;"	d
HW_MTB_MASTER_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12076;"	d
HW_MTB_MASTER_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12073;"	d
HW_MTB_MODECTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12455;"	d
HW_MTB_MODECTRL_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12453;"	d
HW_MTB_MODECTRL_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12456;"	d
HW_MTB_PERIPHID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13150;"	d
HW_MTB_PERIPHID0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13148;"	d
HW_MTB_PERIPHID0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13151;"	d
HW_MTB_PERIPHID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13199;"	d
HW_MTB_PERIPHID1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13197;"	d
HW_MTB_PERIPHID1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13200;"	d
HW_MTB_PERIPHID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13248;"	d
HW_MTB_PERIPHID2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13246;"	d
HW_MTB_PERIPHID2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13249;"	d
HW_MTB_PERIPHID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13297;"	d
HW_MTB_PERIPHID3_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13295;"	d
HW_MTB_PERIPHID3_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13298;"	d
HW_MTB_PERIPHID4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12954;"	d
HW_MTB_PERIPHID4_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12952;"	d
HW_MTB_PERIPHID4_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12955;"	d
HW_MTB_PERIPHID5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13003;"	d
HW_MTB_PERIPHID5_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13001;"	d
HW_MTB_PERIPHID5_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13004;"	d
HW_MTB_PERIPHID6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13052;"	d
HW_MTB_PERIPHID6_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13050;"	d
HW_MTB_PERIPHID6_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13053;"	d
HW_MTB_PERIPHID7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13101;"	d
HW_MTB_PERIPHID7_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13099;"	d
HW_MTB_PERIPHID7_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13102;"	d
HW_MTB_POSITION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11960;"	d
HW_MTB_POSITION_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11958;"	d
HW_MTB_POSITION_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11964;"	d
HW_MTB_POSITION_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11961;"	d
HW_MTB_POSITION_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11963;"	d
HW_MTB_POSITION_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11965;"	d
HW_MTB_POSITION_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	11962;"	d
HW_MTB_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	13414;"	d
HW_MTB_TAGCLEAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12556;"	d
HW_MTB_TAGCLEAR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12554;"	d
HW_MTB_TAGCLEAR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12557;"	d
HW_MTB_TAGSET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12505;"	d
HW_MTB_TAGSET_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12503;"	d
HW_MTB_TAGSET_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	12506;"	d
HW_NV_BACKKEY0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14945;"	d
HW_NV_BACKKEY0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14943;"	d
HW_NV_BACKKEY0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14946;"	d
HW_NV_BACKKEY1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14901;"	d
HW_NV_BACKKEY1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14899;"	d
HW_NV_BACKKEY1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14902;"	d
HW_NV_BACKKEY2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14857;"	d
HW_NV_BACKKEY2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14855;"	d
HW_NV_BACKKEY2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14858;"	d
HW_NV_BACKKEY3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14813;"	d
HW_NV_BACKKEY3_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14811;"	d
HW_NV_BACKKEY3_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14814;"	d
HW_NV_BACKKEY4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15121;"	d
HW_NV_BACKKEY4_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15119;"	d
HW_NV_BACKKEY4_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15122;"	d
HW_NV_BACKKEY5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15077;"	d
HW_NV_BACKKEY5_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15075;"	d
HW_NV_BACKKEY5_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15078;"	d
HW_NV_BACKKEY6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15033;"	d
HW_NV_BACKKEY6_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15031;"	d
HW_NV_BACKKEY6_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15034;"	d
HW_NV_BACKKEY7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14989;"	d
HW_NV_BACKKEY7_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14987;"	d
HW_NV_BACKKEY7_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14990;"	d
HW_NV_FOPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15449;"	d
HW_NV_FOPT_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15447;"	d
HW_NV_FOPT_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15450;"	d
HW_NV_FPROT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15297;"	d
HW_NV_FPROT0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15295;"	d
HW_NV_FPROT0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15298;"	d
HW_NV_FPROT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15253;"	d
HW_NV_FPROT1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15251;"	d
HW_NV_FPROT1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15254;"	d
HW_NV_FPROT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15209;"	d
HW_NV_FPROT2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15207;"	d
HW_NV_FPROT2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15210;"	d
HW_NV_FPROT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15165;"	d
HW_NV_FPROT3_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15163;"	d
HW_NV_FPROT3_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15166;"	d
HW_NV_FSEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15347;"	d
HW_NV_FSEC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15345;"	d
HW_NV_FSEC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15348;"	d
HW_NV_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	14786;"	d
HW_NV_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15606;"	d
HW_OSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15620;"	d
HW_OSC_CR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15657;"	d
HW_OSC_CR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15655;"	d
HW_OSC_CR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15661;"	d
HW_OSC_CR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15658;"	d
HW_OSC_CR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15660;"	d
HW_OSC_CR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15662;"	d
HW_OSC_CR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15659;"	d
HW_OSC_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15619;"	d
HW_OSC_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15832;"	d
HW_PMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15848;"	d
HW_PMC_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15847;"	d
HW_PMC_LVDSC1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15891;"	d
HW_PMC_LVDSC1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15889;"	d
HW_PMC_LVDSC1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15895;"	d
HW_PMC_LVDSC1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15892;"	d
HW_PMC_LVDSC1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15894;"	d
HW_PMC_LVDSC1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15896;"	d
HW_PMC_LVDSC1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	15893;"	d
HW_PMC_LVDSC2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16050;"	d
HW_PMC_LVDSC2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16048;"	d
HW_PMC_LVDSC2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16054;"	d
HW_PMC_LVDSC2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16051;"	d
HW_PMC_LVDSC2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16053;"	d
HW_PMC_LVDSC2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16055;"	d
HW_PMC_LVDSC2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16052;"	d
HW_PMC_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16321;"	d
HW_PMC_REGSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16189;"	d
HW_PMC_REGSC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16187;"	d
HW_PMC_REGSC_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16193;"	d
HW_PMC_REGSC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16190;"	d
HW_PMC_REGSC_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16192;"	d
HW_PMC_REGSC_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16194;"	d
HW_PMC_REGSC_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16191;"	d
HW_PORTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16338;"	d
HW_PORTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16339;"	d
HW_PORT_GPCHR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16731;"	d
HW_PORT_GPCHR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16729;"	d
HW_PORT_GPCHR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16732;"	d
HW_PORT_GPCHR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16733;"	d
HW_PORT_GPCLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16654;"	d
HW_PORT_GPCLR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16652;"	d
HW_PORT_GPCLR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16655;"	d
HW_PORT_GPCLR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16656;"	d
HW_PORT_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16337;"	d
HW_PORT_ISFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16810;"	d
HW_PORT_ISFR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16808;"	d
HW_PORT_ISFR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16814;"	d
HW_PORT_ISFR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16811;"	d
HW_PORT_ISFR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16813;"	d
HW_PORT_ISFR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16815;"	d
HW_PORT_ISFR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16812;"	d
HW_PORT_PCRn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16386;"	d
HW_PORT_PCRn_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16384;"	d
HW_PORT_PCRn_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16390;"	d
HW_PORT_PCRn_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16382;"	d
HW_PORT_PCRn_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16387;"	d
HW_PORT_PCRn_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16389;"	d
HW_PORT_PCRn_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16391;"	d
HW_PORT_PCRn_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16388;"	d
HW_PORT_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16871;"	d
HW_RCM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16892;"	d
HW_RCM_FM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17380;"	d
HW_RCM_FM_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17378;"	d
HW_RCM_FM_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17384;"	d
HW_RCM_FM_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17381;"	d
HW_RCM_FM_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17383;"	d
HW_RCM_FM_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17385;"	d
HW_RCM_FM_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17382;"	d
HW_RCM_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16891;"	d
HW_RCM_MR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17448;"	d
HW_RCM_MR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17446;"	d
HW_RCM_MR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17452;"	d
HW_RCM_MR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17449;"	d
HW_RCM_MR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17451;"	d
HW_RCM_MR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17453;"	d
HW_RCM_MR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17450;"	d
HW_RCM_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17842;"	d
HW_RCM_RPFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17193;"	d
HW_RCM_RPFC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17191;"	d
HW_RCM_RPFC_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17197;"	d
HW_RCM_RPFC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17194;"	d
HW_RCM_RPFC_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17196;"	d
HW_RCM_RPFC_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17198;"	d
HW_RCM_RPFC_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17195;"	d
HW_RCM_RPFW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17285;"	d
HW_RCM_RPFW_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17283;"	d
HW_RCM_RPFW_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17289;"	d
HW_RCM_RPFW_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17286;"	d
HW_RCM_RPFW_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17288;"	d
HW_RCM_RPFW_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17290;"	d
HW_RCM_RPFW_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17287;"	d
HW_RCM_SRS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16930;"	d
HW_RCM_SRS0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16928;"	d
HW_RCM_SRS0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	16931;"	d
HW_RCM_SRS1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17073;"	d
HW_RCM_SRS1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17071;"	d
HW_RCM_SRS1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17074;"	d
HW_RCM_SSRS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17524;"	d
HW_RCM_SSRS0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17522;"	d
HW_RCM_SSRS0_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17528;"	d
HW_RCM_SSRS0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17525;"	d
HW_RCM_SSRS0_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17527;"	d
HW_RCM_SSRS0_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17529;"	d
HW_RCM_SSRS0_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17526;"	d
HW_RCM_SSRS1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17700;"	d
HW_RCM_SSRS1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17698;"	d
HW_RCM_SSRS1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17704;"	d
HW_RCM_SSRS1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17701;"	d
HW_RCM_SSRS1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17703;"	d
HW_RCM_SSRS1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17705;"	d
HW_RCM_SSRS1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17702;"	d
HW_RFSYS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17856;"	d
HW_RFSYS_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17855;"	d
HW_RFSYS_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17998;"	d
HW_RFSYS_REGn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17889;"	d
HW_RFSYS_REGn_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17887;"	d
HW_RFSYS_REGn_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17893;"	d
HW_RFSYS_REGn_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17885;"	d
HW_RFSYS_REGn_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17890;"	d
HW_RFSYS_REGn_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17892;"	d
HW_RFSYS_REGn_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17894;"	d
HW_RFSYS_REGn_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	17891;"	d
HW_ROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18023;"	d
HW_ROM_COMPIDn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18606;"	d
HW_ROM_COMPIDn_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18604;"	d
HW_ROM_COMPIDn_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18602;"	d
HW_ROM_COMPIDn_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18607;"	d
HW_ROM_ENTRYn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18056;"	d
HW_ROM_ENTRYn_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18054;"	d
HW_ROM_ENTRYn_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18052;"	d
HW_ROM_ENTRYn_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18057;"	d
HW_ROM_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18022;"	d
HW_ROM_PERIPHID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18404;"	d
HW_ROM_PERIPHID0_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18402;"	d
HW_ROM_PERIPHID0_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18405;"	d
HW_ROM_PERIPHID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18454;"	d
HW_ROM_PERIPHID1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18452;"	d
HW_ROM_PERIPHID1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18455;"	d
HW_ROM_PERIPHID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18504;"	d
HW_ROM_PERIPHID2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18502;"	d
HW_ROM_PERIPHID2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18505;"	d
HW_ROM_PERIPHID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18554;"	d
HW_ROM_PERIPHID3_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18552;"	d
HW_ROM_PERIPHID3_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18555;"	d
HW_ROM_PERIPHID4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18204;"	d
HW_ROM_PERIPHID4_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18202;"	d
HW_ROM_PERIPHID4_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18205;"	d
HW_ROM_PERIPHID5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18254;"	d
HW_ROM_PERIPHID5_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18252;"	d
HW_ROM_PERIPHID5_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18255;"	d
HW_ROM_PERIPHID6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18304;"	d
HW_ROM_PERIPHID6_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18302;"	d
HW_ROM_PERIPHID6_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18305;"	d
HW_ROM_PERIPHID7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18354;"	d
HW_ROM_PERIPHID7_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18352;"	d
HW_ROM_PERIPHID7_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18355;"	d
HW_ROM_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18658;"	d
HW_ROM_SYSACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18155;"	d
HW_ROM_SYSACCESS_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18153;"	d
HW_ROM_SYSACCESS_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18156;"	d
HW_ROM_TABLEMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18106;"	d
HW_ROM_TABLEMARK_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18104;"	d
HW_ROM_TABLEMARK_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18107;"	d
HW_RTC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18679;"	d
HW_RTC_CR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19024;"	d
HW_RTC_CR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19022;"	d
HW_RTC_CR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19028;"	d
HW_RTC_CR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19025;"	d
HW_RTC_CR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19027;"	d
HW_RTC_CR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19029;"	d
HW_RTC_CR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19026;"	d
HW_RTC_IER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19587;"	d
HW_RTC_IER_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19585;"	d
HW_RTC_IER_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19591;"	d
HW_RTC_IER_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19588;"	d
HW_RTC_IER_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19590;"	d
HW_RTC_IER_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19592;"	d
HW_RTC_IER_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19589;"	d
HW_RTC_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18678;"	d
HW_RTC_LR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19448;"	d
HW_RTC_LR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19446;"	d
HW_RTC_LR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19452;"	d
HW_RTC_LR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19449;"	d
HW_RTC_LR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19451;"	d
HW_RTC_LR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19453;"	d
HW_RTC_LR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19450;"	d
HW_RTC_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19740;"	d
HW_RTC_SR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19322;"	d
HW_RTC_SR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19320;"	d
HW_RTC_SR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19326;"	d
HW_RTC_SR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19323;"	d
HW_RTC_SR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19325;"	d
HW_RTC_SR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19327;"	d
HW_RTC_SR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19324;"	d
HW_RTC_TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18828;"	d
HW_RTC_TAR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18826;"	d
HW_RTC_TAR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18832;"	d
HW_RTC_TAR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18829;"	d
HW_RTC_TAR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18831;"	d
HW_RTC_TAR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18833;"	d
HW_RTC_TAR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18830;"	d
HW_RTC_TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18889;"	d
HW_RTC_TCR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18887;"	d
HW_RTC_TCR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18893;"	d
HW_RTC_TCR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18890;"	d
HW_RTC_TCR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18892;"	d
HW_RTC_TCR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18894;"	d
HW_RTC_TCR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18891;"	d
HW_RTC_TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18768;"	d
HW_RTC_TPR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18766;"	d
HW_RTC_TPR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18772;"	d
HW_RTC_TPR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18769;"	d
HW_RTC_TPR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18771;"	d
HW_RTC_TPR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18773;"	d
HW_RTC_TPR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18770;"	d
HW_RTC_TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18705;"	d
HW_RTC_TSR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18703;"	d
HW_RTC_TSR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18709;"	d
HW_RTC_TSR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18706;"	d
HW_RTC_TSR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18708;"	d
HW_RTC_TSR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18710;"	d
HW_RTC_TSR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	18707;"	d
HW_SCB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24376;"	d
HW_SIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19770;"	d
HW_SIM_CLKDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21054;"	d
HW_SIM_CLKDIV1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21052;"	d
HW_SIM_CLKDIV1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21058;"	d
HW_SIM_CLKDIV1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21055;"	d
HW_SIM_CLKDIV1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21057;"	d
HW_SIM_CLKDIV1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21059;"	d
HW_SIM_CLKDIV1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21056;"	d
HW_SIM_COPC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21484;"	d
HW_SIM_COPC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21482;"	d
HW_SIM_COPC_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21488;"	d
HW_SIM_COPC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21485;"	d
HW_SIM_COPC_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21487;"	d
HW_SIM_COPC_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21489;"	d
HW_SIM_COPC_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21486;"	d
HW_SIM_FCFG1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21167;"	d
HW_SIM_FCFG1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21165;"	d
HW_SIM_FCFG1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21171;"	d
HW_SIM_FCFG1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21168;"	d
HW_SIM_FCFG1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21170;"	d
HW_SIM_FCFG1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21172;"	d
HW_SIM_FCFG1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21169;"	d
HW_SIM_FCFG2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21287;"	d
HW_SIM_FCFG2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21285;"	d
HW_SIM_FCFG2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21288;"	d
HW_SIM_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19769;"	d
HW_SIM_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21741;"	d
HW_SIM_SCGC4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20612;"	d
HW_SIM_SCGC4_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20604;"	d
HW_SIM_SCGC4_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20616;"	d
HW_SIM_SCGC4_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20613;"	d
HW_SIM_SCGC4_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20615;"	d
HW_SIM_SCGC4_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20617;"	d
HW_SIM_SCGC4_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20614;"	d
HW_SIM_SCGC5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20750;"	d
HW_SIM_SCGC5_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20748;"	d
HW_SIM_SCGC5_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20754;"	d
HW_SIM_SCGC5_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20751;"	d
HW_SIM_SCGC5_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20753;"	d
HW_SIM_SCGC5_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20755;"	d
HW_SIM_SCGC5_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20752;"	d
HW_SIM_SCGC6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20890;"	d
HW_SIM_SCGC6_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20888;"	d
HW_SIM_SCGC6_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20894;"	d
HW_SIM_SCGC6_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20891;"	d
HW_SIM_SCGC6_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20893;"	d
HW_SIM_SCGC6_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20895;"	d
HW_SIM_SCGC6_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20892;"	d
HW_SIM_SCGC_BIT_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20607;"	d
HW_SIM_SDID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20423;"	d
HW_SIM_SDID_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20421;"	d
HW_SIM_SDID_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20424;"	d
HW_SIM_SOPT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19801;"	d
HW_SIM_SOPT1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19799;"	d
HW_SIM_SOPT1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19805;"	d
HW_SIM_SOPT1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19802;"	d
HW_SIM_SOPT1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19804;"	d
HW_SIM_SOPT1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19806;"	d
HW_SIM_SOPT1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19803;"	d
HW_SIM_SOPT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19902;"	d
HW_SIM_SOPT2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19900;"	d
HW_SIM_SOPT2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19906;"	d
HW_SIM_SOPT2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19903;"	d
HW_SIM_SOPT2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19905;"	d
HW_SIM_SOPT2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19907;"	d
HW_SIM_SOPT2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	19904;"	d
HW_SIM_SOPT4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20052;"	d
HW_SIM_SOPT4_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20050;"	d
HW_SIM_SOPT4_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20056;"	d
HW_SIM_SOPT4_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20053;"	d
HW_SIM_SOPT4_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20055;"	d
HW_SIM_SOPT4_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20057;"	d
HW_SIM_SOPT4_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20054;"	d
HW_SIM_SOPT5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20172;"	d
HW_SIM_SOPT5_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20170;"	d
HW_SIM_SOPT5_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20176;"	d
HW_SIM_SOPT5_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20173;"	d
HW_SIM_SOPT5_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20175;"	d
HW_SIM_SOPT5_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20177;"	d
HW_SIM_SOPT5_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20174;"	d
HW_SIM_SOPT7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20282;"	d
HW_SIM_SOPT7_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20280;"	d
HW_SIM_SOPT7_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20286;"	d
HW_SIM_SOPT7_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20283;"	d
HW_SIM_SOPT7_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20285;"	d
HW_SIM_SOPT7_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20287;"	d
HW_SIM_SOPT7_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	20284;"	d
HW_SIM_SRVCOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21676;"	d
HW_SIM_SRVCOP_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21674;"	d
HW_SIM_SRVCOP_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21677;"	d
HW_SIM_UIDL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21429;"	d
HW_SIM_UIDL_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21427;"	d
HW_SIM_UIDL_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21430;"	d
HW_SIM_UIDMH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21337;"	d
HW_SIM_UIDMH_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21335;"	d
HW_SIM_UIDMH_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21338;"	d
HW_SIM_UIDML	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21383;"	d
HW_SIM_UIDML_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21381;"	d
HW_SIM_UIDML_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21384;"	d
HW_SMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21758;"	d
HW_SMC_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21757;"	d
HW_SMC_PMCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21897;"	d
HW_SMC_PMCTRL_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21895;"	d
HW_SMC_PMCTRL_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21901;"	d
HW_SMC_PMCTRL_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21898;"	d
HW_SMC_PMCTRL_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21900;"	d
HW_SMC_PMCTRL_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21902;"	d
HW_SMC_PMCTRL_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21899;"	d
HW_SMC_PMPROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21800;"	d
HW_SMC_PMPROT_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21798;"	d
HW_SMC_PMPROT_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21804;"	d
HW_SMC_PMPROT_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21801;"	d
HW_SMC_PMPROT_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21803;"	d
HW_SMC_PMPROT_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21805;"	d
HW_SMC_PMPROT_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	21802;"	d
HW_SMC_PMSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22182;"	d
HW_SMC_PMSTAT_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22180;"	d
HW_SMC_PMSTAT_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22183;"	d
HW_SMC_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22225;"	d
HW_SMC_STOPCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22030;"	d
HW_SMC_STOPCTRL_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22028;"	d
HW_SMC_STOPCTRL_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22034;"	d
HW_SMC_STOPCTRL_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22031;"	d
HW_SMC_STOPCTRL_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22033;"	d
HW_SMC_STOPCTRL_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22035;"	d
HW_SMC_STOPCTRL_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22032;"	d
HW_SPI0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22244;"	d
HW_SPI_BR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22408;"	d
HW_SPI_BR_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22406;"	d
HW_SPI_BR_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22412;"	d
HW_SPI_BR_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22409;"	d
HW_SPI_BR_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22411;"	d
HW_SPI_BR_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22413;"	d
HW_SPI_BR_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22410;"	d
HW_SPI_C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22702;"	d
HW_SPI_C1_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22700;"	d
HW_SPI_C1_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22706;"	d
HW_SPI_C1_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22703;"	d
HW_SPI_C1_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22705;"	d
HW_SPI_C1_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22707;"	d
HW_SPI_C1_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22704;"	d
HW_SPI_C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22519;"	d
HW_SPI_C2_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22517;"	d
HW_SPI_C2_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22523;"	d
HW_SPI_C2_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22520;"	d
HW_SPI_C2_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22522;"	d
HW_SPI_C2_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22524;"	d
HW_SPI_C2_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22521;"	d
HW_SPI_D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23024;"	d
HW_SPI_D_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23022;"	d
HW_SPI_D_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23028;"	d
HW_SPI_D_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23025;"	d
HW_SPI_D_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23027;"	d
HW_SPI_D_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23029;"	d
HW_SPI_D_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23026;"	d
HW_SPI_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22243;"	d
HW_SPI_M	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22954;"	d
HW_SPI_M_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22952;"	d
HW_SPI_M_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22958;"	d
HW_SPI_M_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22955;"	d
HW_SPI_M_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22957;"	d
HW_SPI_M_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22959;"	d
HW_SPI_M_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22956;"	d
HW_SPI_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23077;"	d
HW_SPI_S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22277;"	d
HW_SPI_S_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22275;"	d
HW_SPI_S_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	22278;"	d
HW_TPIU	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24375;"	d
HW_TPM0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23097;"	d
HW_TPM1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23098;"	d
HW_TPM_CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23314;"	d
HW_TPM_CNT_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23312;"	d
HW_TPM_CNT_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23318;"	d
HW_TPM_CNT_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23315;"	d
HW_TPM_CNT_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23317;"	d
HW_TPM_CNT_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23319;"	d
HW_TPM_CNT_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23316;"	d
HW_TPM_CONF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23840;"	d
HW_TPM_CONF_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23838;"	d
HW_TPM_CONF_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23844;"	d
HW_TPM_CONF_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23841;"	d
HW_TPM_CONF_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23843;"	d
HW_TPM_CONF_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23845;"	d
HW_TPM_CONF_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23842;"	d
HW_TPM_CnSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23460;"	d
HW_TPM_CnSC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23458;"	d
HW_TPM_CnSC_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23464;"	d
HW_TPM_CnSC_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23456;"	d
HW_TPM_CnSC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23461;"	d
HW_TPM_CnSC_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23463;"	d
HW_TPM_CnSC_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23465;"	d
HW_TPM_CnSC_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23462;"	d
HW_TPM_CnV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23646;"	d
HW_TPM_CnV_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23644;"	d
HW_TPM_CnV_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23650;"	d
HW_TPM_CnV_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23642;"	d
HW_TPM_CnV_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23647;"	d
HW_TPM_CnV_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23649;"	d
HW_TPM_CnV_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23651;"	d
HW_TPM_CnV_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23648;"	d
HW_TPM_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23096;"	d
HW_TPM_MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23380;"	d
HW_TPM_MOD_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23378;"	d
HW_TPM_MOD_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23384;"	d
HW_TPM_MOD_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23381;"	d
HW_TPM_MOD_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23383;"	d
HW_TPM_MOD_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23385;"	d
HW_TPM_MOD_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23382;"	d
HW_TPM_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24071;"	d
HW_TPM_SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23133;"	d
HW_TPM_SC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23131;"	d
HW_TPM_SC_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23137;"	d
HW_TPM_SC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23134;"	d
HW_TPM_SC_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23136;"	d
HW_TPM_SC_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23138;"	d
HW_TPM_SC_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23135;"	d
HW_TPM_STATUS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23718;"	d
HW_TPM_STATUS_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23716;"	d
HW_TPM_STATUS_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23722;"	d
HW_TPM_STATUS_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23719;"	d
HW_TPM_STATUS_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23721;"	d
HW_TPM_STATUS_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23723;"	d
HW_TPM_STATUS_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	23720;"	d
HW_VREF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24086;"	d
HW_VREF_INSTANCE_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24085;"	d
HW_VREF_REGS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24371;"	d
HW_VREF_SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24215;"	d
HW_VREF_SC_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24213;"	d
HW_VREF_SC_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24219;"	d
HW_VREF_SC_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24216;"	d
HW_VREF_SC_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24218;"	d
HW_VREF_SC_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24220;"	d
HW_VREF_SC_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24217;"	d
HW_VREF_TRM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24119;"	d
HW_VREF_TRM_ADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24117;"	d
HW_VREF_TRM_CLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24123;"	d
HW_VREF_TRM_RD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24120;"	d
HW_VREF_TRM_SET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24122;"	d
HW_VREF_TRM_TOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24124;"	d
HW_VREF_TRM_WR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	24121;"	d
HYSTCTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t HYSTCTR : 2;           \/*!< [1:0] Comparator hard block hysteresis$/;"	m	struct:_hw_cmp_cr0::_hw_cmp_cr0_bitfields
HardFault_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  HardFault_IRQn               = -13,              \/**< Cortex-M0 SV Hard Fault Interrupt *\/$/;"	e	enum:IRQn
Hwtimer	platform/system/inc/fsl_hwtimer.h	/^typedef struct Hwtimer$/;"	s
Hwtimer_devif	platform/system/inc/fsl_hwtimer.h	/^typedef struct Hwtimer_devif$/;"	s
Hwtimer_time	platform/system/inc/fsl_hwtimer.h	/^typedef struct Hwtimer_time$/;"	s
I2C0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1312;"	d
I2C0_A1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1333;"	d
I2C0_A2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1342;"	d
I2C0_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1310;"	d
I2C0_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1313;"	d
I2C0_C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1335;"	d
I2C0_C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1338;"	d
I2C0_D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1337;"	d
I2C0_F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1334;"	d
I2C0_FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1339;"	d
I2C0_IRQHandler	platform/drivers/src/i2c/fsl_i2c_irq.c	/^void I2C0_IRQHandler(void)$/;"	f
I2C0_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^I2C0_IRQHandler$/;"	l
I2C0_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  I2C0_IRQn                    = 8,                \/**< I2C0 interrupt *\/$/;"	e	enum:IRQn
I2C0_RA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1340;"	d
I2C0_S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1336;"	d
I2C0_S1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4719;"	d
I2C0_S2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1345;"	d
I2C0_SLTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1343;"	d
I2C0_SLTL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1344;"	d
I2C0_SMB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1341;"	d
I2C0b	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t I2C0b : 1;            \/*!< [6] I2C0 Clock Gate Control *\/$/;"	m	struct:_hw_sim_scgc4::_hw_sim_scgc4_bitfields
I2C1_IRQHandler	platform/drivers/src/i2c/fsl_i2c_irq.c	/^void I2C1_IRQHandler(void)$/;"	f
I2C2_IRQHandler	platform/drivers/src/i2c/fsl_i2c_irq.c	/^void I2C2_IRQHandler(void)$/;"	f
I2CDevice	platform/drivers/inc/fsl_i2c_master_driver.h	/^typedef struct I2CDevice $/;"	s
I2CDividerTableEntry	platform/hal/src/i2c/fsl_i2c_hal.c	/^typedef struct I2CDividerTableEntry {$/;"	s	file:
I2CMasterState	platform/drivers/inc/fsl_i2c_master_driver.h	/^typedef struct I2CMasterState {$/;"	s
I2CSlaveState	platform/drivers/inc/fsl_i2c_slave_driver.h	/^typedef struct I2CSlaveState$/;"	s
I2CSlaveUserConfig	platform/drivers/inc/fsl_i2c_slave_driver.h	/^typedef struct I2CSlaveUserConfig$/;"	s
I2C_A1_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1196;"	d
I2C_A1_AD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1194;"	d
I2C_A1_AD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1195;"	d
I2C_A1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1165;"	d
I2C_A2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1174;"	d
I2C_A2_SAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1288;"	d
I2C_A2_SAD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1286;"	d
I2C_A2_SAD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1287;"	d
I2C_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4748;"	d
I2C_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1315;"	d
I2C_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1317;"	d
I2C_C1_IICEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1217;"	d
I2C_C1_IICEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1218;"	d
I2C_C1_IICIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1215;"	d
I2C_C1_IICIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1216;"	d
I2C_C1_MST_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1213;"	d
I2C_C1_MST_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1214;"	d
I2C_C1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1167;"	d
I2C_C1_RSTA_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1207;"	d
I2C_C1_RSTA_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1208;"	d
I2C_C1_TXAK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1209;"	d
I2C_C1_TXAK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1210;"	d
I2C_C1_TX_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1211;"	d
I2C_C1_TX_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1212;"	d
I2C_C1_WUEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1205;"	d
I2C_C1_WUEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1206;"	d
I2C_C2_AD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1243;"	d
I2C_C2_ADEXT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1248;"	d
I2C_C2_ADEXT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1249;"	d
I2C_C2_AD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1241;"	d
I2C_C2_AD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1242;"	d
I2C_C2_GCAEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1250;"	d
I2C_C2_GCAEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1251;"	d
I2C_C2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1170;"	d
I2C_C2_RMEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1244;"	d
I2C_C2_RMEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1245;"	d
I2C_C2_SBRC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1246;"	d
I2C_C2_SBRC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1247;"	d
I2C_DRV_CompleteTransfer	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^static void I2C_DRV_CompleteTransfer(uint32_t instance)$/;"	f	file:
I2C_DRV_IRQHandler	platform/drivers/src/i2c/fsl_i2c_shared_function.c	/^void I2C_DRV_IRQHandler(uint32_t instance)$/;"	f
I2C_DRV_MasterAbortSendData	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^i2c_status_t I2C_DRV_MasterAbortSendData(uint32_t instance)$/;"	f
I2C_DRV_MasterDeinit	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^void I2C_DRV_MasterDeinit(uint32_t instance)$/;"	f
I2C_DRV_MasterGetReceiveStatus	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^i2c_status_t I2C_DRV_MasterGetReceiveStatus(uint32_t instance,$/;"	f
I2C_DRV_MasterGetSendStatus	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^i2c_status_t I2C_DRV_MasterGetSendStatus(uint32_t instance,$/;"	f
I2C_DRV_MasterIRQHandler	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^void I2C_DRV_MasterIRQHandler(uint32_t instance)$/;"	f
I2C_DRV_MasterInit	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^i2c_status_t I2C_DRV_MasterInit(uint32_t instance, i2c_master_state_t * master)$/;"	f
I2C_DRV_MasterReceive	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^static i2c_status_t I2C_DRV_MasterReceive(uint32_t instance,$/;"	f	file:
I2C_DRV_MasterReceiveData	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^i2c_status_t I2C_DRV_MasterReceiveData(uint32_t instance,$/;"	f
I2C_DRV_MasterReceiveDataBlocking	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^i2c_status_t I2C_DRV_MasterReceiveDataBlocking(uint32_t instance,$/;"	f
I2C_DRV_MasterReceiveDataPolling	platform/drivers/inc/fsl_i2c_master_driver.h	/^static inline i2c_status_t I2C_DRV_MasterReceiveDataPolling(uint32_t instance,$/;"	f
I2C_DRV_MasterSend	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^static i2c_status_t I2C_DRV_MasterSend(uint32_t instance,$/;"	f	file:
I2C_DRV_MasterSendData	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^i2c_status_t I2C_DRV_MasterSendData(uint32_t instance,$/;"	f
I2C_DRV_MasterSendDataBlocking	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^i2c_status_t I2C_DRV_MasterSendDataBlocking(uint32_t instance,$/;"	f
I2C_DRV_MasterSendDataPolling	platform/drivers/inc/fsl_i2c_master_driver.h	/^static inline i2c_status_t I2C_DRV_MasterSendDataPolling(uint32_t instance,$/;"	f
I2C_DRV_MasterSetBaudRate	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^void I2C_DRV_MasterSetBaudRate(uint32_t instance, const i2c_device_t * device)$/;"	f
I2C_DRV_MasterWait	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^static i2c_status_t I2C_DRV_MasterWait(uint32_t instance, uint32_t timeout_ms)$/;"	f	file:
I2C_DRV_SendAddress	platform/drivers/src/i2c/fsl_i2c_master_driver.c	/^static i2c_status_t I2C_DRV_SendAddress(uint32_t instance,$/;"	f	file:
I2C_DRV_SlaveAbortReceiveData	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^i2c_status_t I2C_DRV_SlaveAbortReceiveData(uint32_t instance, uint32_t *rxSize)$/;"	f
I2C_DRV_SlaveAbortSendData	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^i2c_status_t I2C_DRV_SlaveAbortSendData(uint32_t instance, uint32_t *txSize)$/;"	f
I2C_DRV_SlaveDeinit	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^void I2C_DRV_SlaveDeinit(uint32_t instance)$/;"	f
I2C_DRV_SlaveGetHandler	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^i2c_slave_state_t * I2C_DRV_SlaveGetHandler(uint32_t instance)$/;"	f
I2C_DRV_SlaveGetReceiveStatus	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^i2c_status_t I2C_DRV_SlaveGetReceiveStatus(uint32_t instance,$/;"	f
I2C_DRV_SlaveGetTransmitStatus	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^i2c_status_t I2C_DRV_SlaveGetTransmitStatus(uint32_t instance,$/;"	f
I2C_DRV_SlaveIRQHandler	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^void I2C_DRV_SlaveIRQHandler(uint32_t instance)$/;"	f
I2C_DRV_SlaveInit	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^void I2C_DRV_SlaveInit(uint32_t instance,$/;"	f
I2C_DRV_SlaveIsBusBusy	platform/drivers/inc/fsl_i2c_slave_driver.h	/^static inline bool I2C_DRV_SlaveIsBusBusy(uint32_t instance)$/;"	f
I2C_DRV_SlaveReceiveData	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^i2c_status_t I2C_DRV_SlaveReceiveData(uint32_t instance,$/;"	f
I2C_DRV_SlaveReceiveDataBlocking	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^i2c_status_t I2C_DRV_SlaveReceiveDataBlocking(uint32_t instance,$/;"	f
I2C_DRV_SlaveReceiveDataPolling	platform/drivers/inc/fsl_i2c_slave_driver.h	/^static inline i2c_status_t I2C_DRV_SlaveReceiveDataPolling(uint32_t instance,$/;"	f
I2C_DRV_SlaveSendData	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^i2c_status_t I2C_DRV_SlaveSendData(uint32_t instance,$/;"	f
I2C_DRV_SlaveSendDataBlocking	platform/drivers/src/i2c/fsl_i2c_slave_driver.c	/^i2c_status_t I2C_DRV_SlaveSendDataBlocking(uint32_t instance,$/;"	f
I2C_DRV_SlaveSendDataPolling	platform/drivers/inc/fsl_i2c_slave_driver.h	/^static inline i2c_status_t I2C_DRV_SlaveSendDataPolling(uint32_t instance,$/;"	f
I2C_D_DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1239;"	d
I2C_D_DATA_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1237;"	d
I2C_D_DATA_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1238;"	d
I2C_D_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1169;"	d
I2C_FLT_FLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1255;"	d
I2C_FLT_FLT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1253;"	d
I2C_FLT_FLT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1254;"	d
I2C_FLT_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1171;"	d
I2C_FLT_SHEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1262;"	d
I2C_FLT_SHEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1263;"	d
I2C_FLT_SSIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1258;"	d
I2C_FLT_SSIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1259;"	d
I2C_FLT_STARTF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1256;"	d
I2C_FLT_STARTF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1257;"	d
I2C_FLT_STOPF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1260;"	d
I2C_FLT_STOPF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1261;"	d
I2C_FLT_STOPIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4720;"	d
I2C_FLT_STOPIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4721;"	d
I2C_F_ICR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1200;"	d
I2C_F_ICR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1198;"	d
I2C_F_ICR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1199;"	d
I2C_F_MULT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1203;"	d
I2C_F_MULT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1201;"	d
I2C_F_MULT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1202;"	d
I2C_F_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1166;"	d
I2C_HAL_ClearArbitrationLost	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_ClearArbitrationLost(uint32_t baseAddr)$/;"	f
I2C_HAL_ClearInt	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_ClearInt(uint32_t baseAddr)$/;"	f
I2C_HAL_ClearStartFlag	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_ClearStartFlag(uint32_t baseAddr)$/;"	f
I2C_HAL_ClearStopFlag	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_ClearStopFlag(uint32_t baseAddr)$/;"	f
I2C_HAL_Disable	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_Disable(uint32_t baseAddr)$/;"	f
I2C_HAL_Enable	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_Enable(uint32_t baseAddr)$/;"	f
I2C_HAL_GetDirMode	platform/hal/inc/fsl_i2c_hal.h	/^static inline i2c_direction_t I2C_HAL_GetDirMode(uint32_t baseAddr)$/;"	f
I2C_HAL_GetDmaCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline bool I2C_HAL_GetDmaCmd(uint32_t baseAddr)$/;"	f
I2C_HAL_GetExtensionAddrCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline bool I2C_HAL_GetExtensionAddrCmd(uint32_t baseAddr)$/;"	f
I2C_HAL_GetIntCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline bool I2C_HAL_GetIntCmd(uint32_t baseAddr)$/;"	f
I2C_HAL_GetStartFlag	platform/hal/inc/fsl_i2c_hal.h	/^static inline bool I2C_HAL_GetStartFlag(uint32_t baseAddr)$/;"	f
I2C_HAL_GetStartStopIntCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline bool I2C_HAL_GetStartStopIntCmd(uint32_t baseAddr)$/;"	f
I2C_HAL_GetStatusFlag	platform/hal/inc/fsl_i2c_hal.h	/^static inline bool I2C_HAL_GetStatusFlag(uint32_t baseAddr, i2c_status_flag_t statusFlag)$/;"	f
I2C_HAL_GetStopFlag	platform/hal/inc/fsl_i2c_hal.h	/^static inline bool I2C_HAL_GetStopFlag(uint32_t baseAddr)$/;"	f
I2C_HAL_GetStopIntCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline bool I2C_HAL_GetStopIntCmd(uint32_t baseAddr)$/;"	f
I2C_HAL_Init	platform/hal/src/i2c/fsl_i2c_hal.c	/^void I2C_HAL_Init(uint32_t baseAddr)$/;"	f
I2C_HAL_IsIntPending	platform/hal/inc/fsl_i2c_hal.h	/^static inline bool I2C_HAL_IsIntPending(uint32_t baseAddr)$/;"	f
I2C_HAL_IsMaster	platform/hal/inc/fsl_i2c_hal.h	/^static inline bool I2C_HAL_IsMaster(uint32_t baseAddr)$/;"	f
I2C_HAL_MasterReceiveDataPolling	platform/hal/src/i2c/fsl_i2c_hal.c	/^i2c_status_t I2C_HAL_MasterReceiveDataPolling(uint32_t baseAddr,$/;"	f
I2C_HAL_MasterSendDataPolling	platform/hal/src/i2c/fsl_i2c_hal.c	/^i2c_status_t I2C_HAL_MasterSendDataPolling(uint32_t baseAddr,$/;"	f
I2C_HAL_ReadByte	platform/hal/inc/fsl_i2c_hal.h	/^static inline uint8_t I2C_HAL_ReadByte(uint32_t baseAddr)$/;"	f
I2C_HAL_ReadByteBlocking	platform/hal/src/i2c/fsl_i2c_hal.c	/^uint8_t I2C_HAL_ReadByteBlocking(uint32_t baseAddr)$/;"	f
I2C_HAL_SendAck	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SendAck(uint32_t baseAddr)$/;"	f
I2C_HAL_SendNak	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SendNak(uint32_t baseAddr)$/;"	f
I2C_HAL_SendStart	platform/hal/src/i2c/fsl_i2c_hal.c	/^void I2C_HAL_SendStart(uint32_t baseAddr)$/;"	f
I2C_HAL_SendStop	platform/hal/src/i2c/fsl_i2c_hal.c	/^i2c_status_t I2C_HAL_SendStop(uint32_t baseAddr)$/;"	f
I2C_HAL_SetAddress10bit	platform/hal/src/i2c/fsl_i2c_hal.c	/^void I2C_HAL_SetAddress10bit(uint32_t baseAddr, uint16_t address)$/;"	f
I2C_HAL_SetAddress7bit	platform/hal/src/i2c/fsl_i2c_hal.c	/^void I2C_HAL_SetAddress7bit(uint32_t baseAddr, uint8_t address)$/;"	f
I2C_HAL_SetBaudRate	platform/hal/src/i2c/fsl_i2c_hal.c	/^void I2C_HAL_SetBaudRate(uint32_t baseAddr,$/;"	f
I2C_HAL_SetDirMode	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetDirMode(uint32_t baseAddr, i2c_direction_t direction)$/;"	f
I2C_HAL_SetDmaCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetDmaCmd(uint32_t baseAddr, bool enable)$/;"	f
I2C_HAL_SetExtensionAddrCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetExtensionAddrCmd(uint32_t baseAddr, bool enable)$/;"	f
I2C_HAL_SetFreqDiv	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetFreqDiv(uint32_t baseAddr, uint8_t mult, uint8_t icr)$/;"	f
I2C_HAL_SetGeneralCallCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetGeneralCallCmd(uint32_t baseAddr, bool enable)$/;"	f
I2C_HAL_SetGlitchWidth	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetGlitchWidth(uint32_t baseAddr, uint8_t glitchWidth)$/;"	f
I2C_HAL_SetHighDriveCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetHighDriveCmd(uint32_t baseAddr, bool enable)$/;"	f
I2C_HAL_SetIntCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetIntCmd(uint32_t baseAddr, bool enable)$/;"	f
I2C_HAL_SetRangeMatchCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetRangeMatchCmd(uint32_t baseAddr, bool enable)$/;"	f
I2C_HAL_SetSlaveBaudCtrlCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetSlaveBaudCtrlCmd(uint32_t baseAddr, bool enable)$/;"	f
I2C_HAL_SetStartStopIntCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetStartStopIntCmd(uint32_t baseAddr, bool enable)$/;"	f
I2C_HAL_SetStopHoldoffCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetStopHoldoffCmd(uint32_t baseAddr, bool enable)$/;"	f
I2C_HAL_SetStopIntCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetStopIntCmd(uint32_t baseAddr, bool enable)$/;"	f
I2C_HAL_SetUpperAddress7bit	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetUpperAddress7bit(uint32_t baseAddr, uint8_t address)$/;"	f
I2C_HAL_SetWakeupCmd	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_SetWakeupCmd(uint32_t baseAddr, bool enable)$/;"	f
I2C_HAL_SlaveReceiveDataPolling	platform/hal/src/i2c/fsl_i2c_hal.c	/^i2c_status_t I2C_HAL_SlaveReceiveDataPolling(uint32_t baseAddr, uint8_t *rxBuff, uint32_t rxSize)$/;"	f
I2C_HAL_SlaveSendDataPolling	platform/hal/src/i2c/fsl_i2c_hal.c	/^i2c_status_t I2C_HAL_SlaveSendDataPolling(uint32_t baseAddr, const uint8_t* txBuff, uint32_t txSize)$/;"	f
I2C_HAL_WriteByte	platform/hal/inc/fsl_i2c_hal.h	/^static inline void I2C_HAL_WriteByte(uint32_t baseAddr, uint8_t byte)$/;"	f
I2C_HAL_WriteByteBlocking	platform/hal/src/i2c/fsl_i2c_hal.c	/^bool I2C_HAL_WriteByteBlocking(uint32_t baseAddr, uint8_t byte)$/;"	f
I2C_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1319;"	d
I2C_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} I2C_Type, *I2C_MemMapPtr;$/;"	t	typeref:struct:__anon80
I2C_RA_RAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1267;"	d
I2C_RA_RAD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1265;"	d
I2C_RA_RAD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1266;"	d
I2C_RA_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1172;"	d
I2C_S1_ARBL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4711;"	d
I2C_S1_ARBL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4712;"	d
I2C_S1_BUSY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4713;"	d
I2C_S1_BUSY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4714;"	d
I2C_S1_IAAS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4715;"	d
I2C_S1_IAAS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4716;"	d
I2C_S1_IICIF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4705;"	d
I2C_S1_IICIF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4706;"	d
I2C_S1_RAM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4709;"	d
I2C_S1_RAM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4710;"	d
I2C_S1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4702;"	d
I2C_S1_RXAK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4703;"	d
I2C_S1_RXAK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4704;"	d
I2C_S1_SRW_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4707;"	d
I2C_S1_SRW_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4708;"	d
I2C_S1_TCF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4717;"	d
I2C_S1_TCF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4718;"	d
I2C_S2_EMPTY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1298;"	d
I2C_S2_EMPTY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1299;"	d
I2C_S2_ERROR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1300;"	d
I2C_S2_ERROR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1301;"	d
I2C_S2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1177;"	d
I2C_SLTH_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1175;"	d
I2C_SLTH_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1292;"	d
I2C_SLTH_SSLT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1290;"	d
I2C_SLTH_SSLT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1291;"	d
I2C_SLTL_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1176;"	d
I2C_SLTL_SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1296;"	d
I2C_SLTL_SSLT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1294;"	d
I2C_SLTL_SSLT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1295;"	d
I2C_SMB_ALERTEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1281;"	d
I2C_SMB_ALERTEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1282;"	d
I2C_SMB_FACK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1283;"	d
I2C_SMB_FACK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1284;"	d
I2C_SMB_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1173;"	d
I2C_SMB_SHTF1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1273;"	d
I2C_SMB_SHTF1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1274;"	d
I2C_SMB_SHTF2IE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1269;"	d
I2C_SMB_SHTF2IE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1270;"	d
I2C_SMB_SHTF2_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1271;"	d
I2C_SMB_SHTF2_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1272;"	d
I2C_SMB_SIICAEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1279;"	d
I2C_SMB_SIICAEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1280;"	d
I2C_SMB_SLTF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1275;"	d
I2C_SMB_SLTF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1276;"	d
I2C_SMB_TCKSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1277;"	d
I2C_SMB_TCKSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1278;"	d
I2C_S_ARBL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1228;"	d
I2C_S_ARBL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1229;"	d
I2C_S_BUSY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1230;"	d
I2C_S_BUSY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1231;"	d
I2C_S_IAAS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1232;"	d
I2C_S_IAAS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1233;"	d
I2C_S_IICIF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1222;"	d
I2C_S_IICIF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1223;"	d
I2C_S_RAM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1226;"	d
I2C_S_RAM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1227;"	d
I2C_S_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1168;"	d
I2C_S_RXAK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1220;"	d
I2C_S_RXAK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1221;"	d
I2C_S_SRW_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1224;"	d
I2C_S_SRW_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1225;"	d
I2C_S_TCF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1234;"	d
I2C_S_TCF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1235;"	d
I2C_TIMEOUT_MS	platform/drivers/src/i2c/fsl_i2c_master_driver.c	42;"	d	file:
I2C_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} I2C_Type, *I2C_MemMapPtr;$/;"	t	typeref:struct:__anon80
I2S0_IRQHandler	platform/drivers/src/sai/fsl_sai_irq.c	/^void I2S0_IRQHandler(void)$/;"	f
I2S0_Rx_IRQHandler	platform/drivers/src/sai/fsl_sai_irq.c	/^void I2S0_Rx_IRQHandler(void)$/;"	f
I2S0_Tx_IRQHandler	platform/drivers/src/sai/fsl_sai_irq.c	/^void I2S0_Tx_IRQHandler(void)$/;"	f
I2S1_Rx_IRQHandler	platform/drivers/src/sai/fsl_sai_irq.c	/^void I2S1_Rx_IRQHandler(void)$/;"	f
I2S1_Tx_IRQHandler	platform/drivers/src/sai/fsl_sai_irq.c	/^void I2S1_Tx_IRQHandler(void)$/;"	f
IAAS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t IAAS : 1;              \/*!< [6] Addressed As A Slave *\/$/;"	m	struct:_hw_i2c_s::_hw_i2c_s_bitfields
IABR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon112
IAR_ONLY_LOW_OPTIMIZATION_ENTER	platform/CMSIS/Include/arm_math.h	7479;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	platform/CMSIS/Include/arm_math.h	7499;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	platform/CMSIS/Include/arm_math.h	7502;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	platform/CMSIS/Include/arm_math.h	7514;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	platform/CMSIS/Include/arm_math.h	7522;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	platform/CMSIS/Include/arm_math.h	7482;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	platform/CMSIS/Include/arm_math.h	7506;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	platform/CMSIS/Include/arm_math.h	7516;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	platform/CMSIS/Include/arm_math.h	7523;"	d
ICER	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon71
ICER	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon112
ICOMPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t ICOMPEN : 1;           \/*!< [5] Second order curvature compensation$/;"	m	struct:_hw_vref_sc::_hw_vref_sc_bitfields
ICPR	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon71
ICPR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon112
ICR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t ICR : 6;               \/*!< [5:0] ClockRate *\/$/;"	m	struct:_hw_i2c_f::_hw_i2c_f_bitfields
ICSR	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon72
ICSR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon113
ICTR	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon114
IDLE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t IDLE : 1;             \/*!< [20] Idle Line Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
IDLECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t IDLECFG : 3;          \/*!< [10:8] Idle Configuration *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
IDLINE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t IDLINE : 1;           \/*!< [11] Idle Line *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
IEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t IEF : 1;               \/*!< [3] Comparator Interrupt Enable Falling *\/$/;"	m	struct:_hw_cmp_scr::_hw_cmp_scr_bitfields
IER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t IER;                               \/**< RTC Interrupt Enable Register, offset: 0x1C *\/$/;"	m	struct:__anon96
IER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t IER : 1;               \/*!< [4] Comparator Interrupt Enable Rising *\/$/;"	m	struct:_hw_cmp_scr::_hw_cmp_scr_bitfields
IER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rtc_ier_t IER;                 \/*!< [0x1C] RTC Interrupt Enable Register *\/$/;"	m	struct:_hw_rtc
IICEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t IICEN : 1;             \/*!< [7] I2C Enable *\/$/;"	m	struct:_hw_i2c_c1::_hw_i2c_c1_bitfields
IICIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t IICIE : 1;             \/*!< [6] I2C Interrupt Enable *\/$/;"	m	struct:_hw_i2c_c1::_hw_i2c_c1_bitfields
IICIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t IICIF : 1;             \/*!< [1] Interrupt Flag *\/$/;"	m	struct:_hw_i2c_s::_hw_i2c_s_bitfields
ILIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ILIE : 1;             \/*!< [20] Idle Line Interrupt Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
ILT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ILT : 1;              \/*!< [2] Idle Line Type Select *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
IMCR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon116
INDEX_MASK	platform/CMSIS/Include/arm_math.h	317;"	d
INPUT_SPACING	platform/CMSIS/Include/arm_math.h	339;"	d
INT_SYS_DisableIRQ	platform/system/inc/fsl_interrupt_manager.h	/^static inline void INT_SYS_DisableIRQ(IRQn_Type irqNumber)$/;"	f
INT_SYS_DisableIRQGlobal	platform/system/src/interrupt/fsl_interrupt_manager.c	/^void INT_SYS_DisableIRQGlobal(void)$/;"	f
INT_SYS_EnableIRQ	platform/system/inc/fsl_interrupt_manager.h	/^static inline void INT_SYS_EnableIRQ(IRQn_Type irqNumber)$/;"	f
INT_SYS_EnableIRQGlobal	platform/system/src/interrupt/fsl_interrupt_manager.c	/^void INT_SYS_EnableIRQGlobal(void)$/;"	f
INT_SYS_InstallHandler	platform/system/src/interrupt/fsl_interrupt_manager.c	/^void * INT_SYS_InstallHandler(IRQn_Type irqNumber, void (*handler)(void))$/;"	f
INV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t INV : 1;               \/*!< [3] Comparator INVERT *\/$/;"	m	struct:_hw_cmp_cr1::_hw_cmp_cr1_bitfields
IO_MAXLINE	platform/utilities/inc/fsl_debug_console.h	45;"	d
IP	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon71
IP	platform/CMSIS/Include/core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon112
IPSR_Type	platform/CMSIS/Include/core_cm0plus.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon65
IPSR_Type	platform/CMSIS/Include/core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon106
IRCLKEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t IRCLKEN : 1;           \/*!< [1] Internal Reference Clock Enable *\/$/;"	m	struct:_hw_mcg_c1::_hw_mcg_c1_bitfields
IRCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t IRCS : 1;              \/*!< [0] Low-frequency Internal Reference Clock$/;"	m	struct:_hw_mcg_c2::_hw_mcg_c2_bitfields
IREFSTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t IREFSTEN : 1;          \/*!< [0] Internal Reference Stop Enable *\/$/;"	m	struct:_hw_mcg_c1::_hw_mcg_c1_bitfields
IRQC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t IRQC : 4;             \/*!< [19:16] Interrupt Configuration *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^typedef enum IRQn {$/;"	g
IRQn_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
IRR	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon116
ISAR	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon113
ISER	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon71
ISER	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon112
ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ISF : 1;              \/*!< [24] Interrupt Status Flag *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ISF : 32;             \/*!< [31:0] Interrupt Status Flag *\/$/;"	m	struct:_hw_port_isfr::_hw_port_isfr_bitfields
ISFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t ISFR;                              \/**< Interrupt Status Flag Register, offset: 0xA0 *\/$/;"	m	struct:__anon92
ISFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_port_isfr_t ISFR;              \/*!< [0xA0] Interrupt Status Flag Register *\/$/;"	m	struct:_hw_port
ISPR	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon71
ISPR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon112
ISR	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon65::__anon66
ISR	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon67::__anon68
ISR	platform/CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon106::__anon107
ISR	platform/CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon108::__anon109
IS_BLOCK_ACCESS	platform/composite/inc/fsl_sdcard_spi.h	115;"	d
IS_FLAG_MINUS	platform/utilities/src/print_scan.c	53;"	d	file:
IS_FLAG_PLUS	platform/utilities/src/print_scan.c	54;"	d	file:
IS_FLAG_POUND	platform/utilities/src/print_scan.c	57;"	d	file:
IS_FLAG_SPACE	platform/utilities/src/print_scan.c	55;"	d	file:
IS_FLAG_ZERO	platform/utilities/src/print_scan.c	56;"	d	file:
IS_HIGHCAPACITY_CARD	platform/composite/inc/fsl_sdhc_card.h	76;"	d
IS_LENMOD_L	platform/utilities/src/print_scan.c	69;"	d	file:
IS_LENMOD_h	platform/utilities/src/print_scan.c	65;"	d	file:
IS_LENMOD_hh	platform/utilities/src/print_scan.c	66;"	d	file:
IS_LENMOD_l	platform/utilities/src/print_scan.c	67;"	d	file:
IS_LENMOD_ll	platform/utilities/src/print_scan.c	68;"	d	file:
IS_MMC_CARD	platform/composite/inc/fsl_sdhc_card.h	78;"	d
IS_SDIO_CARD	platform/composite/inc/fsl_sdhc_card.h	79;"	d
IS_SD_CARD	platform/composite/inc/fsl_sdcard_spi.h	114;"	d
IS_SD_CARD	platform/composite/inc/fsl_sdhc_card.h	77;"	d
IT	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon67::__anon68
IT	platform/CMSIS/Include/core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon108::__anon109
ITATBCTR0	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon119
ITATBCTR2	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon119
ITCTRL	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon119
ITM	platform/CMSIS/Include/core_cm4.h	1413;"	d
ITM_BASE	platform/CMSIS/Include/core_cm4.h	1401;"	d
ITM_CheckChar	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	platform/CMSIS/Include/core_cm4.h	778;"	d
ITM_IMCR_INTEGRATION_Pos	platform/CMSIS/Include/core_cm4.h	777;"	d
ITM_IRR_ATREADYM_Msk	platform/CMSIS/Include/core_cm4.h	774;"	d
ITM_IRR_ATREADYM_Pos	platform/CMSIS/Include/core_cm4.h	773;"	d
ITM_IWR_ATVALIDM_Msk	platform/CMSIS/Include/core_cm4.h	770;"	d
ITM_IWR_ATVALIDM_Pos	platform/CMSIS/Include/core_cm4.h	769;"	d
ITM_LSR_Access_Msk	platform/CMSIS/Include/core_cm4.h	785;"	d
ITM_LSR_Access_Pos	platform/CMSIS/Include/core_cm4.h	784;"	d
ITM_LSR_ByteAcc_Msk	platform/CMSIS/Include/core_cm4.h	782;"	d
ITM_LSR_ByteAcc_Pos	platform/CMSIS/Include/core_cm4.h	781;"	d
ITM_LSR_Present_Msk	platform/CMSIS/Include/core_cm4.h	788;"	d
ITM_LSR_Present_Pos	platform/CMSIS/Include/core_cm4.h	787;"	d
ITM_RXBUFFER_EMPTY	platform/CMSIS/Include/core_cm4.h	1731;"	d
ITM_ReceiveChar	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	platform/CMSIS/Include/core_cm4.h	742;"	d
ITM_TCR_BUSY_Pos	platform/CMSIS/Include/core_cm4.h	741;"	d
ITM_TCR_DWTENA_Msk	platform/CMSIS/Include/core_cm4.h	757;"	d
ITM_TCR_DWTENA_Pos	platform/CMSIS/Include/core_cm4.h	756;"	d
ITM_TCR_GTSFREQ_Msk	platform/CMSIS/Include/core_cm4.h	748;"	d
ITM_TCR_GTSFREQ_Pos	platform/CMSIS/Include/core_cm4.h	747;"	d
ITM_TCR_ITMENA_Msk	platform/CMSIS/Include/core_cm4.h	766;"	d
ITM_TCR_ITMENA_Pos	platform/CMSIS/Include/core_cm4.h	765;"	d
ITM_TCR_SWOENA_Msk	platform/CMSIS/Include/core_cm4.h	754;"	d
ITM_TCR_SWOENA_Pos	platform/CMSIS/Include/core_cm4.h	753;"	d
ITM_TCR_SYNCENA_Msk	platform/CMSIS/Include/core_cm4.h	760;"	d
ITM_TCR_SYNCENA_Pos	platform/CMSIS/Include/core_cm4.h	759;"	d
ITM_TCR_TSENA_Msk	platform/CMSIS/Include/core_cm4.h	763;"	d
ITM_TCR_TSENA_Pos	platform/CMSIS/Include/core_cm4.h	762;"	d
ITM_TCR_TSPrescale_Msk	platform/CMSIS/Include/core_cm4.h	751;"	d
ITM_TCR_TSPrescale_Pos	platform/CMSIS/Include/core_cm4.h	750;"	d
ITM_TCR_TraceBusID_Msk	platform/CMSIS/Include/core_cm4.h	745;"	d
ITM_TCR_TraceBusID_Pos	platform/CMSIS/Include/core_cm4.h	744;"	d
ITM_TPR_PRIVMASK_Msk	platform/CMSIS/Include/core_cm4.h	738;"	d
ITM_TPR_PRIVMASK_Pos	platform/CMSIS/Include/core_cm4.h	737;"	d
ITM_Type	platform/CMSIS/Include/core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon116
IWR	platform/CMSIS/Include/core_cm4.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon116
K02F12810_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	58;"	d
K10D10_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	71;"	d
K11DA5_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	83;"	d
K20D10_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	97;"	d
K20D5_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	117;"	d
K21DA5_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	129;"	d
K21FA12_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	141;"	d
K22F12810_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	153;"	d
K22F25612_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	165;"	d
K22F51212_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	177;"	d
K24F12_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	188;"	d
K24F25612_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	199;"	d
K30D10_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	212;"	d
K40D10_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	225;"	d
K50D10_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	238;"	d
K51D10_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	251;"	d
K52D10_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	262;"	d
K53D10_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	274;"	d
K60D10_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	288;"	d
K63F12_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	299;"	d
K64F12_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	312;"	d
K65F18_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	324;"	d
K66F18_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	336;"	d
K70F12_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	347;"	d
K70F15_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	358;"	d
K80F25615_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	369;"	d
KE02Z2_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	383;"	d
KE02Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	410;"	d
KE04Z1284_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	423;"	d
KE04Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	434;"	d
KE06Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	458;"	d
KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t KEY : 8;               \/*!< [7:0] Backdoor Comparison Key. *\/$/;"	m	struct:_hw_nv_backkey0::_hw_nv_backkey0_bitfields
KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t KEY : 8;               \/*!< [7:0] Backdoor Comparison Key. *\/$/;"	m	struct:_hw_nv_backkey1::_hw_nv_backkey1_bitfields
KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t KEY : 8;               \/*!< [7:0] Backdoor Comparison Key. *\/$/;"	m	struct:_hw_nv_backkey2::_hw_nv_backkey2_bitfields
KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t KEY : 8;               \/*!< [7:0] Backdoor Comparison Key. *\/$/;"	m	struct:_hw_nv_backkey3::_hw_nv_backkey3_bitfields
KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t KEY : 8;               \/*!< [7:0] Backdoor Comparison Key. *\/$/;"	m	struct:_hw_nv_backkey4::_hw_nv_backkey4_bitfields
KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t KEY : 8;               \/*!< [7:0] Backdoor Comparison Key. *\/$/;"	m	struct:_hw_nv_backkey5::_hw_nv_backkey5_bitfields
KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t KEY : 8;               \/*!< [7:0] Backdoor Comparison Key. *\/$/;"	m	struct:_hw_nv_backkey6::_hw_nv_backkey6_bitfields
KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t KEY : 8;               \/*!< [7:0] Backdoor Comparison Key. *\/$/;"	m	struct:_hw_nv_backkey7::_hw_nv_backkey7_bitfields
KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t KEYEN : 2;             \/*!< [7:6] Backdoor Key Security Enable *\/$/;"	m	struct:_hw_ftfa_fsec::_hw_ftfa_fsec_bitfields
KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t KEYEN : 2;             \/*!< [7:6] Backdoor Key Security Enable *\/$/;"	m	struct:_hw_nv_fsec::_hw_nv_fsec_bitfields
KL02Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	471;"	d
KL03Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	484;"	d
KL04Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	498;"	d
KL05Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	512;"	d
KL14Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	525;"	d
KL15Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	539;"	d
KL16Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	553;"	d
KL17Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	566;"	d
KL17Z644_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	580;"	d
KL24Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	593;"	d
KL25Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	607;"	d
KL26Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	623;"	d
KL27Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	636;"	d
KL27Z644_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	650;"	d
KL33Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	662;"	d
KL34Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	673;"	d
KL36Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	686;"	d
KL43Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	698;"	d
KL46Z4_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	711;"	d
KM14ZA5_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	722;"	d
KM33ZA5_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	734;"	d
KM34ZA5_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	745;"	d
KV10Z7_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	757;"	d
KV30F12810_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	769;"	d
KV31F12810_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	780;"	d
KV31F25612_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	791;"	d
KV31F51212_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	802;"	d
KV40F15_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	814;"	d
KV43F15_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	825;"	d
KV44F15_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	836;"	d
KV45F15_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	848;"	d
KV46F15_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	860;"	d
Kd	platform/CMSIS/Include/arm_math.h	/^    float32_t Kd;               \/**< The derivative gain. *\/$/;"	m	struct:__anon15
Kd	platform/CMSIS/Include/arm_math.h	/^    q15_t Kd;           \/**< The derivative gain. *\/$/;"	m	struct:__anon13
Kd	platform/CMSIS/Include/arm_math.h	/^    q31_t Kd;            \/**< The derivative gain. *\/$/;"	m	struct:__anon14
Ki	platform/CMSIS/Include/arm_math.h	/^    float32_t Ki;               \/**< The integral gain. *\/$/;"	m	struct:__anon15
Ki	platform/CMSIS/Include/arm_math.h	/^    q15_t Ki;           \/**< The integral gain. *\/$/;"	m	struct:__anon13
Ki	platform/CMSIS/Include/arm_math.h	/^    q31_t Ki;            \/**< The integral gain. *\/$/;"	m	struct:__anon14
Kp	platform/CMSIS/Include/arm_math.h	/^    float32_t Kp;               \/**< The proportional gain. *\/$/;"	m	struct:__anon15
Kp	platform/CMSIS/Include/arm_math.h	/^    q15_t Kp;           \/**< The proportional gain. *\/$/;"	m	struct:__anon13
Kp	platform/CMSIS/Include/arm_math.h	/^    q31_t Kp;            \/**< The proportional gain. *\/$/;"	m	struct:__anon14
L	platform/CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon40
L	platform/CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon41
L	platform/CMSIS/Include/arm_math.h	/^    uint8_t L;                     \/**< upsample factor. *\/$/;"	m	struct:__anon42
LAR	platform/CMSIS/Include/core_cm4.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon116
LAUNCH_COMMAND_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	60;"	d
LAUNCH_COMMAND_OFFSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	62;"	d
LBKDE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LBKDE : 1;            \/*!< [25] LIN Break Detection Enable *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
LBKDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LBKDIE : 1;           \/*!< [15] LIN Break Detect Interrupt Enable *\/$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
LBKDIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LBKDIF : 1;           \/*!< [31] LIN Break Detect Interrupt Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
LENMOD_L	platform/utilities/src/print_scan.c	61;"	d	file:
LENMOD_h	platform/utilities/src/print_scan.c	59;"	d	file:
LENMOD_hh	platform/utilities/src/print_scan.c	62;"	d	file:
LENMOD_l	platform/utilities/src/print_scan.c	60;"	d	file:
LENMOD_ll	platform/utilities/src/print_scan.c	63;"	d	file:
LH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LH : 8;               \/*!< [15:8]  *\/$/;"	m	struct:_hw_rfsys_regn::_hw_rfsys_regn_bitfields
LIRC_DIV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LIRC_DIV2 : 3;         \/*!< [2:0] Second Low-frequency Internal$/;"	m	struct:_hw_mcg_mc::_hw_mcg_mc_bitfields
LITTLE_ENDIAN	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	52;"	d
LL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LL : 8;               \/*!< [7:0]  *\/$/;"	m	struct:_hw_rfsys_regn::_hw_rfsys_regn_bitfields
LLWU	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1515;"	d
LLWU_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1513;"	d
LLWU_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4749;"	d
LLWU_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1518;"	d
LLWU_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1516;"	d
LLWU_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1520;"	d
LLWU_F1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1539;"	d
LLWU_F1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1391;"	d
LLWU_F1_WUF0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1454;"	d
LLWU_F1_WUF0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1455;"	d
LLWU_F1_WUF1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1456;"	d
LLWU_F1_WUF1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1457;"	d
LLWU_F1_WUF2_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1458;"	d
LLWU_F1_WUF2_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1459;"	d
LLWU_F1_WUF3_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1460;"	d
LLWU_F1_WUF3_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1461;"	d
LLWU_F1_WUF4_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1462;"	d
LLWU_F1_WUF4_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1463;"	d
LLWU_F1_WUF5_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1464;"	d
LLWU_F1_WUF5_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1465;"	d
LLWU_F1_WUF6_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1466;"	d
LLWU_F1_WUF6_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1467;"	d
LLWU_F1_WUF7_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1468;"	d
LLWU_F1_WUF7_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1469;"	d
LLWU_F3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1540;"	d
LLWU_F3_MWUF0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1471;"	d
LLWU_F3_MWUF0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1472;"	d
LLWU_F3_MWUF1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1473;"	d
LLWU_F3_MWUF1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1474;"	d
LLWU_F3_MWUF2_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1475;"	d
LLWU_F3_MWUF2_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1476;"	d
LLWU_F3_MWUF3_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1477;"	d
LLWU_F3_MWUF3_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1478;"	d
LLWU_F3_MWUF4_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1479;"	d
LLWU_F3_MWUF4_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1480;"	d
LLWU_F3_MWUF5_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1481;"	d
LLWU_F3_MWUF5_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1482;"	d
LLWU_F3_MWUF6_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1483;"	d
LLWU_F3_MWUF6_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1484;"	d
LLWU_F3_MWUF7_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1485;"	d
LLWU_F3_MWUF7_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1486;"	d
LLWU_F3_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1392;"	d
LLWU_FILT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1541;"	d
LLWU_FILT1_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1493;"	d
LLWU_FILT1_FILTE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1491;"	d
LLWU_FILT1_FILTE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1492;"	d
LLWU_FILT1_FILTF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1494;"	d
LLWU_FILT1_FILTF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1495;"	d
LLWU_FILT1_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1490;"	d
LLWU_FILT1_FILTSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1488;"	d
LLWU_FILT1_FILTSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1489;"	d
LLWU_FILT1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1393;"	d
LLWU_FILT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1542;"	d
LLWU_FILT2_FILTE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1502;"	d
LLWU_FILT2_FILTE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1500;"	d
LLWU_FILT2_FILTE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1501;"	d
LLWU_FILT2_FILTF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1503;"	d
LLWU_FILT2_FILTF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1504;"	d
LLWU_FILT2_FILTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1499;"	d
LLWU_FILT2_FILTSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1497;"	d
LLWU_FILT2_FILTSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1498;"	d
LLWU_FILT2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1394;"	d
LLWU_HAL_ClearExternalPinWakeupFlag	platform/hal/src/llwu/fsl_llwu_hal.c	/^void LLWU_HAL_ClearExternalPinWakeupFlag(uint32_t baseAddr, llwu_wakeup_pin_t pinNumber)$/;"	f
LLWU_HAL_ClearFilterDetectFlag	platform/hal/src/llwu/fsl_llwu_hal.c	/^void LLWU_HAL_ClearFilterDetectFlag(uint32_t baseAddr, uint32_t filterNumber)$/;"	f
LLWU_HAL_GetExternalInputPinMode	platform/hal/src/llwu/fsl_llwu_hal.c	/^llwu_external_pin_modes_t LLWU_HAL_GetExternalInputPinMode(uint32_t baseAddr,$/;"	f
LLWU_HAL_GetExternalPinWakeupFlag	platform/hal/src/llwu/fsl_llwu_hal.c	/^bool LLWU_HAL_GetExternalPinWakeupFlag(uint32_t baseAddr, llwu_wakeup_pin_t pinNumber)$/;"	f
LLWU_HAL_GetFilterDetectFlag	platform/hal/src/llwu/fsl_llwu_hal.c	/^bool LLWU_HAL_GetFilterDetectFlag(uint32_t baseAddr, uint32_t filterNumber)$/;"	f
LLWU_HAL_GetInternalModuleCmd	platform/hal/src/llwu/fsl_llwu_hal.c	/^bool LLWU_HAL_GetInternalModuleCmd(uint32_t baseAddr, llwu_wakeup_module_t moduleNumber)$/;"	f
LLWU_HAL_GetInternalModuleWakeupFlag	platform/hal/src/llwu/fsl_llwu_hal.c	/^bool LLWU_HAL_GetInternalModuleWakeupFlag(uint32_t baseAddr, llwu_wakeup_module_t moduleNumber)$/;"	f
LLWU_HAL_GetPinFilterMode	platform/hal/src/llwu/fsl_llwu_hal.c	/^void LLWU_HAL_GetPinFilterMode(uint32_t baseAddr,$/;"	f
LLWU_HAL_GetResetEnableMode	platform/hal/src/llwu/fsl_llwu_hal.c	/^void LLWU_HAL_GetResetEnableMode(uint32_t baseAddr, llwu_reset_enable_mode_t *resetEnableMode)$/;"	f
LLWU_HAL_SetExternalInputPinMode	platform/hal/src/llwu/fsl_llwu_hal.c	/^void LLWU_HAL_SetExternalInputPinMode(uint32_t baseAddr,$/;"	f
LLWU_HAL_SetInternalModuleCmd	platform/hal/src/llwu/fsl_llwu_hal.c	/^void LLWU_HAL_SetInternalModuleCmd(uint32_t baseAddr, llwu_wakeup_module_t moduleNumber, bool enable)$/;"	f
LLWU_HAL_SetPinFilterMode	platform/hal/src/llwu/fsl_llwu_hal.c	/^void LLWU_HAL_SetPinFilterMode(uint32_t baseAddr,$/;"	f
LLWU_HAL_SetResetEnableMode	platform/hal/src/llwu/fsl_llwu_hal.c	/^void LLWU_HAL_SetResetEnableMode(uint32_t baseAddr, llwu_reset_enable_mode_t resetEnableMode)$/;"	f
LLWU_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^LLWU_IRQHandler$/;"	l
LLWU_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1522;"	d
LLWU_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  LLWU_IRQn                    = 7,                \/**< Low leakage wakeup *\/$/;"	e	enum:IRQn
LLWU_ME	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1538;"	d
LLWU_ME_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1390;"	d
LLWU_ME_WUME0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1437;"	d
LLWU_ME_WUME0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1438;"	d
LLWU_ME_WUME1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1439;"	d
LLWU_ME_WUME1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1440;"	d
LLWU_ME_WUME2_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1441;"	d
LLWU_ME_WUME2_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1442;"	d
LLWU_ME_WUME3_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1443;"	d
LLWU_ME_WUME3_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1444;"	d
LLWU_ME_WUME4_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1445;"	d
LLWU_ME_WUME4_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1446;"	d
LLWU_ME_WUME5_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1447;"	d
LLWU_ME_WUME5_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1448;"	d
LLWU_ME_WUME6_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1449;"	d
LLWU_ME_WUME6_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1450;"	d
LLWU_ME_WUME7_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1451;"	d
LLWU_ME_WUME7_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1452;"	d
LLWU_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} LLWU_Type, *LLWU_MemMapPtr;$/;"	t	typeref:struct:__anon81
LLWU_PE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1536;"	d
LLWU_PE1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1388;"	d
LLWU_PE1_WUPE0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1413;"	d
LLWU_PE1_WUPE0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1411;"	d
LLWU_PE1_WUPE0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1412;"	d
LLWU_PE1_WUPE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1416;"	d
LLWU_PE1_WUPE1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1414;"	d
LLWU_PE1_WUPE1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1415;"	d
LLWU_PE1_WUPE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1419;"	d
LLWU_PE1_WUPE2_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1417;"	d
LLWU_PE1_WUPE2_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1418;"	d
LLWU_PE1_WUPE3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1422;"	d
LLWU_PE1_WUPE3_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1420;"	d
LLWU_PE1_WUPE3_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1421;"	d
LLWU_PE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1537;"	d
LLWU_PE2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1389;"	d
LLWU_PE2_WUPE4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1426;"	d
LLWU_PE2_WUPE4_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1424;"	d
LLWU_PE2_WUPE4_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1425;"	d
LLWU_PE2_WUPE5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1429;"	d
LLWU_PE2_WUPE5_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1427;"	d
LLWU_PE2_WUPE5_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1428;"	d
LLWU_PE2_WUPE6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1432;"	d
LLWU_PE2_WUPE6_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1430;"	d
LLWU_PE2_WUPE6_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1431;"	d
LLWU_PE2_WUPE7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1435;"	d
LLWU_PE2_WUPE7_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1433;"	d
LLWU_PE2_WUPE7_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1434;"	d
LLWU_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} LLWU_Type, *LLWU_MemMapPtr;$/;"	t	typeref:struct:__anon81
LOAD	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon73
LOAD	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon115
LOCKACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t LOCKACCESS;                        \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:__anon86
LOCKACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LOCKACCESS : 32;      \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_lockaccess::_hw_mtb_lockaccess_bitfields
LOCKACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_lockaccess_t LOCKACCESS;    \/*!< [0xFB0] Lock Access Register *\/$/;"	m	struct:_hw_mtb
LOCKSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t LOCKSTAT;                          \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:__anon86
LOCKSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LOCKSTAT : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_lockstat::_hw_mtb_lockstat_bitfields
LOCKSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_lockstat_t LOCKSTAT;        \/*!< [0xFB4] Lock Status Register *\/$/;"	m	struct:_hw_mtb
LOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LOCKUP : 1;            \/*!< [1] Core Lockup *\/$/;"	m	struct:_hw_rcm_srs1::_hw_rcm_srs1_bitfields
LOOPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LOOPS : 1;            \/*!< [7] Loop Mode Select *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
LOW_OPTIMIZATION_ENTER	platform/CMSIS/Include/arm_math.h	7463;"	d
LOW_OPTIMIZATION_ENTER	platform/CMSIS/Include/arm_math.h	7467;"	d
LOW_OPTIMIZATION_ENTER	platform/CMSIS/Include/arm_math.h	7488;"	d
LOW_OPTIMIZATION_ENTER	platform/CMSIS/Include/arm_math.h	7491;"	d
LOW_OPTIMIZATION_ENTER	platform/CMSIS/Include/arm_math.h	7510;"	d
LOW_OPTIMIZATION_ENTER	platform/CMSIS/Include/arm_math.h	7520;"	d
LOW_OPTIMIZATION_EXIT	platform/CMSIS/Include/arm_math.h	7472;"	d
LOW_OPTIMIZATION_EXIT	platform/CMSIS/Include/arm_math.h	7475;"	d
LOW_OPTIMIZATION_EXIT	platform/CMSIS/Include/arm_math.h	7495;"	d
LOW_OPTIMIZATION_EXIT	platform/CMSIS/Include/arm_math.h	7512;"	d
LOW_OPTIMIZATION_EXIT	platform/CMSIS/Include/arm_math.h	7521;"	d
LPBOOT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LPBOOT0 : 1;           \/*!< [0]  *\/$/;"	m	struct:_hw_nv_fopt::_hw_nv_fopt_bitfields
LPBOOT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LPBOOT1 : 1;           \/*!< [4]  *\/$/;"	m	struct:_hw_nv_fopt::_hw_nv_fopt_bitfields
LPOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LPOPO : 1;             \/*!< [3] LPO Power Option *\/$/;"	m	struct:_hw_smc_stopctrl::_hw_smc_stopctrl_bitfields
LPSCI_DRV_AbortReceivingData	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^lpsci_status_t LPSCI_DRV_AbortReceivingData(uint32_t instance)$/;"	f
LPSCI_DRV_AbortSendingData	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^lpsci_status_t LPSCI_DRV_AbortSendingData(uint32_t instance)$/;"	f
LPSCI_DRV_CompleteReceiveData	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^static void LPSCI_DRV_CompleteReceiveData(uint32_t instance)$/;"	f	file:
LPSCI_DRV_CompleteSendData	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^static void LPSCI_DRV_CompleteSendData(uint32_t instance)$/;"	f	file:
LPSCI_DRV_Deinit	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^void LPSCI_DRV_Deinit(uint32_t instance)$/;"	f
LPSCI_DRV_GetReceiveStatus	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^lpsci_status_t LPSCI_DRV_GetReceiveStatus(uint32_t instance,$/;"	f
LPSCI_DRV_GetTransmitStatus	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^lpsci_status_t LPSCI_DRV_GetTransmitStatus(uint32_t instance,$/;"	f
LPSCI_DRV_IRQHandler	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^void LPSCI_DRV_IRQHandler(uint32_t instance)$/;"	f
LPSCI_DRV_Init	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^lpsci_status_t LPSCI_DRV_Init(uint32_t instance,$/;"	f
LPSCI_DRV_InstallRxCallback	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^lpsci_rx_callback_t LPSCI_DRV_InstallRxCallback(uint32_t instance, $/;"	f
LPSCI_DRV_ReceiveData	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^lpsci_status_t LPSCI_DRV_ReceiveData(uint32_t instance,$/;"	f
LPSCI_DRV_ReceiveDataBlocking	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^lpsci_status_t LPSCI_DRV_ReceiveDataBlocking(uint32_t instance,$/;"	f
LPSCI_DRV_SendData	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^lpsci_status_t LPSCI_DRV_SendData(uint32_t instance,$/;"	f
LPSCI_DRV_SendDataBlocking	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^lpsci_status_t LPSCI_DRV_SendDataBlocking(uint32_t instance,$/;"	f
LPSCI_DRV_StartReceiveData	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^static lpsci_status_t LPSCI_DRV_StartReceiveData(uint32_t instance,$/;"	f	file:
LPSCI_DRV_StartSendData	platform/drivers/src/lpsci/fsl_lpsci_driver.c	/^static lpsci_status_t LPSCI_DRV_StartSendData(uint32_t instance,$/;"	f	file:
LPSCI_HAL_ClearStatusFlag	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^lpsci_status_t LPSCI_HAL_ClearStatusFlag(uint32_t baseAddr,$/;"	f
LPSCI_HAL_ConfigIdleLineDetect	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_ConfigIdleLineDetect(uint32_t baseAddr,$/;"	f
LPSCI_HAL_DisableReceiver	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_DisableReceiver(uint32_t baseAddr)$/;"	f
LPSCI_HAL_DisableTransmitter	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_DisableTransmitter(uint32_t baseAddr)$/;"	f
LPSCI_HAL_EnableReceiver	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_EnableReceiver(uint32_t baseAddr)$/;"	f
LPSCI_HAL_EnableTransmitter	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_EnableTransmitter(uint32_t baseAddr)$/;"	f
LPSCI_HAL_GetDataRegAddr	platform/hal/inc/fsl_lpsci_hal.h	/^static inline uint32_t LPSCI_HAL_GetDataRegAddr(uint32_t baseAddr)$/;"	f
LPSCI_HAL_GetIntMode	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^bool LPSCI_HAL_GetIntMode(uint32_t baseAddr, lpsci_interrupt_t interrupt)$/;"	f
LPSCI_HAL_GetReceiverWakeupMethod	platform/hal/inc/fsl_lpsci_hal.h	/^static inline lpsci_wakeup_method_t LPSCI_HAL_GetReceiverWakeupMethod(uint32_t baseAddr)$/;"	f
LPSCI_HAL_GetRxDataRegFullIntCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_GetRxDataRegFullIntCmd(uint32_t baseAddr)$/;"	f
LPSCI_HAL_GetRxDmaCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_GetRxDmaCmd(uint32_t baseAddr)$/;"	f
LPSCI_HAL_GetStatusFlag	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^bool LPSCI_HAL_GetStatusFlag(uint32_t baseAddr, lpsci_status_flag_t statusFlag)$/;"	f
LPSCI_HAL_GetTxDataRegEmptyIntCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_GetTxDataRegEmptyIntCmd(uint32_t baseAddr)$/;"	f
LPSCI_HAL_GetTxDmaCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_GetTxDmaCmd(uint32_t baseAddr)$/;"	f
LPSCI_HAL_GetWaitModeOperation	platform/hal/inc/fsl_lpsci_hal.h	/^static inline lpsci_operation_config_t LPSCI_HAL_GetWaitModeOperation(uint32_t baseAddr)$/;"	f
LPSCI_HAL_Getchar	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_Getchar(uint32_t baseAddr, uint8_t *readData)$/;"	f
LPSCI_HAL_Getchar10	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_Getchar10(uint32_t baseAddr, uint16_t *readData)$/;"	f
LPSCI_HAL_Getchar9	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_Getchar9(uint32_t baseAddr, uint16_t *readData)$/;"	f
LPSCI_HAL_Init	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_Init(uint32_t baseAddr)$/;"	f
LPSCI_HAL_IsBit10SetAsParitybit	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_IsBit10SetAsParitybit(uint32_t baseAddr)$/;"	f
LPSCI_HAL_IsCurrentDataWithNoise	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_IsCurrentDataWithNoise(uint32_t baseAddr)$/;"	f
LPSCI_HAL_IsCurrentDataWithParityError	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_IsCurrentDataWithParityError(uint32_t baseAddr)$/;"	f
LPSCI_HAL_IsReceiverEnabled	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_IsReceiverEnabled(uint32_t baseAddr)$/;"	f
LPSCI_HAL_IsReceiverInStandby	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_IsReceiverInStandby(uint32_t baseAddr)$/;"	f
LPSCI_HAL_IsRxDataRegFull	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_IsRxDataRegFull(uint32_t baseAddr)$/;"	f
LPSCI_HAL_IsTransmitterEnabled	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_IsTransmitterEnabled(uint32_t baseAddr)$/;"	f
LPSCI_HAL_IsTxComplete	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_IsTxComplete(uint32_t baseAddr)$/;"	f
LPSCI_HAL_IsTxDataRegEmpty	platform/hal/inc/fsl_lpsci_hal.h	/^static inline bool LPSCI_HAL_IsTxDataRegEmpty(uint32_t baseAddr)$/;"	f
LPSCI_HAL_PutReceiverInNormalMode	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_PutReceiverInNormalMode(uint32_t baseAddr)$/;"	f
LPSCI_HAL_PutReceiverInStandbyMode	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^lpsci_status_t LPSCI_HAL_PutReceiverInStandbyMode(uint32_t baseAddr)$/;"	f
LPSCI_HAL_Putchar	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_Putchar(uint32_t baseAddr, uint8_t data)$/;"	f
LPSCI_HAL_Putchar10	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_Putchar10(uint32_t baseAddr, uint16_t data)$/;"	f
LPSCI_HAL_Putchar9	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_Putchar9(uint32_t baseAddr, uint16_t data)$/;"	f
LPSCI_HAL_ReceiveDataPolling	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^lpsci_status_t LPSCI_HAL_ReceiveDataPolling(uint32_t baseAddr,$/;"	f
LPSCI_HAL_SendDataPolling	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_SendDataPolling(uint32_t baseAddr,$/;"	f
LPSCI_HAL_SetBaudRate	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^lpsci_status_t LPSCI_HAL_SetBaudRate(uint32_t baseAddr,$/;"	f
LPSCI_HAL_SetBaudRateDivisor	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_SetBaudRateDivisor(uint32_t baseAddr, uint16_t baudRateDivisor)$/;"	f
LPSCI_HAL_SetBaudRateFineAdjust	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetBaudRateFineAdjust(uint32_t baseAddr, uint8_t baudFineAdjust)$/;"	f
LPSCI_HAL_SetBit10AsParitybit	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetBit10AsParitybit(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetBitCountPerChar	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetBitCountPerChar(uint32_t baseAddr,$/;"	f
LPSCI_HAL_SetBreakCharCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetBreakCharCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetBreakCharDetectLength	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetBreakCharDetectLength(uint32_t baseAddr,$/;"	f
LPSCI_HAL_SetBreakCharTransmitLength	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetBreakCharTransmitLength(uint32_t baseAddr,$/;"	f
LPSCI_HAL_SetInfraredOperation	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_SetInfraredOperation(uint32_t baseAddr,$/;"	f
LPSCI_HAL_SetIntMode	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_SetIntMode(uint32_t baseAddr, lpsci_interrupt_t interrupt, bool enable)$/;"	f
LPSCI_HAL_SetLoopCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetLoopCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetMatchAddress	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_SetMatchAddress(uint32_t baseAddr,$/;"	f
LPSCI_HAL_SetParityMode	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_SetParityMode(uint32_t baseAddr, lpsci_parity_mode_t parityMode)$/;"	f
LPSCI_HAL_SetReceiverRtsCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetReceiverRtsCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetReceiverSource	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetReceiverSource(uint32_t baseAddr, lpsci_receiver_source_t source)$/;"	f
LPSCI_HAL_SetReceiverWakeupMethod	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetReceiverWakeupMethod(uint32_t baseAddr, lpsci_wakeup_method_t method)$/;"	f
LPSCI_HAL_SetRxDataRegFullIntCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetRxDataRegFullIntCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetRxDmaCmd	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_SetRxDmaCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetRxInversionCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetRxInversionCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetSendMsbFirstCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetSendMsbFirstCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetStopBitCount	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetStopBitCount(uint32_t baseAddr, lpsci_stop_bit_count_t stopBitCount)$/;"	f
LPSCI_HAL_SetTransmitterCtsCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetTransmitterCtsCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetTransmitterDir	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetTransmitterDir(uint32_t baseAddr, lpsci_singlewire_txdir_t direction)$/;"	f
LPSCI_HAL_SetTransmitterRtsCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetTransmitterRtsCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetTransmitterRtsPolarityMode	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetTransmitterRtsPolarityMode(uint32_t baseAddr, bool polarity)$/;"	f
LPSCI_HAL_SetTxDataRegEmptyIntCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetTxDataRegEmptyIntCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetTxDmaCmd	platform/hal/src/lpsci/fsl_lpsci_hal.c	/^void LPSCI_HAL_SetTxDmaCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetTxInversionCmd	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetTxInversionCmd(uint32_t baseAddr, bool enable)$/;"	f
LPSCI_HAL_SetWaitModeOperation	platform/hal/inc/fsl_lpsci_hal.h	/^static inline void LPSCI_HAL_SetWaitModeOperation(uint32_t baseAddr, lpsci_operation_config_t mode)$/;"	f
LPSCI_SHIFT	platform/hal/inc/fsl_lpsci_hal.h	48;"	d
LPTMR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LPTMR : 1;            \/*!< [0] Low Power Timer Access Control *\/$/;"	m	struct:_hw_sim_scgc5::_hw_sim_scgc5_bitfields
LPTMR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1644;"	d
LPTMR0_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1642;"	d
LPTMR0_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1645;"	d
LPTMR0_CMR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1667;"	d
LPTMR0_CNR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1668;"	d
LPTMR0_CSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1665;"	d
LPTMR0_IRQHandler	platform/drivers/src/lptmr/fsl_lptmr_irq.c	/^void LPTMR0_IRQHandler(void)$/;"	f
LPTMR0_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^LPTMR0_IRQHandler$/;"	l
LPTMR0_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  LPTMR0_IRQn                  = 28,               \/**< LPTMR0 interrupt *\/$/;"	e	enum:IRQn
LPTMR0_PSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1666;"	d
LPTMR_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4750;"	d
LPTMR_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1647;"	d
LPTMR_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1649;"	d
LPTMR_CMR_COMPARE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1629;"	d
LPTMR_CMR_COMPARE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1627;"	d
LPTMR_CMR_COMPARE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1628;"	d
LPTMR_CMR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1584;"	d
LPTMR_CNR_COUNTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1633;"	d
LPTMR_CNR_COUNTER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1631;"	d
LPTMR_CNR_COUNTER_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1632;"	d
LPTMR_CNR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1585;"	d
LPTMR_CSR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1582;"	d
LPTMR_CSR_TCF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1615;"	d
LPTMR_CSR_TCF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1616;"	d
LPTMR_CSR_TEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1602;"	d
LPTMR_CSR_TEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1603;"	d
LPTMR_CSR_TFC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1606;"	d
LPTMR_CSR_TFC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1607;"	d
LPTMR_CSR_TIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1613;"	d
LPTMR_CSR_TIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1614;"	d
LPTMR_CSR_TMS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1604;"	d
LPTMR_CSR_TMS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1605;"	d
LPTMR_CSR_TPP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1608;"	d
LPTMR_CSR_TPP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1609;"	d
LPTMR_CSR_TPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1612;"	d
LPTMR_CSR_TPS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1610;"	d
LPTMR_CSR_TPS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1611;"	d
LPTMR_DRV_Deinit	platform/drivers/src/lptmr/fsl_lptmr_driver.c	/^lptmr_status_t LPTMR_DRV_Deinit(uint32_t instance)$/;"	f
LPTMR_DRV_GetCurrentPulseCount	platform/drivers/src/lptmr/fsl_lptmr_driver.c	/^uint32_t LPTMR_DRV_GetCurrentPulseCount(uint32_t instance)$/;"	f
LPTMR_DRV_GetCurrentTimeUs	platform/drivers/src/lptmr/fsl_lptmr_driver.c	/^uint32_t LPTMR_DRV_GetCurrentTimeUs(uint32_t instance)$/;"	f
LPTMR_DRV_IRQHandler	platform/drivers/src/lptmr/fsl_lptmr_driver.c	/^void LPTMR_DRV_IRQHandler(uint32_t instance)$/;"	f
LPTMR_DRV_Init	platform/drivers/src/lptmr/fsl_lptmr_driver.c	/^lptmr_status_t LPTMR_DRV_Init(uint32_t instance, const lptmr_user_config_t* userConfigPtr, lptmr_state_t *userStatePtr)$/;"	f
LPTMR_DRV_InstallCallback	platform/drivers/src/lptmr/fsl_lptmr_driver.c	/^lptmr_status_t LPTMR_DRV_InstallCallback(uint32_t instance, lptmr_callback_t userCallback)$/;"	f
LPTMR_DRV_SetPulsePeriodCount	platform/drivers/src/lptmr/fsl_lptmr_driver.c	/^lptmr_status_t LPTMR_DRV_SetPulsePeriodCount(uint32_t instance, uint32_t pulsePeriodCount)$/;"	f
LPTMR_DRV_SetTimerPeriodUs	platform/drivers/src/lptmr/fsl_lptmr_driver.c	/^lptmr_status_t LPTMR_DRV_SetTimerPeriodUs(uint32_t instance, uint32_t us)$/;"	f
LPTMR_DRV_Start	platform/drivers/src/lptmr/fsl_lptmr_driver.c	/^lptmr_status_t LPTMR_DRV_Start(uint32_t instance)$/;"	f
LPTMR_DRV_Stop	platform/drivers/src/lptmr/fsl_lptmr_driver.c	/^lptmr_status_t LPTMR_DRV_Stop(uint32_t instance)$/;"	f
LPTMR_HAL_ClearIntFlag	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_ClearIntFlag(uint32_t baseAddr)$/;"	f
LPTMR_HAL_Disable	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_Disable(uint32_t baseAddr)$/;"	f
LPTMR_HAL_Enable	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_Enable(uint32_t baseAddr)$/;"	f
LPTMR_HAL_GetCompareValue	platform/hal/inc/fsl_lptmr_hal.h	/^static inline uint32_t LPTMR_HAL_GetCompareValue(uint32_t baseAddr)$/;"	f
LPTMR_HAL_GetCounterValue	platform/hal/inc/fsl_lptmr_hal.h	/^static inline uint32_t LPTMR_HAL_GetCounterValue(uint32_t baseAddr)$/;"	f
LPTMR_HAL_GetFreeRunningCmd	platform/hal/inc/fsl_lptmr_hal.h	/^static inline bool LPTMR_HAL_GetFreeRunningCmd(uint32_t baseAddr)$/;"	f
LPTMR_HAL_GetIntCmd	platform/hal/inc/fsl_lptmr_hal.h	/^static inline bool LPTMR_HAL_GetIntCmd(uint32_t baseAddr)$/;"	f
LPTMR_HAL_GetPinPolarityMode	platform/hal/inc/fsl_lptmr_hal.h	/^static inline lptmr_pin_polarity_t LPTMR_HAL_GetPinPolarityMode(uint32_t baseAddr)$/;"	f
LPTMR_HAL_GetPinSelectMode	platform/hal/inc/fsl_lptmr_hal.h	/^static inline lptmr_pin_select_t LPTMR_HAL_GetPinSelectMode(uint32_t baseAddr)$/;"	f
LPTMR_HAL_GetPrescalerClockSourceMode	platform/hal/inc/fsl_lptmr_hal.h	/^static inline uint8_t LPTMR_HAL_GetPrescalerClockSourceMode(uint32_t baseAddr)$/;"	f
LPTMR_HAL_GetPrescalerCmd	platform/hal/inc/fsl_lptmr_hal.h	/^static inline bool LPTMR_HAL_GetPrescalerCmd(uint32_t baseAddr)$/;"	f
LPTMR_HAL_GetPrescalerValueMode	platform/hal/inc/fsl_lptmr_hal.h	/^static inline lptmr_prescaler_value_t LPTMR_HAL_GetPrescalerValueMode(uint32_t baseAddr)$/;"	f
LPTMR_HAL_GetTimerModeMode	platform/hal/inc/fsl_lptmr_hal.h	/^static inline lptmr_timer_mode_t LPTMR_HAL_GetTimerModeMode(uint32_t baseAddr)$/;"	f
LPTMR_HAL_Init	platform/hal/src/lptmr/fsl_lptmr_hal.c	/^void LPTMR_HAL_Init(uint32_t baseAddr)$/;"	f
LPTMR_HAL_IsEnabled	platform/hal/inc/fsl_lptmr_hal.h	/^static inline bool LPTMR_HAL_IsEnabled(uint32_t baseAddr)$/;"	f
LPTMR_HAL_IsIntPending	platform/hal/inc/fsl_lptmr_hal.h	/^static inline bool LPTMR_HAL_IsIntPending(uint32_t baseAddr)$/;"	f
LPTMR_HAL_SetCompareValue	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_SetCompareValue(uint32_t baseAddr,  uint32_t compareValue)$/;"	f
LPTMR_HAL_SetFreeRunningCmd	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_SetFreeRunningCmd(uint32_t baseAddr,  bool enable)$/;"	f
LPTMR_HAL_SetIntCmd	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_SetIntCmd(uint32_t baseAddr,  bool enable)$/;"	f
LPTMR_HAL_SetPinPolarityMode	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_SetPinPolarityMode(uint32_t baseAddr,  lptmr_pin_polarity_t pinPolarity)$/;"	f
LPTMR_HAL_SetPinSelectMode	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_SetPinSelectMode(uint32_t baseAddr,  lptmr_pin_select_t pinSelect)$/;"	f
LPTMR_HAL_SetPrescalerClockSourceMode	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_SetPrescalerClockSourceMode(uint32_t baseAddr,  uint8_t prescalerClockSource)$/;"	f
LPTMR_HAL_SetPrescalerCmd	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_SetPrescalerCmd(uint32_t baseAddr,  bool enable)$/;"	f
LPTMR_HAL_SetPrescalerValueMode	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_SetPrescalerValueMode(uint32_t baseAddr,  lptmr_prescaler_value_t prescaleValue)$/;"	f
LPTMR_HAL_SetTimerModeMode	platform/hal/inc/fsl_lptmr_hal.h	/^static inline void LPTMR_HAL_SetTimerModeMode(uint32_t baseAddr,  lptmr_timer_mode_t timerMode)$/;"	f
LPTMR_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1651;"	d
LPTMR_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} LPTMR_Type, *LPTMR_MemMapPtr;$/;"	t	typeref:struct:__anon82
LPTMR_PSR_PBYP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1621;"	d
LPTMR_PSR_PBYP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1622;"	d
LPTMR_PSR_PCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1620;"	d
LPTMR_PSR_PCS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1618;"	d
LPTMR_PSR_PCS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1619;"	d
LPTMR_PSR_PRESCALE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1625;"	d
LPTMR_PSR_PRESCALE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1623;"	d
LPTMR_PSR_PRESCALE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1624;"	d
LPTMR_PSR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1583;"	d
LPTMR_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} LPTMR_Type, *LPTMR_MemMapPtr;$/;"	t	typeref:struct:__anon82
LPUART0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1896;"	d
LPUART0ODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LPUART0ODE : 1;       \/*!< [16] LPUART0 Open Drain Enable *\/$/;"	m	struct:_hw_sim_sopt5::_hw_sim_sopt5_bitfields
LPUART0RXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LPUART0RXSRC : 1;     \/*!< [2] LPUART0 Receive Data Source$/;"	m	struct:_hw_sim_sopt5::_hw_sim_sopt5_bitfields
LPUART0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LPUART0SRC : 2;       \/*!< [27:26] LPUART0 Clock Source Select *\/$/;"	m	struct:_hw_sim_sopt2::_hw_sim_sopt2_bitfields
LPUART0TXSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LPUART0TXSRC : 1;     \/*!< [0] LPUART0 transmit data source$/;"	m	struct:_hw_sim_sopt5::_hw_sim_sopt5_bitfields
LPUART0_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1894;"	d
LPUART0_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1897;"	d
LPUART0_BAUD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1918;"	d
LPUART0_CTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1920;"	d
LPUART0_DATA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1921;"	d
LPUART0_IRQHandler	platform/drivers/src/lpuart/fsl_lpuart_irq.c	/^void LPUART0_IRQHandler(void)$/;"	f
LPUART0_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^LPUART0_IRQHandler$/;"	l
LPUART0_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  LPUART0_IRQn                 = 12,               \/**< LPUART0 status and error *\/$/;"	e	enum:IRQn
LPUART0_MATCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1922;"	d
LPUART0_STAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1919;"	d
LPUART0b	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LPUART0b : 1;         \/*!< [20] LPUART0 Clock Gate Control *\/$/;"	m	struct:_hw_sim_scgc5::_hw_sim_scgc5_bitfields
LPUART_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4751;"	d
LPUART_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1899;"	d
LPUART_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1901;"	d
LPUART_BAUD_BOTHEDGE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1741;"	d
LPUART_BAUD_BOTHEDGE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1742;"	d
LPUART_BAUD_LBKDIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1737;"	d
LPUART_BAUD_LBKDIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1738;"	d
LPUART_BAUD_M10_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1749;"	d
LPUART_BAUD_M10_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1750;"	d
LPUART_BAUD_MAEN1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1753;"	d
LPUART_BAUD_MAEN1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1754;"	d
LPUART_BAUD_MAEN2_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1751;"	d
LPUART_BAUD_MAEN2_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1752;"	d
LPUART_BAUD_MATCFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1745;"	d
LPUART_BAUD_MATCFG_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1743;"	d
LPUART_BAUD_MATCFG_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1744;"	d
LPUART_BAUD_OSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1748;"	d
LPUART_BAUD_OSR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1746;"	d
LPUART_BAUD_OSR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1747;"	d
LPUART_BAUD_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1709;"	d
LPUART_BAUD_REG_ID	platform/hal/inc/fsl_lpuart_hal.h	47;"	d
LPUART_BAUD_RESYNCDIS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1739;"	d
LPUART_BAUD_RESYNCDIS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1740;"	d
LPUART_BAUD_RXEDGIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1735;"	d
LPUART_BAUD_RXEDGIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1736;"	d
LPUART_BAUD_SBNS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1733;"	d
LPUART_BAUD_SBNS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1734;"	d
LPUART_BAUD_SBR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1732;"	d
LPUART_BAUD_SBR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1730;"	d
LPUART_BAUD_SBR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1731;"	d
LPUART_CTRL_DOZEEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1805;"	d
LPUART_CTRL_DOZEEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1806;"	d
LPUART_CTRL_FEIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1834;"	d
LPUART_CTRL_FEIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1835;"	d
LPUART_CTRL_IDLECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1811;"	d
LPUART_CTRL_IDLECFG_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1809;"	d
LPUART_CTRL_IDLECFG_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1810;"	d
LPUART_CTRL_ILIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1824;"	d
LPUART_CTRL_ILIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1825;"	d
LPUART_CTRL_ILT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1797;"	d
LPUART_CTRL_ILT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1798;"	d
LPUART_CTRL_LOOPS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1807;"	d
LPUART_CTRL_LOOPS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1808;"	d
LPUART_CTRL_MA1IE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1814;"	d
LPUART_CTRL_MA1IE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1815;"	d
LPUART_CTRL_MA2IE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1812;"	d
LPUART_CTRL_MA2IE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1813;"	d
LPUART_CTRL_M_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1801;"	d
LPUART_CTRL_M_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1802;"	d
LPUART_CTRL_NEIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1836;"	d
LPUART_CTRL_NEIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1837;"	d
LPUART_CTRL_ORIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1838;"	d
LPUART_CTRL_ORIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1839;"	d
LPUART_CTRL_PEIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1832;"	d
LPUART_CTRL_PEIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1833;"	d
LPUART_CTRL_PE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1795;"	d
LPUART_CTRL_PE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1796;"	d
LPUART_CTRL_PT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1793;"	d
LPUART_CTRL_PT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1794;"	d
LPUART_CTRL_R8T9_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1846;"	d
LPUART_CTRL_R8T9_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1847;"	d
LPUART_CTRL_R9T8_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1844;"	d
LPUART_CTRL_R9T8_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1845;"	d
LPUART_CTRL_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1711;"	d
LPUART_CTRL_REG_ID	platform/hal/inc/fsl_lpuart_hal.h	49;"	d
LPUART_CTRL_RE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1820;"	d
LPUART_CTRL_RE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1821;"	d
LPUART_CTRL_RIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1826;"	d
LPUART_CTRL_RIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1827;"	d
LPUART_CTRL_RSRC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1803;"	d
LPUART_CTRL_RSRC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1804;"	d
LPUART_CTRL_RWU_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1818;"	d
LPUART_CTRL_RWU_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1819;"	d
LPUART_CTRL_SBK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1816;"	d
LPUART_CTRL_SBK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1817;"	d
LPUART_CTRL_TCIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1828;"	d
LPUART_CTRL_TCIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1829;"	d
LPUART_CTRL_TE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1822;"	d
LPUART_CTRL_TE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1823;"	d
LPUART_CTRL_TIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1830;"	d
LPUART_CTRL_TIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1831;"	d
LPUART_CTRL_TXDIR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1842;"	d
LPUART_CTRL_TXDIR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1843;"	d
LPUART_CTRL_TXINV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1840;"	d
LPUART_CTRL_TXINV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1841;"	d
LPUART_CTRL_WAKE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1799;"	d
LPUART_CTRL_WAKE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1800;"	d
LPUART_DATA_FRETSC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1873;"	d
LPUART_DATA_FRETSC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1874;"	d
LPUART_DATA_IDLINE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1869;"	d
LPUART_DATA_IDLINE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1870;"	d
LPUART_DATA_NOISY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1877;"	d
LPUART_DATA_NOISY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1878;"	d
LPUART_DATA_PARITYE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1875;"	d
LPUART_DATA_PARITYE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1876;"	d
LPUART_DATA_R0T0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1849;"	d
LPUART_DATA_R0T0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1850;"	d
LPUART_DATA_R1T1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1851;"	d
LPUART_DATA_R1T1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1852;"	d
LPUART_DATA_R2T2_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1853;"	d
LPUART_DATA_R2T2_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1854;"	d
LPUART_DATA_R3T3_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1855;"	d
LPUART_DATA_R3T3_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1856;"	d
LPUART_DATA_R4T4_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1857;"	d
LPUART_DATA_R4T4_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1858;"	d
LPUART_DATA_R5T5_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1859;"	d
LPUART_DATA_R5T5_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1860;"	d
LPUART_DATA_R6T6_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1861;"	d
LPUART_DATA_R6T6_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1862;"	d
LPUART_DATA_R7T7_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1863;"	d
LPUART_DATA_R7T7_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1864;"	d
LPUART_DATA_R8T8_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1865;"	d
LPUART_DATA_R8T8_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1866;"	d
LPUART_DATA_R9T9_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1867;"	d
LPUART_DATA_R9T9_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1868;"	d
LPUART_DATA_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1712;"	d
LPUART_DATA_REG_ID	platform/hal/inc/fsl_lpuart_hal.h	50;"	d
LPUART_DATA_RXEMPT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1871;"	d
LPUART_DATA_RXEMPT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1872;"	d
LPUART_DRV_AbortReceivingData	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^lpuart_status_t LPUART_DRV_AbortReceivingData(uint32_t instance)$/;"	f
LPUART_DRV_AbortSendingData	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^lpuart_status_t LPUART_DRV_AbortSendingData(uint32_t instance)$/;"	f
LPUART_DRV_CompleteReceiveData	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^static void LPUART_DRV_CompleteReceiveData(uint32_t instance)$/;"	f	file:
LPUART_DRV_CompleteSendData	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^static void LPUART_DRV_CompleteSendData(uint32_t instance)$/;"	f	file:
LPUART_DRV_Deinit	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^void LPUART_DRV_Deinit(uint32_t instance)$/;"	f
LPUART_DRV_EdmaAbortReceivingData	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^lpuart_status_t LPUART_DRV_EdmaAbortReceivingData(uint32_t instance)$/;"	f
LPUART_DRV_EdmaAbortSendingData	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^lpuart_status_t LPUART_DRV_EdmaAbortSendingData(uint32_t instance)$/;"	f
LPUART_DRV_EdmaCompleteReceiveData	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^static void LPUART_DRV_EdmaCompleteReceiveData(uint32_t instance)$/;"	f	file:
LPUART_DRV_EdmaCompleteSendData	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^static void LPUART_DRV_EdmaCompleteSendData(uint32_t instance)$/;"	f	file:
LPUART_DRV_EdmaDeinit	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^void LPUART_DRV_EdmaDeinit(uint32_t instance)$/;"	f
LPUART_DRV_EdmaGetReceiveStatus	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^lpuart_status_t LPUART_DRV_EdmaGetReceiveStatus(uint32_t instance,$/;"	f
LPUART_DRV_EdmaGetTransmitStatus	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^lpuart_status_t LPUART_DRV_EdmaGetTransmitStatus(uint32_t instance,$/;"	f
LPUART_DRV_EdmaInit	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^lpuart_status_t LPUART_DRV_EdmaInit(uint32_t instance,$/;"	f
LPUART_DRV_EdmaReceiveData	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^lpuart_status_t LPUART_DRV_EdmaReceiveData(uint32_t instance,$/;"	f
LPUART_DRV_EdmaReceiveDataBlocking	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^lpuart_status_t LPUART_DRV_EdmaReceiveDataBlocking(uint32_t instance,$/;"	f
LPUART_DRV_EdmaRxCallback	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^static void LPUART_DRV_EdmaRxCallback(void *param, edma_chn_status_t status)$/;"	f	file:
LPUART_DRV_EdmaSendData	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^lpuart_status_t LPUART_DRV_EdmaSendData(uint32_t instance,$/;"	f
LPUART_DRV_EdmaSendDataBlocking	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^lpuart_status_t LPUART_DRV_EdmaSendDataBlocking(uint32_t instance,$/;"	f
LPUART_DRV_EdmaStartReceiveData	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^static lpuart_status_t LPUART_DRV_EdmaStartReceiveData(uint32_t instance,$/;"	f	file:
LPUART_DRV_EdmaStartSendData	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^static lpuart_status_t LPUART_DRV_EdmaStartSendData(uint32_t instance, $/;"	f	file:
LPUART_DRV_EdmaTxCallback	platform/drivers/src/lpuart/fsl_lpuart_edma_driver.c	/^static void LPUART_DRV_EdmaTxCallback(void *param, edma_chn_status_t status)$/;"	f	file:
LPUART_DRV_GetReceiveStatus	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^lpuart_status_t LPUART_DRV_GetReceiveStatus(uint32_t instance,$/;"	f
LPUART_DRV_GetTransmitStatus	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^lpuart_status_t LPUART_DRV_GetTransmitStatus(uint32_t instance, uint32_t * bytesRemaining)$/;"	f
LPUART_DRV_Init	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^lpuart_status_t LPUART_DRV_Init(uint32_t instance, lpuart_state_t * lpuartStatePtr,$/;"	f
LPUART_DRV_InstallRxCallback	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^lpuart_rx_callback_t LPUART_DRV_InstallRxCallback(uint32_t instance,$/;"	f
LPUART_DRV_IrqHandler	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^void LPUART_DRV_IrqHandler(uint32_t instance)$/;"	f
LPUART_DRV_ReceiveData	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^lpuart_status_t LPUART_DRV_ReceiveData(uint32_t instance,$/;"	f
LPUART_DRV_ReceiveDataBlocking	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^lpuart_status_t LPUART_DRV_ReceiveDataBlocking(uint32_t instance,$/;"	f
LPUART_DRV_SendData	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^lpuart_status_t LPUART_DRV_SendData(uint32_t instance,$/;"	f
LPUART_DRV_SendDataBlocking	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^lpuart_status_t LPUART_DRV_SendDataBlocking(uint32_t instance,$/;"	f
LPUART_DRV_StartReceiveData	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^static lpuart_status_t LPUART_DRV_StartReceiveData(uint32_t instance,$/;"	f	file:
LPUART_DRV_StartSendData	platform/drivers/src/lpuart/fsl_lpuart_driver.c	/^static lpuart_status_t LPUART_DRV_StartSendData(uint32_t instance,$/;"	f	file:
LPUART_ERR_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1904;"	d
LPUART_HAL_ClearStatusFlag	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^lpuart_status_t LPUART_HAL_ClearStatusFlag(uint32_t baseAddr,$/;"	f
LPUART_HAL_GetDataRegAddr	platform/hal/inc/fsl_lpuart_hal.h	/^static inline uint32_t LPUART_HAL_GetDataRegAddr(uint32_t baseAddr)$/;"	f
LPUART_HAL_GetIdleChar	platform/hal/inc/fsl_lpuart_hal.h	/^static inline lpuart_idle_char_t LPUART_HAL_GetIdleChar(uint32_t baseAddr)$/;"	f
LPUART_HAL_GetIntMode	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^bool LPUART_HAL_GetIntMode(uint32_t baseAddr, lpuart_interrupt_t interrupt)$/;"	f
LPUART_HAL_GetReceiverCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_GetReceiverCmd(uint32_t baseAddr)$/;"	f
LPUART_HAL_GetReceiverWakeupMode	platform/hal/inc/fsl_lpuart_hal.h	/^static inline lpuart_wakeup_method_t LPUART_HAL_GetReceiverWakeupMode(uint32_t baseAddr)$/;"	f
LPUART_HAL_GetRxDataRegFullIntCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_GetRxDataRegFullIntCmd(uint32_t baseAddr)$/;"	f
LPUART_HAL_GetStatusFlag	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^bool LPUART_HAL_GetStatusFlag(uint32_t baseAddr, lpuart_status_flag_t statusFlag)$/;"	f
LPUART_HAL_GetTransmitterCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_GetTransmitterCmd(uint32_t baseAddr)$/;"	f
LPUART_HAL_GetTxDataRegEmptyIntCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_GetTxDataRegEmptyIntCmd(uint32_t baseAddr)$/;"	f
LPUART_HAL_GetWaitModeOperation	platform/hal/inc/fsl_lpuart_hal.h	/^static inline lpuart_operation_config_t LPUART_HAL_GetWaitModeOperation(uint32_t baseAddr)$/;"	f
LPUART_HAL_Getchar	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void  LPUART_HAL_Getchar(uint32_t baseAddr, uint8_t *readData)$/;"	f
LPUART_HAL_Getchar10	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_Getchar10(uint32_t baseAddr, uint16_t *readData)$/;"	f
LPUART_HAL_Getchar9	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_Getchar9(uint32_t baseAddr, uint16_t *readData)$/;"	f
LPUART_HAL_Init	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_Init(uint32_t baseAddr)$/;"	f
LPUART_HAL_IsCurrentDataWithFrameError	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_IsCurrentDataWithFrameError(uint32_t baseAddr)$/;"	f
LPUART_HAL_IsCurrentDataWithNoise	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_IsCurrentDataWithNoise(uint32_t baseAddr)$/;"	f
LPUART_HAL_IsCurrentDataWithParityError	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_IsCurrentDataWithParityError(uint32_t baseAddr)$/;"	f
LPUART_HAL_IsReceiveBufferEmpty	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_IsReceiveBufferEmpty(uint32_t baseAddr)$/;"	f
LPUART_HAL_IsReceiverInStandby	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_IsReceiverInStandby(uint32_t baseAddr)$/;"	f
LPUART_HAL_IsRxDataRegFull	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_IsRxDataRegFull(uint32_t baseAddr)$/;"	f
LPUART_HAL_IsRxDmaEnabled	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_IsRxDmaEnabled(uint32_t baseAddr)$/;"	f
LPUART_HAL_IsTxComplete	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_IsTxComplete(uint32_t baseAddr)$/;"	f
LPUART_HAL_IsTxDataRegEmpty	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_IsTxDataRegEmpty(uint32_t baseAddr)$/;"	f
LPUART_HAL_IsTxDmaEnabled	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_IsTxDmaEnabled(uint32_t baseAddr)$/;"	f
LPUART_HAL_PutReceiverInNormalMode	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_PutReceiverInNormalMode(uint32_t baseAddr)$/;"	f
LPUART_HAL_Putchar	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_Putchar(uint32_t baseAddr, uint8_t data)$/;"	f
LPUART_HAL_Putchar10	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^lpuart_status_t LPUART_HAL_Putchar10(uint32_t baseAddr, uint16_t data)$/;"	f
LPUART_HAL_Putchar9	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_Putchar9(uint32_t baseAddr, uint16_t data)$/;"	f
LPUART_HAL_QueueBreakCharToSend	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_QueueBreakCharToSend(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_ReceiveDataPolling	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^lpuart_status_t LPUART_HAL_ReceiveDataPolling(uint32_t baseAddr,$/;"	f
LPUART_HAL_SendDataPolling	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_SendDataPolling(uint32_t baseAddr,$/;"	f
LPUART_HAL_SetBaudRate	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^lpuart_status_t LPUART_HAL_SetBaudRate(uint32_t baseAddr,$/;"	f
LPUART_HAL_SetBaudRateDivisor	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetBaudRateDivisor(uint32_t baseAddr, uint32_t baudRateDivisor)$/;"	f
LPUART_HAL_SetBitCountPerChar	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_SetBitCountPerChar(uint32_t baseAddr,$/;"	f
LPUART_HAL_SetBothEdgeSamplingCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetBothEdgeSamplingCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetBreakCharDetectLength	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetBreakCharDetectLength(uint32_t baseAddr,$/;"	f
LPUART_HAL_SetBreakCharTransmitLength	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetBreakCharTransmitLength(uint32_t baseAddr,$/;"	f
LPUART_HAL_SetCtsMode	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetCtsMode(uint32_t baseAddr, lpuart_cts_config_t mode)$/;"	f
LPUART_HAL_SetCtsSource	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetCtsSource(uint32_t baseAddr,$/;"	f
LPUART_HAL_SetIdleChar	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetIdleChar(uint32_t baseAddr, lpuart_idle_char_t idleConfig)$/;"	f
LPUART_HAL_SetIdleLineDetect	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_SetIdleLineDetect(uint32_t baseAddr,$/;"	f
LPUART_HAL_SetInfrared	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_SetInfrared(uint32_t baseAddr, bool enable,$/;"	f
LPUART_HAL_SetIntMode	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_SetIntMode(uint32_t baseAddr, lpuart_interrupt_t interrupt, bool enable)$/;"	f
LPUART_HAL_SetLoopbackCmd	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_SetLoopbackCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetMatchAddressMode	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetMatchAddressMode(uint32_t baseAddr, lpuart_match_config_t config)$/;"	f
LPUART_HAL_SetMatchAddressReg1	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_SetMatchAddressReg1(uint32_t baseAddr, bool enable, uint8_t value)$/;"	f
LPUART_HAL_SetMatchAddressReg2	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_SetMatchAddressReg2(uint32_t baseAddr, bool enable, uint8_t value)$/;"	f
LPUART_HAL_SetOversamplingRatio	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetOversamplingRatio(uint32_t baseAddr, uint32_t overSamplingRatio)$/;"	f
LPUART_HAL_SetParityMode	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_SetParityMode(uint32_t baseAddr, lpuart_parity_mode_t parityModeType)$/;"	f
LPUART_HAL_SetReceiveResyncCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetReceiveResyncCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetReceiverCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetReceiverCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetReceiverInStandbyMode	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^lpuart_status_t LPUART_HAL_SetReceiverInStandbyMode(uint32_t baseAddr)$/;"	f
LPUART_HAL_SetReceiverWakeupMode	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetReceiverWakeupMode(uint32_t baseAddr,$/;"	f
LPUART_HAL_SetRxDataRegFullIntCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetRxDataRegFullIntCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetRxDmaCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetRxDmaCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetRxInversionCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetRxInversionCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetRxRtsCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetRxRtsCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetSendMsbFirstCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetSendMsbFirstCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetSingleWireCmd	platform/hal/src/lpuart/fsl_lpuart_hal.c	/^void LPUART_HAL_SetSingleWireCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetStopBitCount	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetStopBitCount(uint32_t baseAddr, lpuart_stop_bit_count_t stopBitCount)$/;"	f
LPUART_HAL_SetTransmitterCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetTransmitterCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetTxCtsCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetTxCtsCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetTxDataRegEmptyIntCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetTxDataRegEmptyIntCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetTxDmaCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetTxDmaCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetTxInversionCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetTxInversionCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetTxRtsCmd	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetTxRtsCmd(uint32_t baseAddr, bool enable)$/;"	f
LPUART_HAL_SetTxRtsPolarityMode	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetTxRtsPolarityMode(uint32_t baseAddr, bool polarity)$/;"	f
LPUART_HAL_SetTxSpecialChar	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetTxSpecialChar(uint32_t baseAddr, uint8_t specialChar)$/;"	f
LPUART_HAL_SetTxdirInSinglewireMode	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void LPUART_HAL_SetTxdirInSinglewireMode(uint32_t baseAddr,$/;"	f
LPUART_HAL_SetWaitModeOperation	platform/hal/inc/fsl_lpuart_hal.h	/^static inline void  LPUART_HAL_SetWaitModeOperation(uint32_t baseAddr, lpuart_operation_config_t mode)$/;"	f
LPUART_HAL_WasPreviousReceiverStateIdle	platform/hal/inc/fsl_lpuart_hal.h	/^static inline bool LPUART_HAL_WasPreviousReceiverStateIdle(uint32_t baseAddr)$/;"	f
LPUART_MATCH_MA1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1882;"	d
LPUART_MATCH_MA1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1880;"	d
LPUART_MATCH_MA1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1881;"	d
LPUART_MATCH_MA2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1885;"	d
LPUART_MATCH_MA2_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1883;"	d
LPUART_MATCH_MA2_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1884;"	d
LPUART_MATCH_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1713;"	d
LPUART_MATCH_REG_ID	platform/hal/inc/fsl_lpuart_hal.h	51;"	d
LPUART_MODIR_REG_ID	platform/hal/inc/fsl_lpuart_hal.h	52;"	d
LPUART_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} LPUART_Type, *LPUART_MemMapPtr;$/;"	t	typeref:struct:__anon83
LPUART_RX_TX_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1903;"	d
LPUART_Receive	platform/utilities/src/fsl_debug_console.c	/^        lpuart_status_t (* LPUART_Receive)(uint32_t baseAddr, uint8_t *buf, uint32_t count);$/;"	m	union:DebugConsoleOperationFunctions::__anon127	file:
LPUART_SHIFT	platform/hal/inc/fsl_lpuart_hal.h	46;"	d
LPUART_STAT_BRK13_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1780;"	d
LPUART_STAT_BRK13_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1781;"	d
LPUART_STAT_FE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1762;"	d
LPUART_STAT_FE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1763;"	d
LPUART_STAT_IDLE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1768;"	d
LPUART_STAT_IDLE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1769;"	d
LPUART_STAT_LBKDE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1778;"	d
LPUART_STAT_LBKDE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1779;"	d
LPUART_STAT_LBKDIF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1790;"	d
LPUART_STAT_LBKDIF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1791;"	d
LPUART_STAT_MA1F_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1758;"	d
LPUART_STAT_MA1F_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1759;"	d
LPUART_STAT_MA2F_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1756;"	d
LPUART_STAT_MA2F_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1757;"	d
LPUART_STAT_MSBF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1786;"	d
LPUART_STAT_MSBF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1787;"	d
LPUART_STAT_NF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1764;"	d
LPUART_STAT_NF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1765;"	d
LPUART_STAT_OR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1766;"	d
LPUART_STAT_OR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1767;"	d
LPUART_STAT_PF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1760;"	d
LPUART_STAT_PF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1761;"	d
LPUART_STAT_RAF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1776;"	d
LPUART_STAT_RAF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1777;"	d
LPUART_STAT_RDRF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1770;"	d
LPUART_STAT_RDRF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1771;"	d
LPUART_STAT_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1710;"	d
LPUART_STAT_REG_ID	platform/hal/inc/fsl_lpuart_hal.h	48;"	d
LPUART_STAT_RWUID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1782;"	d
LPUART_STAT_RWUID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1783;"	d
LPUART_STAT_RXEDGIF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1788;"	d
LPUART_STAT_RXEDGIF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1789;"	d
LPUART_STAT_RXINV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1784;"	d
LPUART_STAT_RXINV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1785;"	d
LPUART_STAT_TC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1772;"	d
LPUART_STAT_TC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1773;"	d
LPUART_STAT_TDRE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1774;"	d
LPUART_STAT_TDRE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1775;"	d
LPUART_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} LPUART_Type, *LPUART_MemMapPtr;$/;"	t	typeref:struct:__anon83
LR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t LR;                                \/**< RTC Lock Register, offset: 0x18 *\/$/;"	m	struct:__anon96
LR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rtc_lr_t LR;                   \/*!< [0x18] RTC Lock Register *\/$/;"	m	struct:_hw_rtc
LRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t LRL : 1;              \/*!< [6] Lock Register Lock *\/$/;"	m	struct:_hw_rtc_lr::_hw_rtc_lr_bitfields
LSBFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LSBFE : 1;             \/*!< [0] LSB First (shifter direction) *\/$/;"	m	struct:_hw_spi_c1::_hw_spi_c1_bitfields
LSR	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon116
LSUCNT	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon118
LVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LVD : 1;               \/*!< [1] Low-Voltage Detect Reset *\/$/;"	m	struct:_hw_rcm_srs0::_hw_rcm_srs0_bitfields
LVDACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LVDACK : 1;            \/*!< [6] Low-Voltage Detect Acknowledge *\/$/;"	m	struct:_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields
LVDF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LVDF : 1;              \/*!< [7] Low-Voltage Detect Flag *\/$/;"	m	struct:_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields
LVDIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LVDIE : 1;             \/*!< [5] Low-Voltage Detect Interrupt Enable *\/$/;"	m	struct:_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields
LVDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LVDRE : 1;             \/*!< [4] Low-Voltage Detect Reset Enable *\/$/;"	m	struct:_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields
LVDSC1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t LVDSC1;                             \/**< Low Voltage Detect Status And Control 1 register, offset: 0x0 *\/$/;"	m	struct:__anon91
LVDSC1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_pmc_lvdsc1_t LVDSC1;           \/*!< [0x0] Low Voltage Detect Status And Control 1 register *\/$/;"	m	struct:_hw_pmc
LVDSC2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t LVDSC2;                             \/**< Low Voltage Detect Status And Control 2 register, offset: 0x1 *\/$/;"	m	struct:__anon91
LVDSC2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_pmc_lvdsc2_t LVDSC2;           \/*!< [0x1] Low Voltage Detect Status And Control 2 register *\/$/;"	m	struct:_hw_pmc
LVDV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LVDV : 2;              \/*!< [1:0] Low-Voltage Detect Voltage Select *\/$/;"	m	struct:_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields
LVWACK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LVWACK : 1;            \/*!< [6] Low-Voltage Warning Acknowledge *\/$/;"	m	struct:_hw_pmc_lvdsc2::_hw_pmc_lvdsc2_bitfields
LVWF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LVWF : 1;              \/*!< [7] Low-Voltage Warning Flag *\/$/;"	m	struct:_hw_pmc_lvdsc2::_hw_pmc_lvdsc2_bitfields
LVWIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LVWIE : 1;             \/*!< [5] Low-Voltage Warning Interrupt Enable *\/$/;"	m	struct:_hw_pmc_lvdsc2::_hw_pmc_lvdsc2_bitfields
LVWV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t LVWV : 2;              \/*!< [1:0] Low-Voltage Warning Voltage Select *\/$/;"	m	struct:_hw_pmc_lvdsc2::_hw_pmc_lvdsc2_bitfields
LY	platform/hal/src/rtc/fsl_rtc_hal.c	/^static const uint8_t LY[] = {0U, 31U, 29U, 31U, 30U, 31U, 30U, 31U, 31U, 30U,$/;"	v	file:
LpsciState	platform/drivers/inc/fsl_lpsci_driver.h	/^typedef struct LpsciState {$/;"	s
LpsciUserConfig	platform/drivers/inc/fsl_lpsci_driver.h	/^typedef struct LpsciUserConfig {$/;"	s
LptmrState	platform/drivers/inc/fsl_lptmr_driver.h	/^ typedef struct LptmrState {$/;"	s
LptmrUserConfig	platform/drivers/inc/fsl_lptmr_driver.h	/^typedef struct LptmrUserConfig {$/;"	s
LpuartEdmaState	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^typedef struct LpuartEdmaState {$/;"	s
LpuartEdmaUserConfig	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^typedef struct LpuartEdmaUserConfig {$/;"	s
LpuartIdleLineConfig	platform/hal/inc/fsl_lpuart_hal.h	/^typedef struct LpuartIdleLineConfig {$/;"	s
LpuartState	platform/drivers/inc/fsl_lpuart_driver.h	/^typedef struct LpuartState {$/;"	s
LpuartUserConfig	platform/drivers/inc/fsl_lpuart_driver.h	/^typedef struct LpuartUserConfig {$/;"	s
M	platform/CMSIS/Include/arm_math.h	/^    uint8_t M;                          \/**< decimation factor. *\/$/;"	m	struct:__anon39
M	platform/CMSIS/Include/arm_math.h	/^    uint8_t M;                      \/**< decimation factor. *\/$/;"	m	struct:__anon37
M	platform/CMSIS/Include/arm_math.h	/^    uint8_t M;                  \/**< decimation factor. *\/$/;"	m	struct:__anon38
M	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t M;                                  \/**< SPI Match Register, offset: 0x4 *\/$/;"	m	struct:__anon99
M	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t M : 1;                \/*!< [4] 9-Bit or 8-Bit Mode Select *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
M	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_spi_m_t M;                     \/*!< [0x4] SPI Match Register *\/$/;"	m	struct:_hw_spi
M10	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t M10 : 1;              \/*!< [29] 10-bit Mode select *\/$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
MA1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MA1 : 10;             \/*!< [9:0] Match Address 1 *\/$/;"	m	struct:_hw_lpuart_match::_hw_lpuart_match_bitfields
MA1F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MA1F : 1;             \/*!< [15] Match 1 Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
MA1IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MA1IE : 1;            \/*!< [15] Match 1 Interrupt Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
MA2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MA2 : 10;             \/*!< [25:16] Match Address 2 *\/$/;"	m	struct:_hw_lpuart_match::_hw_lpuart_match_bitfields
MA2F	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MA2F : 1;             \/*!< [14] Match 2 Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
MA2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MA2IE : 1;            \/*!< [14] Match 2 Interrupt Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
MAEN1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MAEN1 : 1;            \/*!< [31] Match Address Mode Enable 1 *\/$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
MAEN2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MAEN2 : 1;            \/*!< [30] Match Address Mode Enable 2 *\/$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
MARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MARK : 32;            \/*!< [31:0]  *\/$/;"	m	struct:_hw_rom_tablemark::_hw_rom_tablemark_bitfields
MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^    __IO uint32_t MASK;                              \/**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:__anon87::__anon88
MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MASK : 5;             \/*!< [4:0] MASK *\/$/;"	m	struct:_hw_mtbdwt_mask0::_hw_mtbdwt_mask0_bitfields
MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MASK : 5;             \/*!< [4:0] MASK *\/$/;"	m	struct:_hw_mtbdwt_mask1::_hw_mtbdwt_mask1_bitfields
MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MASK : 5;             \/*!< [4:0] Mask *\/$/;"	m	struct:_hw_mtb_master::_hw_mtb_master_bitfields
MASK0	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon118
MASK0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mtbdwt_mask0_t MASK0;          \/*!< [0x24] MTB_DWT Comparator Mask Register *\/$/;"	m	struct:_hw_mtbdwt
MASK1	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon118
MASK1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mtbdwt_mask1_t MASK1;          \/*!< [0x34] MTB_DWT Comparator Mask Register *\/$/;"	m	struct:_hw_mtbdwt
MASK2	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon118
MASK3	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon118
MASTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t MASTER;                            \/**< MTB Master Register, offset: 0x4 *\/$/;"	m	struct:__anon86
MASTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mtb_master_t MASTER;           \/*!< [0x4] MTB Master Register *\/$/;"	m	struct:_hw_mtb
MATCFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MATCFG : 2;           \/*!< [19:18] Match Configuration *\/$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
MATCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t MATCH;                             \/**< LPUART Match Address Register, offset: 0x10 *\/$/;"	m	struct:__anon83
MATCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_lpuart_match_t MATCH;          \/*!< [0x10] LPUART Match Address Register *\/$/;"	m	struct:_hw_lpuart
MATCHED	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MATCHED : 1;          \/*!< [24] Comparator match *\/$/;"	m	struct:_hw_mtbdwt_fct0::_hw_mtbdwt_fct0_bitfields
MATCHED	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MATCHED : 1;          \/*!< [24] Comparator match *\/$/;"	m	struct:_hw_mtbdwt_fct1::_hw_mtbdwt_fct1_bitfields
MAX	platform/utilities/inc/fsl_misc_utilities.h	45;"	d
MAXADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MAXADDR0 : 7;         \/*!< [30:24] Max Address lock *\/$/;"	m	struct:_hw_sim_fcfg2::_hw_sim_fcfg2_bitfields
MAX_COUNT	platform/hal/inc/fsl_rnga_hal.h	48;"	d
MC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t MC;                                 \/**< MCG Miscellaneous Control Register, offset: 0x18 *\/$/;"	m	struct:__anon84
MC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mcg_mc_t MC;                   \/*!< [0x18] MCG Miscellaneous Control Register *\/$/;"	m	struct:_hw_mcg
MCG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2025;"	d
MCG_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2023;"	d
MCG_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4752;"	d
MCG_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2028;"	d
MCG_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2026;"	d
MCG_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2030;"	d
MCG_C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2044;"	d
MCG_C1_CLKS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1993;"	d
MCG_C1_CLKS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1991;"	d
MCG_C1_CLKS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1992;"	d
MCG_C1_IRCLKEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1989;"	d
MCG_C1_IRCLKEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1990;"	d
MCG_C1_IREFSTEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1987;"	d
MCG_C1_IREFSTEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1988;"	d
MCG_C1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1966;"	d
MCG_C1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	148;"	d
MCG_C1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	170;"	d
MCG_C1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	192;"	d
MCG_C1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	214;"	d
MCG_C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2045;"	d
MCG_C2_EREFS0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1997;"	d
MCG_C2_EREFS0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1998;"	d
MCG_C2_IRCS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1995;"	d
MCG_C2_IRCS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1996;"	d
MCG_C2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1967;"	d
MCG_C2_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	150;"	d
MCG_C2_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	172;"	d
MCG_C2_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	194;"	d
MCG_C2_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	216;"	d
MCG_HCTRIM_COARSE_TRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4724;"	d
MCG_HCTRIM_COARSE_TRIM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4722;"	d
MCG_HCTRIM_COARSE_TRIM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4723;"	d
MCG_HFTRIM_FINE_TRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4730;"	d
MCG_HFTRIM_FINE_TRIM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4728;"	d
MCG_HFTRIM_FINE_TRIM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4729;"	d
MCG_HTTRIM_TEMPCO_TRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4727;"	d
MCG_HTTRIM_TEMPCO_TRIM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4725;"	d
MCG_HTTRIM_TEMPCO_TRIM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4726;"	d
MCG_LFTRIM_LIRC_FTRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4739;"	d
MCG_LFTRIM_LIRC_FTRIM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4737;"	d
MCG_LFTRIM_LIRC_FTRIM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4738;"	d
MCG_LSTRIM_LIRC_STRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4742;"	d
MCG_LSTRIM_LIRC_STRIM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4740;"	d
MCG_LSTRIM_LIRC_STRIM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4741;"	d
MCG_LTRIMRNG_FTRIMRNG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4736;"	d
MCG_LTRIMRNG_FTRIMRNG_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4734;"	d
MCG_LTRIMRNG_FTRIMRNG_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4735;"	d
MCG_LTRIMRNG_STRIMRNG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4733;"	d
MCG_LTRIMRNG_STRIMRNG_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4731;"	d
MCG_LTRIMRNG_STRIMRNG_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4732;"	d
MCG_MC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2048;"	d
MCG_MC_HIRCEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2013;"	d
MCG_MC_HIRCEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2014;"	d
MCG_MC_LIRC_DIV2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2012;"	d
MCG_MC_LIRC_DIV2_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2010;"	d
MCG_MC_LIRC_DIV2_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2011;"	d
MCG_MC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1970;"	d
MCG_MC_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	154;"	d
MCG_MC_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	176;"	d
MCG_MC_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	198;"	d
MCG_MC_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	220;"	d
MCG_MODE	platform/startup/MKL03Z4/system_MKL03Z4.h	146;"	d
MCG_MODE	platform/startup/MKL03Z4/system_MKL03Z4.h	168;"	d
MCG_MODE	platform/startup/MKL03Z4/system_MKL03Z4.h	190;"	d
MCG_MODE	platform/startup/MKL03Z4/system_MKL03Z4.h	212;"	d
MCG_MODE_EXT	platform/startup/MKL03Z4/system_MKL03Z4.h	112;"	d
MCG_MODE_HIRC	platform/startup/MKL03Z4/system_MKL03Z4.h	110;"	d
MCG_MODE_LIRC_2M	platform/startup/MKL03Z4/system_MKL03Z4.h	111;"	d
MCG_MODE_LIRC_8M	platform/startup/MKL03Z4/system_MKL03Z4.h	109;"	d
MCG_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} MCG_Type, *MCG_MemMapPtr;$/;"	t	typeref:struct:__anon84
MCG_S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2046;"	d
MCG_SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2047;"	d
MCG_SC_FCRDIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2008;"	d
MCG_SC_FCRDIV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2006;"	d
MCG_SC_FCRDIV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2007;"	d
MCG_SC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1969;"	d
MCG_SC_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	152;"	d
MCG_SC_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	174;"	d
MCG_SC_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	196;"	d
MCG_SC_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	218;"	d
MCG_S_CLKST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2004;"	d
MCG_S_CLKST_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2002;"	d
MCG_S_CLKST_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2003;"	d
MCG_S_OSCINIT0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2000;"	d
MCG_S_OSCINIT0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2001;"	d
MCG_S_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	1968;"	d
MCG_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} MCG_Type, *MCG_MemMapPtr;$/;"	t	typeref:struct:__anon84
MCM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2141;"	d
MCM_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2139;"	d
MCM_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4753;"	d
MCM_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2144;"	d
MCM_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2142;"	d
MCM_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2146;"	d
MCM_CPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2163;"	d
MCM_CPO_CPOACK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2127;"	d
MCM_CPO_CPOACK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2128;"	d
MCM_CPO_CPOREQ_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2125;"	d
MCM_CPO_CPOREQ_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2126;"	d
MCM_CPO_CPOWOI_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2129;"	d
MCM_CPO_CPOWOI_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2130;"	d
MCM_CPO_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2093;"	d
MCM_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} MCM_Type, *MCM_MemMapPtr;$/;"	t	typeref:struct:__anon85
MCM_PLACR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2162;"	d
MCM_PLACR_DFCS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2120;"	d
MCM_PLACR_DFCS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2121;"	d
MCM_PLACR_EFDS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2118;"	d
MCM_PLACR_EFDS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2119;"	d
MCM_PLACR_ESFC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2122;"	d
MCM_PLACR_ESFC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2123;"	d
MCM_PLACR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2092;"	d
MCM_PLAMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2161;"	d
MCM_PLAMC_AMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2116;"	d
MCM_PLAMC_AMC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2114;"	d
MCM_PLAMC_AMC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2115;"	d
MCM_PLAMC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2091;"	d
MCM_PLASC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2160;"	d
MCM_PLASC_ASC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2112;"	d
MCM_PLASC_ASC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2110;"	d
MCM_PLASC_ASC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2111;"	d
MCM_PLASC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2090;"	d
MCM_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} MCM_Type, *MCM_MemMapPtr;$/;"	t	typeref:struct:__anon85
MCU_ACTIVE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	97;"	d
MCU_MEM_MAP_VERSION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	103;"	d
MCU_MEM_MAP_VERSION_MINOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	105;"	d
MCU_MKL03Z4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	91;"	d
MDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MDM_AP : 1;            \/*!< [3] MDM-AP System Reset Request *\/$/;"	m	struct:_hw_rcm_srs1::_hw_rcm_srs1_bitfields
ME	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t ME;                                 \/**< LLWU Module Enable register, offset: 0x2 *\/$/;"	m	struct:__anon81
ME	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_llwu_me_t ME;                  \/*!< [0x2] LLWU Module Enable register *\/$/;"	m	struct:_hw_llwu
MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MEEN : 2;              \/*!< [5:4]  *\/$/;"	m	struct:_hw_nv_fsec::_hw_nv_fsec_bitfields
MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MEEN : 2;              \/*!< [5:4] Mass Erase Enable Bits *\/$/;"	m	struct:_hw_ftfa_fsec::_hw_ftfa_fsec_bitfields
MGSTAT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MGSTAT0 : 1;           \/*!< [0] Memory Controller Command Completion$/;"	m	struct:_hw_ftfa_fstat::_hw_ftfa_fstat_bitfields
MIN	platform/utilities/inc/fsl_misc_utilities.h	41;"	d
MINS_IN_A_HOUR	platform/hal/src/rtc/fsl_rtc_hal.c	50;"	d	file:
MISRAC_DISABLE	platform/osa/inc/fsl_os_abstraction_free_rtos.h	38;"	d
MISRAC_DISABLE	platform/osa/inc/fsl_os_abstraction_free_rtos.h	73;"	d
MISRAC_DISABLE	platform/osa/inc/fsl_os_abstraction_mqx.h	40;"	d
MISRAC_DISABLE	platform/osa/inc/fsl_os_abstraction_mqx.h	75;"	d
MISRAC_ENABLE	platform/osa/inc/fsl_os_abstraction_free_rtos.h	55;"	d
MISRAC_ENABLE	platform/osa/inc/fsl_os_abstraction_free_rtos.h	74;"	d
MISRAC_ENABLE	platform/osa/inc/fsl_os_abstraction_mqx.h	57;"	d
MISRAC_ENABLE	platform/osa/inc/fsl_os_abstraction_mqx.h	76;"	d
MKL03Z4_H_	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	90;"	d
MLNO	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t MLNO;$/;"	m	union:EDMASoftwareTcd::__anon129
MLOFFNO	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t MLOFFNO;$/;"	m	union:EDMASoftwareTcd::__anon129
MLOFFYES	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t MLOFFYES;$/;"	m	union:EDMASoftwareTcd::__anon129
MMC_CSD_DFLTECC	platform/composite/inc/fsl_sdcard_spi.h	201;"	d
MMC_CSD_ECC	platform/composite/inc/fsl_sdcard_spi.h	224;"	d
MMC_CSD_ERASE_GRP_SIZE	platform/composite/inc/fsl_sdcard_spi.h	189;"	d
MMC_CSD_SECOTR_SIZE	platform/composite/inc/fsl_sdcard_spi.h	187;"	d
MMC_CSD_SPEC_VERSION	platform/composite/inc/fsl_sdcard_spi.h	121;"	d
MMC_CSD_WP_GRP_SIZE	platform/composite/inc/fsl_sdcard_spi.h	196;"	d
MMDVSQ_HAL_DivSQ	platform/hal/src/mmdvsq/fsl_mmdvsq_hal.c	/^uint32_t MMDVSQ_HAL_DivSQ(uint32_t baseAddr, uint32_t dividend, uint32_t divisor)$/;"	f
MMDVSQ_HAL_DivSR	platform/hal/src/mmdvsq/fsl_mmdvsq_hal.c	/^uint32_t MMDVSQ_HAL_DivSR(uint32_t baseAddr, uint32_t dividend, uint32_t divisor)$/;"	f
MMDVSQ_HAL_DivUQ	platform/hal/src/mmdvsq/fsl_mmdvsq_hal.c	/^uint32_t MMDVSQ_HAL_DivUQ(uint32_t baseAddr, uint32_t dividend, uint32_t divisor)$/;"	f
MMDVSQ_HAL_DivUR	platform/hal/src/mmdvsq/fsl_mmdvsq_hal.c	/^uint32_t MMDVSQ_HAL_DivUR(uint32_t baseAddr, uint32_t dividend, uint32_t divisor)$/;"	f
MMDVSQ_HAL_GetBusyStatus	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline bool MMDVSQ_HAL_GetBusyStatus(uint32_t baseAddr)$/;"	f
MMDVSQ_HAL_GetDivdeByZeroSetting	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline bool MMDVSQ_HAL_GetDivdeByZeroSetting(uint32_t baseAddr)$/;"	f
MMDVSQ_HAL_GetDivdeByZeroStatus	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline bool MMDVSQ_HAL_GetDivdeByZeroStatus(uint32_t baseAddr)$/;"	f
MMDVSQ_HAL_GetDivideFastStart	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline bool MMDVSQ_HAL_GetDivideFastStart(uint32_t baseAddr)$/;"	f
MMDVSQ_HAL_GetDividend	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline uint32_t MMDVSQ_HAL_GetDividend(uint32_t baseAddr)$/;"	f
MMDVSQ_HAL_GetDivisor	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline uint32_t MMDVSQ_HAL_GetDivisor(uint32_t baseAddr)$/;"	f
MMDVSQ_HAL_GetExecutionStatus	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline mmdvsq_execution_status_t MMDVSQ_HAL_GetExecutionStatus(uint32_t baseAddr)$/;"	f
MMDVSQ_HAL_GetRemainderCalculation	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline bool MMDVSQ_HAL_GetRemainderCalculation(uint32_t baseAddr)$/;"	f
MMDVSQ_HAL_GetResult	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline uint32_t MMDVSQ_HAL_GetResult(uint32_t baseAddr)$/;"	f
MMDVSQ_HAL_GetUnsignedCalculation	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline bool MMDVSQ_HAL_GetUnsignedCalculation(uint32_t baseAddr)$/;"	f
MMDVSQ_HAL_SetDivdeByZero	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline void MMDVSQ_HAL_SetDivdeByZero(uint32_t baseAddr, bool enable )$/;"	f
MMDVSQ_HAL_SetDivideFastStart	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline void MMDVSQ_HAL_SetDivideFastStart(uint32_t baseAddr, bool enable)$/;"	f
MMDVSQ_HAL_SetDividend	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline void MMDVSQ_HAL_SetDividend(uint32_t baseAddr, uint32_t dividend)$/;"	f
MMDVSQ_HAL_SetDivisor	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline void MMDVSQ_HAL_SetDivisor(uint32_t baseAddr, uint32_t divisor)$/;"	f
MMDVSQ_HAL_SetRadicand	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline void MMDVSQ_HAL_SetRadicand(uint32_t baseAddr, uint32_t radicand)$/;"	f
MMDVSQ_HAL_SetRemainderCalculation	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline void MMDVSQ_HAL_SetRemainderCalculation(uint32_t baseAddr, bool enable)$/;"	f
MMDVSQ_HAL_SetUnsignedCalculation	platform/hal/inc/fsl_mmdvsq_hal.h	/^static inline void MMDVSQ_HAL_SetUnsignedCalculation(uint32_t baseAddr, bool enable)$/;"	f
MMDVSQ_HAL_Sqrt	platform/hal/src/mmdvsq/fsl_mmdvsq_hal.c	/^uint16_t MMDVSQ_HAL_Sqrt(uint32_t baseAddr, uint32_t radicand)$/;"	f
MMFAR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon113
MMFR	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon113
MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t MOD;                               \/**< Modulo, offset: 0x8 *\/$/;"	m	struct:__anon100
MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MOD : 16;             \/*!< [15:0] Modulo value *\/$/;"	m	struct:_hw_tpm_mod::_hw_tpm_mod_bitfields
MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_tpm_mod_t MOD;                 \/*!< [0x8] Modulo *\/$/;"	m	struct:_hw_tpm
MODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MODE : 2;             \/*!< [3:2] Conversion mode selection *\/$/;"	m	struct:_hw_adc_cfg1::_hw_adc_cfg1_bitfields
MODECTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t MODECTRL;                          \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:__anon86
MODECTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MODECTRL : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_modectrl::_hw_mtb_modectrl_bitfields
MODECTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_modectrl_t MODECTRL;        \/*!< [0xF00] Integration Mode Control Register *\/$/;"	m	struct:_hw_mtb
MODE_LV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MODE_LV : 2;           \/*!< [1:0] Buffer Mode selection *\/$/;"	m	struct:_hw_vref_sc::_hw_vref_sc_bitfields
MODF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MODF : 1;              \/*!< [4] Master Mode Fault Flag *\/$/;"	m	struct:_hw_spi_s::_hw_spi_s_bitfields
MODFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MODFEN : 1;            \/*!< [4] Master Mode-Fault Function Enable *\/$/;"	m	struct:_hw_spi_c2::_hw_spi_c2_bitfields
MONTH_DAYS	platform/hal/src/rtc/fsl_rtc_hal.c	/^static const uint16_t MONTH_DAYS[] = {0U, 0U, 31U, 59U, 90U, 120U, 151U, 181U,$/;"	v	file:
MPU	platform/CMSIS/Include/core_cm0plus.h	616;"	d
MPU	platform/CMSIS/Include/core_cm4.h	1420;"	d
MPU_BASE	platform/CMSIS/Include/core_cm0plus.h	615;"	d
MPU_BASE	platform/CMSIS/Include/core_cm4.h	1419;"	d
MPU_CTRL_ENABLE_Msk	platform/CMSIS/Include/core_cm0plus.h	537;"	d
MPU_CTRL_ENABLE_Msk	platform/CMSIS/Include/core_cm4.h	1133;"	d
MPU_CTRL_ENABLE_Pos	platform/CMSIS/Include/core_cm0plus.h	536;"	d
MPU_CTRL_ENABLE_Pos	platform/CMSIS/Include/core_cm4.h	1132;"	d
MPU_CTRL_HFNMIENA_Msk	platform/CMSIS/Include/core_cm0plus.h	534;"	d
MPU_CTRL_HFNMIENA_Msk	platform/CMSIS/Include/core_cm4.h	1130;"	d
MPU_CTRL_HFNMIENA_Pos	platform/CMSIS/Include/core_cm0plus.h	533;"	d
MPU_CTRL_HFNMIENA_Pos	platform/CMSIS/Include/core_cm4.h	1129;"	d
MPU_CTRL_PRIVDEFENA_Msk	platform/CMSIS/Include/core_cm0plus.h	531;"	d
MPU_CTRL_PRIVDEFENA_Msk	platform/CMSIS/Include/core_cm4.h	1127;"	d
MPU_CTRL_PRIVDEFENA_Pos	platform/CMSIS/Include/core_cm0plus.h	530;"	d
MPU_CTRL_PRIVDEFENA_Pos	platform/CMSIS/Include/core_cm4.h	1126;"	d
MPU_DRV_Deinit	platform/drivers/src/mpu/fsl_mpu_driver.c	/^mpu_status_t MPU_DRV_Deinit(uint32_t instance)$/;"	f
MPU_DRV_GetRegionAccessPermission	platform/drivers/src/mpu/fsl_mpu_driver.c	/^mpu_access_rights_t MPU_DRV_GetRegionAccessPermission(uint32_t instance, mpu_region_num regionNum)$/;"	f
MPU_DRV_Init	platform/drivers/src/mpu/fsl_mpu_driver.c	/^mpu_status_t MPU_DRV_Init(uint32_t instance, mpu_user_config_t *userConfigPtr)$/;"	f
MPU_DRV_IsRegionValid	platform/drivers/src/mpu/fsl_mpu_driver.c	/^bool MPU_DRV_IsRegionValid(uint32_t instance, mpu_region_num regionNum)$/;"	f
MPU_DRV_RegionInit	platform/drivers/src/mpu/fsl_mpu_driver.c	/^mpu_status_t MPU_DRV_RegionInit(uint32_t instance, mpu_region_config_t *regionConfigPtr)$/;"	f
MPU_DRV_SetRegionAccessPermission	platform/drivers/src/mpu/fsl_mpu_driver.c	/^mpu_status_t MPU_DRV_SetRegionAccessPermission(uint32_t instance, mpu_region_num regionNum, mpu_access_rights_t accessRights)$/;"	f
MPU_DRV_SetRegionValid	platform/drivers/src/mpu/fsl_mpu_driver.c	/^mpu_status_t MPU_DRV_SetRegionValid(uint32_t instance, mpu_region_num regionNum)$/;"	f
MPU_HAL_Disable	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_Disable(uint32_t baseAddr)$/;"	f
MPU_HAL_Enable	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_Enable(uint32_t baseAddr)$/;"	f
MPU_HAL_GetAllMastersAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint32_t MPU_HAL_GetAllMastersAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetAllMastersAlternateAcessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint32_t MPU_HAL_GetAllMastersAlternateAcessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetErrorAccessAddr	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint32_t MPU_HAL_GetErrorAccessAddr(uint32_t baseAddr, mpu_error_addr_reg regNum)$/;"	f
MPU_HAL_GetErrorAccessControl	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_error_access_control MPU_HAL_GetErrorAccessControl(uint32_t baseAddr, mpu_error_detail_reg errorDetailRegNum)$/;"	f
MPU_HAL_GetErrorAccessType	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_error_access_type MPU_HAL_GetErrorAccessType(uint32_t baseAddr, mpu_error_detail_reg errorDetailRegNum)$/;"	f
MPU_HAL_GetErrorAttributes	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_error_attributes MPU_HAL_GetErrorAttributes(uint32_t baseAddr, mpu_error_detail_reg errorDetailRegNum)$/;"	f
MPU_HAL_GetErrorMasterNum	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_master_num MPU_HAL_GetErrorMasterNum(uint32_t baseAddr, mpu_error_detail_reg errorDetailRegNum)$/;"	f
MPU_HAL_GetErrorProcessIdentifier	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint32_t MPU_HAL_GetErrorProcessIdentifier(uint32_t baseAddr, mpu_error_detail_reg errorDetailRegNum)$/;"	f
MPU_HAL_GetErrorSlaveSports	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint8_t MPU_HAL_GetErrorSlaveSports(uint32_t baseAddr)$/;"	f
MPU_HAL_GetHardwareRevisionLevel	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint32_t MPU_HAL_GetHardwareRevisionLevel(uint32_t baseAddr)$/;"	f
MPU_HAL_GetM0AlternateSupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_supervisor_access_rights MPU_HAL_GetM0AlternateSupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM0AlternateUserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_user_access_rights MPU_HAL_GetM0AlternateUserAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM0SupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_supervisor_access_rights MPU_HAL_GetM0SupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM0UserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_user_access_rights MPU_HAL_GetM0UserAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM1AlternateSupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_supervisor_access_rights MPU_HAL_GetM1AlternateSupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM1AlternateUserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_user_access_rights MPU_HAL_GetM1AlternateUserAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM1SupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_supervisor_access_rights MPU_HAL_GetM1SupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM1UserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_user_access_rights MPU_HAL_GetM1UserAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM2AlternateSupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_supervisor_access_rights MPU_HAL_GetM2AlternateSupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM2AlternateUserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_user_access_rights MPU_HAL_GetM2AlternateUserAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM2SupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_supervisor_access_rights MPU_HAL_GetM2SupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM2UserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_user_access_rights MPU_HAL_GetM2UserAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM3AlternateSupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_supervisor_access_rights MPU_HAL_GetM3AlternateSupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM3AlternateUserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_user_access_rights MPU_HAL_GetM3AlternateUserAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM3SupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_supervisor_access_rights MPU_HAL_GetM3SupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM3UserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_user_access_rights MPU_HAL_GetM3UserAccessRights(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetM4AccessControl	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_access_control MPU_HAL_GetM4AccessControl(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType)$/;"	f
MPU_HAL_GetM4AlternateAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_access_control MPU_HAL_GetM4AlternateAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType)$/;"	f
MPU_HAL_GetM5AccessControl	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_access_control MPU_HAL_GetM5AccessControl(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType)$/;"	f
MPU_HAL_GetM5AlternateAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_access_control MPU_HAL_GetM5AlternateAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType)$/;"	f
MPU_HAL_GetM6AccessControl	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_access_control MPU_HAL_GetM6AccessControl(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType)$/;"	f
MPU_HAL_GetM6AlternateAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_access_control MPU_HAL_GetM6AlternateAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType)$/;"	f
MPU_HAL_GetM7AccessControl	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_access_control MPU_HAL_GetM7AccessControl(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType)$/;"	f
MPU_HAL_GetM7AlternateAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline mpu_access_control MPU_HAL_GetM7AlternateAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType)$/;"	f
MPU_HAL_GetNumberOfRegions	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint32_t MPU_HAL_GetNumberOfRegions(uint32_t baseAddr)$/;"	f
MPU_HAL_GetNumberOfSlaves	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint32_t MPU_HAL_GetNumberOfSlaves(uint32_t baseAddr)$/;"	f
MPU_HAL_GetProcessIdentifier	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint8_t MPU_HAL_GetProcessIdentifier(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetProcessIdentifierMask	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint8_t MPU_HAL_GetProcessIdentifierMask(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetRegionEndAddr	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint32_t MPU_HAL_GetRegionEndAddr(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_GetRegionStartAddr	platform/hal/inc/fsl_mpu_hal.h	/^static inline uint32_t MPU_HAL_GetRegionStartAddr(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_Init	platform/hal/src/mpu/fsl_mpu_hal.c	/^void MPU_HAL_Init(uint32_t baseAddr)$/;"	f
MPU_HAL_IsEnabled	platform/hal/inc/fsl_mpu_hal.h	/^static inline bool MPU_HAL_IsEnabled(uint32_t baseAddr)$/;"	f
MPU_HAL_IsM0AlternateProcessIdentifierEnabled	platform/hal/inc/fsl_mpu_hal.h	/^static inline bool MPU_HAL_IsM0AlternateProcessIdentifierEnabled(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_IsM0ProcessIdentifierEnabled	platform/hal/inc/fsl_mpu_hal.h	/^static inline bool MPU_HAL_IsM0ProcessIdentifierEnabled(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_IsM1AlternateProcessIdentifierEnabled	platform/hal/inc/fsl_mpu_hal.h	/^static inline bool MPU_HAL_IsM1AlternateProcessIdentifierEnabled(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_IsM1ProcessIdentifierEnabled	platform/hal/inc/fsl_mpu_hal.h	/^static inline bool MPU_HAL_IsM1ProcessIdentifierEnabled(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_IsM2AlternateProcessIdentifierEnabled	platform/hal/inc/fsl_mpu_hal.h	/^static inline bool MPU_HAL_IsM2AlternateProcessIdentifierEnabled(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_IsM2ProcessIdentifierEnabled	platform/hal/inc/fsl_mpu_hal.h	/^static inline bool MPU_HAL_IsM2ProcessIdentifierEnabled(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_IsM3AlternateProcessIdentifierEnabled	platform/hal/inc/fsl_mpu_hal.h	/^static inline bool MPU_HAL_IsM3AlternateProcessIdentifierEnabled(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_IsM3ProcessIdentifierEnabled	platform/hal/inc/fsl_mpu_hal.h	/^static inline bool MPU_HAL_IsM3ProcessIdentifierEnabled(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_IsRegionValid	platform/hal/inc/fsl_mpu_hal.h	/^static inline bool MPU_HAL_IsRegionValid(uint32_t baseAddr, mpu_region_num regionNum)$/;"	f
MPU_HAL_SetAllMastersAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetAllMastersAccessRights(uint32_t baseAddr, mpu_region_num regionNum, uint32_t accessRights)$/;"	f
MPU_HAL_SetAllMastersAlternateAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetAllMastersAlternateAccessRights(uint32_t baseAddr, mpu_region_num regionNum, uint32_t accessRights)$/;"	f
MPU_HAL_SetM0AlternateProcessIdentifierValue	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM0AlternateProcessIdentifierValue(uint32_t baseAddr, mpu_region_num regionNum, mpu_process_identifier_value identifierValue)$/;"	f
MPU_HAL_SetM0AlternateSupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM0AlternateSupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_supervisor_access_rights accessRights)$/;"	f
MPU_HAL_SetM0AlternateUserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM0AlternateUserAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_user_access_rights accessRights)$/;"	f
MPU_HAL_SetM0ProcessIdentifierValue	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM0ProcessIdentifierValue(uint32_t baseAddr, mpu_region_num regionNum, mpu_process_identifier_value identifierValue)$/;"	f
MPU_HAL_SetM0SupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM0SupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_supervisor_access_rights accessRights)$/;"	f
MPU_HAL_SetM0UserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM0UserAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_user_access_rights accessRights)$/;"	f
MPU_HAL_SetM1AlternateProcessIdentifierValue	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM1AlternateProcessIdentifierValue(uint32_t baseAddr, mpu_region_num regionNum, mpu_process_identifier_value identifierValue)$/;"	f
MPU_HAL_SetM1AlternateSupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM1AlternateSupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_supervisor_access_rights accessRights)$/;"	f
MPU_HAL_SetM1AlternateUserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM1AlternateUserAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_user_access_rights accessRights)$/;"	f
MPU_HAL_SetM1ProcessIdentifierValue	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM1ProcessIdentifierValue(uint32_t baseAddr, mpu_region_num regionNum, mpu_process_identifier_value identifierValue)$/;"	f
MPU_HAL_SetM1SupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM1SupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_supervisor_access_rights accessRights)$/;"	f
MPU_HAL_SetM1UserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM1UserAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_user_access_rights accessRights)$/;"	f
MPU_HAL_SetM2AlternateProcessIdentifierValue	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM2AlternateProcessIdentifierValue(uint32_t baseAddr, mpu_region_num regionNum, mpu_process_identifier_value identifierValue)$/;"	f
MPU_HAL_SetM2AlternateSupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM2AlternateSupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_supervisor_access_rights accessRights)$/;"	f
MPU_HAL_SetM2AlternateUserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM2AlternateUserAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_user_access_rights accessRights)$/;"	f
MPU_HAL_SetM2ProcessIdentifierValue	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM2ProcessIdentifierValue(uint32_t baseAddr, mpu_region_num regionNum, mpu_process_identifier_value identifierValue)$/;"	f
MPU_HAL_SetM2SupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM2SupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_supervisor_access_rights accessRights)$/;"	f
MPU_HAL_SetM2UserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM2UserAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_user_access_rights accessRights)$/;"	f
MPU_HAL_SetM3AlternateProcessIdentifierValue	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM3AlternateProcessIdentifierValue(uint32_t baseAddr, mpu_region_num regionNum, mpu_process_identifier_value identifierValue)$/;"	f
MPU_HAL_SetM3AlternateSupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM3AlternateSupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_supervisor_access_rights accessRights)$/;"	f
MPU_HAL_SetM3AlternateUserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM3AlternateUserAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_user_access_rights accessRights)$/;"	f
MPU_HAL_SetM3ProcessIdentifierValue	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM3ProcessIdentifierValue(uint32_t baseAddr, mpu_region_num regionNum, mpu_process_identifier_value identifierValue)$/;"	f
MPU_HAL_SetM3SupervisorAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM3SupervisorAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_supervisor_access_rights accessRights)$/;"	f
MPU_HAL_SetM3UserAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM3UserAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_user_access_rights accessRights)$/;"	f
MPU_HAL_SetM4AccessControl	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM4AccessControl(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType, mpu_access_control accessControl)$/;"	f
MPU_HAL_SetM4AlternateAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM4AlternateAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType, mpu_access_control accessControl)$/;"	f
MPU_HAL_SetM5AccessControl	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM5AccessControl(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType, mpu_access_control accessControl)$/;"	f
MPU_HAL_SetM5AlternateAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM5AlternateAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType, mpu_access_control accessControl)$/;"	f
MPU_HAL_SetM6AccessControl	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM6AccessControl(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType, mpu_access_control accessControl)$/;"	f
MPU_HAL_SetM6AlternateAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM6AlternateAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType, mpu_access_control accessControl)$/;"	f
MPU_HAL_SetM7AccessControl	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM7AccessControl(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType, mpu_access_control accessControl)$/;"	f
MPU_HAL_SetM7AlternateAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetM7AlternateAccessRights(uint32_t baseAddr, mpu_region_num regionNum, mpu_access_type accessType, mpu_access_control accessControl)$/;"	f
MPU_HAL_SetPIDMASK	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetPIDMASK(uint32_t baseAddr, mpu_region_num regionNum, uint8_t processIdentifierMask)$/;"	f
MPU_HAL_SetProcessIdentifier	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetProcessIdentifier(uint32_t baseAddr, mpu_region_num regionNum, uint8_t processIdentifier)$/;"	f
MPU_HAL_SetRegionEndAddr	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetRegionEndAddr(uint32_t baseAddr, mpu_region_num regionNum, uint32_t endAddr)$/;"	f
MPU_HAL_SetRegionStartAddr	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetRegionStartAddr(uint32_t baseAddr, mpu_region_num regionNum, uint32_t startAddr)$/;"	f
MPU_HAL_SetRegionValidValue	platform/hal/inc/fsl_mpu_hal.h	/^static inline void MPU_HAL_SetRegionValidValue(uint32_t baseAddr, mpu_region_num regionNum, mpu_region_valid validValue)$/;"	f
MPU_RASR_AP_Msk	platform/CMSIS/Include/core_cm0plus.h	561;"	d
MPU_RASR_AP_Msk	platform/CMSIS/Include/core_cm4.h	1157;"	d
MPU_RASR_AP_Pos	platform/CMSIS/Include/core_cm0plus.h	560;"	d
MPU_RASR_AP_Pos	platform/CMSIS/Include/core_cm4.h	1156;"	d
MPU_RASR_ATTRS_Msk	platform/CMSIS/Include/core_cm0plus.h	555;"	d
MPU_RASR_ATTRS_Msk	platform/CMSIS/Include/core_cm4.h	1151;"	d
MPU_RASR_ATTRS_Pos	platform/CMSIS/Include/core_cm0plus.h	554;"	d
MPU_RASR_ATTRS_Pos	platform/CMSIS/Include/core_cm4.h	1150;"	d
MPU_RASR_B_Msk	platform/CMSIS/Include/core_cm0plus.h	573;"	d
MPU_RASR_B_Msk	platform/CMSIS/Include/core_cm4.h	1169;"	d
MPU_RASR_B_Pos	platform/CMSIS/Include/core_cm0plus.h	572;"	d
MPU_RASR_B_Pos	platform/CMSIS/Include/core_cm4.h	1168;"	d
MPU_RASR_C_Msk	platform/CMSIS/Include/core_cm0plus.h	570;"	d
MPU_RASR_C_Msk	platform/CMSIS/Include/core_cm4.h	1166;"	d
MPU_RASR_C_Pos	platform/CMSIS/Include/core_cm0plus.h	569;"	d
MPU_RASR_C_Pos	platform/CMSIS/Include/core_cm4.h	1165;"	d
MPU_RASR_ENABLE_Msk	platform/CMSIS/Include/core_cm0plus.h	582;"	d
MPU_RASR_ENABLE_Msk	platform/CMSIS/Include/core_cm4.h	1178;"	d
MPU_RASR_ENABLE_Pos	platform/CMSIS/Include/core_cm0plus.h	581;"	d
MPU_RASR_ENABLE_Pos	platform/CMSIS/Include/core_cm4.h	1177;"	d
MPU_RASR_SIZE_Msk	platform/CMSIS/Include/core_cm0plus.h	579;"	d
MPU_RASR_SIZE_Msk	platform/CMSIS/Include/core_cm4.h	1175;"	d
MPU_RASR_SIZE_Pos	platform/CMSIS/Include/core_cm0plus.h	578;"	d
MPU_RASR_SIZE_Pos	platform/CMSIS/Include/core_cm4.h	1174;"	d
MPU_RASR_SRD_Msk	platform/CMSIS/Include/core_cm0plus.h	576;"	d
MPU_RASR_SRD_Msk	platform/CMSIS/Include/core_cm4.h	1172;"	d
MPU_RASR_SRD_Pos	platform/CMSIS/Include/core_cm0plus.h	575;"	d
MPU_RASR_SRD_Pos	platform/CMSIS/Include/core_cm4.h	1171;"	d
MPU_RASR_S_Msk	platform/CMSIS/Include/core_cm0plus.h	567;"	d
MPU_RASR_S_Msk	platform/CMSIS/Include/core_cm4.h	1163;"	d
MPU_RASR_S_Pos	platform/CMSIS/Include/core_cm0plus.h	566;"	d
MPU_RASR_S_Pos	platform/CMSIS/Include/core_cm4.h	1162;"	d
MPU_RASR_TEX_Msk	platform/CMSIS/Include/core_cm0plus.h	564;"	d
MPU_RASR_TEX_Msk	platform/CMSIS/Include/core_cm4.h	1160;"	d
MPU_RASR_TEX_Pos	platform/CMSIS/Include/core_cm0plus.h	563;"	d
MPU_RASR_TEX_Pos	platform/CMSIS/Include/core_cm4.h	1159;"	d
MPU_RASR_XN_Msk	platform/CMSIS/Include/core_cm0plus.h	558;"	d
MPU_RASR_XN_Msk	platform/CMSIS/Include/core_cm4.h	1154;"	d
MPU_RASR_XN_Pos	platform/CMSIS/Include/core_cm0plus.h	557;"	d
MPU_RASR_XN_Pos	platform/CMSIS/Include/core_cm4.h	1153;"	d
MPU_RBAR_ADDR_Msk	platform/CMSIS/Include/core_cm0plus.h	545;"	d
MPU_RBAR_ADDR_Msk	platform/CMSIS/Include/core_cm4.h	1141;"	d
MPU_RBAR_ADDR_Pos	platform/CMSIS/Include/core_cm0plus.h	544;"	d
MPU_RBAR_ADDR_Pos	platform/CMSIS/Include/core_cm4.h	1140;"	d
MPU_RBAR_REGION_Msk	platform/CMSIS/Include/core_cm0plus.h	551;"	d
MPU_RBAR_REGION_Msk	platform/CMSIS/Include/core_cm4.h	1147;"	d
MPU_RBAR_REGION_Pos	platform/CMSIS/Include/core_cm0plus.h	550;"	d
MPU_RBAR_REGION_Pos	platform/CMSIS/Include/core_cm4.h	1146;"	d
MPU_RBAR_VALID_Msk	platform/CMSIS/Include/core_cm0plus.h	548;"	d
MPU_RBAR_VALID_Msk	platform/CMSIS/Include/core_cm4.h	1144;"	d
MPU_RBAR_VALID_Pos	platform/CMSIS/Include/core_cm0plus.h	547;"	d
MPU_RBAR_VALID_Pos	platform/CMSIS/Include/core_cm4.h	1143;"	d
MPU_REGION_NUMBER	platform/hal/inc/fsl_mpu_hal.h	38;"	d
MPU_RNR_REGION_Msk	platform/CMSIS/Include/core_cm0plus.h	541;"	d
MPU_RNR_REGION_Msk	platform/CMSIS/Include/core_cm4.h	1137;"	d
MPU_RNR_REGION_Pos	platform/CMSIS/Include/core_cm0plus.h	540;"	d
MPU_RNR_REGION_Pos	platform/CMSIS/Include/core_cm4.h	1136;"	d
MPU_TYPE_DREGION_Msk	platform/CMSIS/Include/core_cm0plus.h	524;"	d
MPU_TYPE_DREGION_Msk	platform/CMSIS/Include/core_cm4.h	1120;"	d
MPU_TYPE_DREGION_Pos	platform/CMSIS/Include/core_cm0plus.h	523;"	d
MPU_TYPE_DREGION_Pos	platform/CMSIS/Include/core_cm4.h	1119;"	d
MPU_TYPE_IREGION_Msk	platform/CMSIS/Include/core_cm0plus.h	521;"	d
MPU_TYPE_IREGION_Msk	platform/CMSIS/Include/core_cm4.h	1117;"	d
MPU_TYPE_IREGION_Pos	platform/CMSIS/Include/core_cm0plus.h	520;"	d
MPU_TYPE_IREGION_Pos	platform/CMSIS/Include/core_cm4.h	1116;"	d
MPU_TYPE_SEPARATE_Msk	platform/CMSIS/Include/core_cm0plus.h	527;"	d
MPU_TYPE_SEPARATE_Msk	platform/CMSIS/Include/core_cm4.h	1123;"	d
MPU_TYPE_SEPARATE_Pos	platform/CMSIS/Include/core_cm0plus.h	526;"	d
MPU_TYPE_SEPARATE_Pos	platform/CMSIS/Include/core_cm4.h	1122;"	d
MPU_Type	platform/CMSIS/Include/core_cm0plus.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon74
MPU_Type	platform/CMSIS/Include/core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon120
MQX_MAIN_TASK_PRIORITY	platform/osa/inc/fsl_os_abstraction_mqx.h	150;"	d
MR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t MR;                                 \/**< Mode Register, offset: 0x7 *\/$/;"	m	struct:__anon93
MR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rcm_mr_t MR;                   \/*!< [0x7] Mode Register *\/$/;"	m	struct:_hw_rcm
MSA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MSA : 1;              \/*!< [4] Channel Mode Select *\/$/;"	m	struct:_hw_tpm_cnsc::_hw_tpm_cnsc_bitfields
MSB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MSB : 1;              \/*!< [5] Channel Mode Select *\/$/;"	m	struct:_hw_tpm_cnsc::_hw_tpm_cnsc_bitfields
MSBF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MSBF : 1;             \/*!< [29] MSB First *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
MSEC_TO_TICK	platform/osa/src/fsl_os_abstraction_ucosii.c	43;"	d	file:
MSEC_TO_TICK	platform/osa/src/fsl_os_abstraction_ucosiii.c	44;"	d	file:
MSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MSEL : 3;              \/*!< [2:0] Minus Input Mux Control *\/$/;"	m	struct:_hw_cmp_muxcr::_hw_cmp_muxcr_bitfields
MSG_QUEUE_DECLARE	platform/osa/inc/fsl_os_abstraction_bm.h	173;"	d
MSG_QUEUE_DECLARE	platform/osa/inc/fsl_os_abstraction_free_rtos.h	171;"	d
MSG_QUEUE_DECLARE	platform/osa/inc/fsl_os_abstraction_mqx.h	194;"	d
MSG_QUEUE_DECLARE	platform/osa/inc/fsl_os_abstraction_ucosii.h	132;"	d
MSG_QUEUE_DECLARE	platform/osa/inc/fsl_os_abstraction_ucosiii.h	135;"	d
MST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MST : 1;               \/*!< [5] Master Mode Select *\/$/;"	m	struct:_hw_i2c_c1::_hw_i2c_c1_bitfields
MSTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MSTR : 1;              \/*!< [4] Master\/Slave Mode Select *\/$/;"	m	struct:_hw_spi_c1::_hw_spi_c1_bitfields
MTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2341;"	d
MTBDWT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2526;"	d
MTBDWT_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2524;"	d
MTBDWT_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4755;"	d
MTBDWT_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2529;"	d
MTBDWT_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2527;"	d
MTBDWT_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2531;"	d
MTBDWT_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2569;"	d
MTBDWT_COMP0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2546;"	d
MTBDWT_COMP1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2549;"	d
MTBDWT_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2573;"	d
MTBDWT_COMPID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2563;"	d
MTBDWT_COMPID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2564;"	d
MTBDWT_COMPID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2565;"	d
MTBDWT_COMPID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2566;"	d
MTBDWT_COMPID_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2515;"	d
MTBDWT_COMPID_COMPID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2513;"	d
MTBDWT_COMPID_COMPID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2514;"	d
MTBDWT_COMPID_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2447;"	d
MTBDWT_COMP_COMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2473;"	d
MTBDWT_COMP_COMP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2471;"	d
MTBDWT_COMP_COMP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2472;"	d
MTBDWT_COMP_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2440;"	d
MTBDWT_CTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2545;"	d
MTBDWT_CTRL_DWTCFGCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2466;"	d
MTBDWT_CTRL_DWTCFGCTRL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2464;"	d
MTBDWT_CTRL_DWTCFGCTRL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2465;"	d
MTBDWT_CTRL_NUMCMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2469;"	d
MTBDWT_CTRL_NUMCMP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2467;"	d
MTBDWT_CTRL_NUMCMP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2468;"	d
MTBDWT_CTRL_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2439;"	d
MTBDWT_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2553;"	d
MTBDWT_DEVICECFG_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2503;"	d
MTBDWT_DEVICECFG_DEVICECFG_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2501;"	d
MTBDWT_DEVICECFG_DEVICECFG_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2502;"	d
MTBDWT_DEVICECFG_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2444;"	d
MTBDWT_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2554;"	d
MTBDWT_DEVICETYPID_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2507;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2505;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2506;"	d
MTBDWT_DEVICETYPID_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2445;"	d
MTBDWT_FCT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2571;"	d
MTBDWT_FCT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2548;"	d
MTBDWT_FCT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2551;"	d
MTBDWT_FCT_DATAVADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2489;"	d
MTBDWT_FCT_DATAVADDR0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2487;"	d
MTBDWT_FCT_DATAVADDR0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2488;"	d
MTBDWT_FCT_DATAVMATCH_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2482;"	d
MTBDWT_FCT_DATAVMATCH_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2483;"	d
MTBDWT_FCT_DATAVSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2486;"	d
MTBDWT_FCT_DATAVSIZE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2484;"	d
MTBDWT_FCT_DATAVSIZE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2485;"	d
MTBDWT_FCT_FUNCTION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2481;"	d
MTBDWT_FCT_FUNCTION_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2479;"	d
MTBDWT_FCT_FUNCTION_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2480;"	d
MTBDWT_FCT_MATCHED_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2490;"	d
MTBDWT_FCT_MATCHED_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2491;"	d
MTBDWT_FCT_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2442;"	d
MTBDWT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2570;"	d
MTBDWT_MASK0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2547;"	d
MTBDWT_MASK1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2550;"	d
MTBDWT_MASK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2477;"	d
MTBDWT_MASK_MASK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2475;"	d
MTBDWT_MASK_MASK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2476;"	d
MTBDWT_MASK_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2441;"	d
MTBDWT_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} MTBDWT_Type, *MTBDWT_MemMapPtr;$/;"	t	typeref:struct:__anon87
MTBDWT_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2572;"	d
MTBDWT_PERIPHID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2559;"	d
MTBDWT_PERIPHID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2560;"	d
MTBDWT_PERIPHID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2561;"	d
MTBDWT_PERIPHID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2562;"	d
MTBDWT_PERIPHID4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2555;"	d
MTBDWT_PERIPHID5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2556;"	d
MTBDWT_PERIPHID6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2557;"	d
MTBDWT_PERIPHID7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2558;"	d
MTBDWT_PERIPHID_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2511;"	d
MTBDWT_PERIPHID_PERIPHID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2509;"	d
MTBDWT_PERIPHID_PERIPHID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2510;"	d
MTBDWT_PERIPHID_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2446;"	d
MTBDWT_TBCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2552;"	d
MTBDWT_TBCTRL_ACOMP0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2493;"	d
MTBDWT_TBCTRL_ACOMP0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2494;"	d
MTBDWT_TBCTRL_ACOMP1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2495;"	d
MTBDWT_TBCTRL_ACOMP1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2496;"	d
MTBDWT_TBCTRL_NUMCOMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2499;"	d
MTBDWT_TBCTRL_NUMCOMP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2497;"	d
MTBDWT_TBCTRL_NUMCOMP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2498;"	d
MTBDWT_TBCTRL_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2443;"	d
MTBDWT_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} MTBDWT_Type, *MTBDWT_MemMapPtr;$/;"	t	typeref:struct:__anon87
MTB_AUTHSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2369;"	d
MTB_AUTHSTAT_BIT0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2303;"	d
MTB_AUTHSTAT_BIT0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2304;"	d
MTB_AUTHSTAT_BIT1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2305;"	d
MTB_AUTHSTAT_BIT1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2306;"	d
MTB_AUTHSTAT_BIT2_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2307;"	d
MTB_AUTHSTAT_BIT2_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2308;"	d
MTB_AUTHSTAT_BIT3_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2309;"	d
MTB_AUTHSTAT_BIT3_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2310;"	d
MTB_AUTHSTAT_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2227;"	d
MTB_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2339;"	d
MTB_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4754;"	d
MTB_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2344;"	d
MTB_BASE_BASEADDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2281;"	d
MTB_BASE_BASEADDR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2279;"	d
MTB_BASE_BASEADDR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2280;"	d
MTB_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2342;"	d
MTB_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2346;"	d
MTB_BASE_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2221;"	d
MTB_BASEr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2363;"	d
MTB_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2388;"	d
MTB_COMPID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2381;"	d
MTB_COMPID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2382;"	d
MTB_COMPID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2383;"	d
MTB_COMPID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2384;"	d
MTB_COMPID_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2330;"	d
MTB_COMPID_COMPID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2328;"	d
MTB_COMPID_COMPID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2329;"	d
MTB_COMPID_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2232;"	d
MTB_DEVICEARCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2370;"	d
MTB_DEVICEARCH_DEVICEARCH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2314;"	d
MTB_DEVICEARCH_DEVICEARCH_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2312;"	d
MTB_DEVICEARCH_DEVICEARCH_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2313;"	d
MTB_DEVICEARCH_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2228;"	d
MTB_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2371;"	d
MTB_DEVICECFG_DEVICECFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2318;"	d
MTB_DEVICECFG_DEVICECFG_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2316;"	d
MTB_DEVICECFG_DEVICECFG_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2317;"	d
MTB_DEVICECFG_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2229;"	d
MTB_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2372;"	d
MTB_DEVICETYPID_DEVICETYPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2322;"	d
MTB_DEVICETYPID_DEVICETYPID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2320;"	d
MTB_DEVICETYPID_DEVICETYPID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2321;"	d
MTB_DEVICETYPID_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2230;"	d
MTB_FLOW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2362;"	d
MTB_FLOW_AUTOHALT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2273;"	d
MTB_FLOW_AUTOHALT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2274;"	d
MTB_FLOW_AUTOSTOP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2271;"	d
MTB_FLOW_AUTOSTOP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2272;"	d
MTB_FLOW_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2220;"	d
MTB_FLOW_WATERMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2277;"	d
MTB_FLOW_WATERMARK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2275;"	d
MTB_FLOW_WATERMARK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2276;"	d
MTB_LOCKACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2367;"	d
MTB_LOCKACCESS_LOCKACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2297;"	d
MTB_LOCKACCESS_LOCKACCESS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2295;"	d
MTB_LOCKACCESS_LOCKACCESS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2296;"	d
MTB_LOCKACCESS_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2225;"	d
MTB_LOCKSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2368;"	d
MTB_LOCKSTAT_LOCKSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2301;"	d
MTB_LOCKSTAT_LOCKSTAT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2299;"	d
MTB_LOCKSTAT_LOCKSTAT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2300;"	d
MTB_LOCKSTAT_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2226;"	d
MTB_MASTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2361;"	d
MTB_MASTER_EN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2268;"	d
MTB_MASTER_EN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2269;"	d
MTB_MASTER_HALTREQ_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2266;"	d
MTB_MASTER_HALTREQ_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2267;"	d
MTB_MASTER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2257;"	d
MTB_MASTER_MASK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2255;"	d
MTB_MASTER_MASK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2256;"	d
MTB_MASTER_RAMPRIV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2264;"	d
MTB_MASTER_RAMPRIV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2265;"	d
MTB_MASTER_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2219;"	d
MTB_MASTER_SFRWPRIV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2262;"	d
MTB_MASTER_SFRWPRIV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2263;"	d
MTB_MASTER_TSTARTEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2258;"	d
MTB_MASTER_TSTARTEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2259;"	d
MTB_MASTER_TSTOPEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2260;"	d
MTB_MASTER_TSTOPEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2261;"	d
MTB_MODECTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2364;"	d
MTB_MODECTRL_MODECTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2285;"	d
MTB_MODECTRL_MODECTRL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2283;"	d
MTB_MODECTRL_MODECTRL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2284;"	d
MTB_MODECTRL_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2222;"	d
MTB_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} MTB_Type, *MTB_MemMapPtr;$/;"	t	typeref:struct:__anon86
MTB_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2387;"	d
MTB_PERIPHID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2377;"	d
MTB_PERIPHID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2378;"	d
MTB_PERIPHID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2379;"	d
MTB_PERIPHID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2380;"	d
MTB_PERIPHID4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2373;"	d
MTB_PERIPHID5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2374;"	d
MTB_PERIPHID6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2375;"	d
MTB_PERIPHID7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2376;"	d
MTB_PERIPHID_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2326;"	d
MTB_PERIPHID_PERIPHID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2324;"	d
MTB_PERIPHID_PERIPHID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2325;"	d
MTB_PERIPHID_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2231;"	d
MTB_POSITION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2360;"	d
MTB_POSITION_POINTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2253;"	d
MTB_POSITION_POINTER_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2251;"	d
MTB_POSITION_POINTER_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2252;"	d
MTB_POSITION_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2218;"	d
MTB_POSITION_WRAP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2249;"	d
MTB_POSITION_WRAP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2250;"	d
MTB_TAGCLEAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2366;"	d
MTB_TAGCLEAR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2224;"	d
MTB_TAGCLEAR_TAGCLEAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2293;"	d
MTB_TAGCLEAR_TAGCLEAR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2291;"	d
MTB_TAGCLEAR_TAGCLEAR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2292;"	d
MTB_TAGSET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2365;"	d
MTB_TAGSET_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2223;"	d
MTB_TAGSET_TAGSET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2289;"	d
MTB_TAGSET_TAGSET_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2287;"	d
MTB_TAGSET_TAGSET_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2288;"	d
MTB_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} MTB_Type, *MTB_MemMapPtr;$/;"	t	typeref:struct:__anon86
MULT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MULT : 2;              \/*!< [7:6] Multiplier Factor *\/$/;"	m	struct:_hw_i2c_f::_hw_i2c_f_bitfields
MUX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MUX : 3;              \/*!< [10:8] Pin Mux Control *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
MUXCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t MUXCR;                              \/**< MUX Control Register, offset: 0x5 *\/$/;"	m	struct:__anon76
MUXCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_cmp_muxcr_t MUXCR;             \/*!< [0x5] MUX Control Register *\/$/;"	m	struct:_hw_cmp
MUXSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t MUXSEL : 1;           \/*!< [4] ADC Mux Select *\/$/;"	m	struct:_hw_adc_cfg2::_hw_adc_cfg2_bitfields
MVFR0	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon121
MVFR1	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon121
MWUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MWUF0 : 1;             \/*!< [0] Wakeup flag For module 0 *\/$/;"	m	struct:_hw_llwu_f3::_hw_llwu_f3_bitfields
MWUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MWUF1 : 1;             \/*!< [1] Wakeup flag For module 1 *\/$/;"	m	struct:_hw_llwu_f3::_hw_llwu_f3_bitfields
MWUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MWUF2 : 1;             \/*!< [2] Wakeup flag For module 2 *\/$/;"	m	struct:_hw_llwu_f3::_hw_llwu_f3_bitfields
MWUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MWUF3 : 1;             \/*!< [3] Wakeup flag For module 3 *\/$/;"	m	struct:_hw_llwu_f3::_hw_llwu_f3_bitfields
MWUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MWUF4 : 1;             \/*!< [4] Wakeup flag For module 4 *\/$/;"	m	struct:_hw_llwu_f3::_hw_llwu_f3_bitfields
MWUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MWUF5 : 1;             \/*!< [5] Wakeup flag For module 5 *\/$/;"	m	struct:_hw_llwu_f3::_hw_llwu_f3_bitfields
MWUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MWUF6 : 1;             \/*!< [6] Wakeup flag For module 6 *\/$/;"	m	struct:_hw_llwu_f3::_hw_llwu_f3_bitfields
MWUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t MWUF7 : 1;             \/*!< [7] Wakeup flag For module 7 *\/$/;"	m	struct:_hw_llwu_f3::_hw_llwu_f3_bitfields
McgConfig	platform/system/inc/fsl_clock_manager.h	/^typedef struct McgConfig$/;"	s
McgModeError	platform/hal/inc/fsl_mcg_hal_modes.h	/^typedef enum McgModeError {$/;"	g
McgliteConfig	platform/system/inc/fsl_clock_manager.h	/^typedef struct McgliteConfig$/;"	s
McgliteModeErrorCode	platform/hal/inc/fsl_mcglite_hal_modes.h	/^typedef enum McgliteModeErrorCode {$/;"	g
MpuAccessRights	platform/drivers/inc/fsl_mpu_driver.h	/^typedef struct MpuAccessRights{$/;"	s
MpuRegionConfig	platform/drivers/inc/fsl_mpu_driver.h	/^typedef struct MpuRegionConfig{$/;"	s
MpuUserConfig	platform/drivers/inc/fsl_mpu_driver.h	/^typedef struct MpuUserConfig{$/;"	s
MsgQueue	platform/osa/inc/fsl_os_abstraction_bm.h	/^typedef struct MsgQueue$/;"	s
MsgqUCOSII	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef struct MsgqUCOSII{$/;"	s
MsgqUCOSIII	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef struct MsgqUCOSIII{$/;"	s
Mutex	platform/osa/inc/fsl_os_abstraction_bm.h	/^typedef struct Mutex$/;"	s
N	platform/CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon34
N	platform/CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon35
N	platform/CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon36
N	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon63::__anon64
N	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon67::__anon68
N	platform/CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon104::__anon105
N	platform/CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon108::__anon109
NBYTES	platform/hal/inc/fsl_edma_hal.h	/^    } NBYTES;$/;"	m	struct:EDMASoftwareTcd	typeref:union:EDMASoftwareTcd::__anon129
NEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t NEIE : 1;             \/*!< [26] Noise Error Interrupt Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
NEXT	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    struct ENETEcbStruct *NEXT;$/;"	m	struct:ENETEcbStruct	typeref:struct:ENETEcbStruct::ENETEcbStruct
NF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t NF : 1;               \/*!< [18] Noise Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
NMI_DIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t NMI_DIS : 1;           \/*!< [2]  *\/$/;"	m	struct:_hw_nv_fopt::_hw_nv_fopt_bitfields
NOISY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t NOISY : 1;            \/*!< [15]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
NULL_CALLBACK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	262;"	d
NULL_SWAP_CALLBACK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	264;"	d
NUMBER_OF_INT_VECTORS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	118;"	d
NUMCMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t NUMCMP : 4;           \/*!< [31:28] Number of comparators *\/$/;"	m	struct:_hw_mtbdwt_ctrl::_hw_mtbdwt_ctrl_bitfields
NUMCOMP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t NUMCOMP : 4;          \/*!< [31:28] Number of Comparators *\/$/;"	m	struct:_hw_mtbdwt_tbctrl::_hw_mtbdwt_tbctrl_bitfields
NVIC	platform/CMSIS/Include/core_cm0plus.h	612;"	d
NVIC	platform/CMSIS/Include/core_cm4.h	1412;"	d
NVIC_BASE	platform/CMSIS/Include/core_cm0plus.h	607;"	d
NVIC_BASE	platform/CMSIS/Include/core_cm4.h	1406;"	d
NVIC_ClearPendingIRQ	platform/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	platform/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	platform/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	platform/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	platform/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	platform/CMSIS/Include/core_cm4.h	382;"	d
NVIC_STIR_INTID_Pos	platform/CMSIS/Include/core_cm4.h	381;"	d
NVIC_SetPendingIRQ	platform/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	platform/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	platform/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	platform/CMSIS/Include/core_cm0plus.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon71
NVIC_Type	platform/CMSIS/Include/core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon112
NV_BACKKEY0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2761;"	d
NV_BACKKEY0_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2667;"	d
NV_BACKKEY0_KEY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2665;"	d
NV_BACKKEY0_KEY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2666;"	d
NV_BACKKEY0_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2626;"	d
NV_BACKKEY1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2760;"	d
NV_BACKKEY1_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2663;"	d
NV_BACKKEY1_KEY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2661;"	d
NV_BACKKEY1_KEY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2662;"	d
NV_BACKKEY1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2625;"	d
NV_BACKKEY2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2759;"	d
NV_BACKKEY2_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2659;"	d
NV_BACKKEY2_KEY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2657;"	d
NV_BACKKEY2_KEY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2658;"	d
NV_BACKKEY2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2624;"	d
NV_BACKKEY3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2758;"	d
NV_BACKKEY3_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2655;"	d
NV_BACKKEY3_KEY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2653;"	d
NV_BACKKEY3_KEY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2654;"	d
NV_BACKKEY3_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2623;"	d
NV_BACKKEY4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2765;"	d
NV_BACKKEY4_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2683;"	d
NV_BACKKEY4_KEY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2681;"	d
NV_BACKKEY4_KEY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2682;"	d
NV_BACKKEY4_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2630;"	d
NV_BACKKEY5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2764;"	d
NV_BACKKEY5_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2679;"	d
NV_BACKKEY5_KEY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2677;"	d
NV_BACKKEY5_KEY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2678;"	d
NV_BACKKEY5_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2629;"	d
NV_BACKKEY6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2763;"	d
NV_BACKKEY6_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2675;"	d
NV_BACKKEY6_KEY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2673;"	d
NV_BACKKEY6_KEY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2674;"	d
NV_BACKKEY6_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2628;"	d
NV_BACKKEY7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2762;"	d
NV_BACKKEY7_KEY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2671;"	d
NV_BACKKEY7_KEY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2669;"	d
NV_BACKKEY7_KEY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2670;"	d
NV_BACKKEY7_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2627;"	d
NV_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4756;"	d
NV_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2742;"	d
NV_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2744;"	d
NV_FOPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2771;"	d
NV_FOPT_BOOTPIN_OPT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2716;"	d
NV_FOPT_BOOTPIN_OPT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2717;"	d
NV_FOPT_BOOTSRC_SEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2728;"	d
NV_FOPT_BOOTSRC_SEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2726;"	d
NV_FOPT_BOOTSRC_SEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2727;"	d
NV_FOPT_FAST_INIT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2724;"	d
NV_FOPT_FAST_INIT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2725;"	d
NV_FOPT_LPBOOT0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2714;"	d
NV_FOPT_LPBOOT0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2715;"	d
NV_FOPT_LPBOOT1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2722;"	d
NV_FOPT_LPBOOT1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2723;"	d
NV_FOPT_NMI_DIS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2718;"	d
NV_FOPT_NMI_DIS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2719;"	d
NV_FOPT_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2636;"	d
NV_FOPT_RESET_PIN_CFG_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2720;"	d
NV_FOPT_RESET_PIN_CFG_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2721;"	d
NV_FPROT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2769;"	d
NV_FPROT0_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2699;"	d
NV_FPROT0_PROT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2697;"	d
NV_FPROT0_PROT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2698;"	d
NV_FPROT0_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2634;"	d
NV_FPROT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2768;"	d
NV_FPROT1_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2695;"	d
NV_FPROT1_PROT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2693;"	d
NV_FPROT1_PROT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2694;"	d
NV_FPROT1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2633;"	d
NV_FPROT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2767;"	d
NV_FPROT2_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2691;"	d
NV_FPROT2_PROT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2689;"	d
NV_FPROT2_PROT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2690;"	d
NV_FPROT2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2632;"	d
NV_FPROT3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2766;"	d
NV_FPROT3_PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2687;"	d
NV_FPROT3_PROT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2685;"	d
NV_FPROT3_PROT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2686;"	d
NV_FPROT3_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2631;"	d
NV_FSEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2770;"	d
NV_FSEC_FSLACC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2706;"	d
NV_FSEC_FSLACC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2704;"	d
NV_FSEC_FSLACC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2705;"	d
NV_FSEC_KEYEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2712;"	d
NV_FSEC_KEYEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2710;"	d
NV_FSEC_KEYEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2711;"	d
NV_FSEC_MEEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2709;"	d
NV_FSEC_MEEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2707;"	d
NV_FSEC_MEEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2708;"	d
NV_FSEC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2635;"	d
NV_FSEC_SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2703;"	d
NV_FSEC_SEC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2701;"	d
NV_FSEC_SEC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2702;"	d
NV_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} NV_Type, *NV_MemMapPtr;$/;"	t	typeref:struct:__anon89
NV_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} NV_Type, *NV_MemMapPtr;$/;"	t	typeref:struct:__anon89
Nby2	platform/CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon34
Nby2	platform/CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon35
Nby2	platform/CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon36
NonMaskableInt_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  NonMaskableInt_IRQn          = -14,              \/**< Non Maskable Interrupt *\/$/;"	e	enum:IRQn
NotAvail_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  NotAvail_IRQn                = -128,             \/**< Not available device specific interrupt *\/$/;"	e	enum:IRQn
OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t OFS;                               \/**< ADC Offset Correction Register, offset: 0x28 *\/$/;"	m	struct:__anon75
OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t OFS : 16;             \/*!< [15:0] Offset Error Correction Value *\/$/;"	m	struct:_hw_adc_ofs::_hw_adc_ofs_bitfields
OFS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_ofs_t OFS;                 \/*!< [0x28] ADC Offset Correction Register *\/$/;"	m	struct:_hw_adc
OPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t OPE : 1;               \/*!< [1] Comparator Output Pin Enable *\/$/;"	m	struct:_hw_cmp_cr1::_hw_cmp_cr1_bitfields
OPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t OPT : 8;               \/*!< [7:0] Nonvolatile Option *\/$/;"	m	struct:_hw_ftfa_fopt::_hw_ftfa_fopt_bitfields
OR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t OR : 1;               \/*!< [19] Receiver Overrun Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
ORIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t ORIE : 1;             \/*!< [27] Overrun Interrupt Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
OSA_EnterCritical	platform/osa/src/fsl_os_abstraction_bm.c	/^void OSA_EnterCritical(osa_critical_section_mode_t mode)$/;"	f
OSA_EnterCritical	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^void OSA_EnterCritical(osa_critical_section_mode_t mode)$/;"	f
OSA_EnterCritical	platform/osa/src/fsl_os_abstraction_mqx.c	/^void OSA_EnterCritical(osa_critical_section_mode_t mode)$/;"	f
OSA_EnterCritical	platform/osa/src/fsl_os_abstraction_ucosii.c	/^void OSA_EnterCritical(osa_critical_section_mode_t mode)$/;"	f
OSA_EnterCritical	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^void OSA_EnterCritical(osa_critical_section_mode_t mode)$/;"	f
OSA_EventClear	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_EventClear(event_t *pEvent, event_flags_t flagsToClear)$/;"	f
OSA_EventClear	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_EventClear(event_t *pEvent, event_flags_t flagsToClear)$/;"	f
OSA_EventClear	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_EventClear(event_t *pEvent, event_flags_t flagsToClear)$/;"	f
OSA_EventClear	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_EventClear(event_t *pEvent, event_flags_t flagsToClear)$/;"	f
OSA_EventClear	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_EventClear(event_t *pEvent, event_flags_t flagsToClear)$/;"	f
OSA_EventCreate	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_EventCreate(event_t *pEvent, osa_event_clear_mode_t clearMode)$/;"	f
OSA_EventCreate	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_EventCreate(event_t *pEvent, osa_event_clear_mode_t clearMode)$/;"	f
OSA_EventCreate	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_EventCreate(event_t *pEvent, osa_event_clear_mode_t clearMode)$/;"	f
OSA_EventCreate	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_EventCreate(event_t *pEvent, osa_event_clear_mode_t clearMode)$/;"	f
OSA_EventCreate	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_EventCreate(event_t *pEvent, osa_event_clear_mode_t clearMode)$/;"	f
OSA_EventDestroy	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_EventDestroy(event_t *pEvent)$/;"	f
OSA_EventDestroy	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_EventDestroy(event_t *pEvent)$/;"	f
OSA_EventDestroy	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_EventDestroy(event_t *pEvent)$/;"	f
OSA_EventDestroy	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_EventDestroy(event_t *pEvent)$/;"	f
OSA_EventDestroy	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_EventDestroy(event_t *pEvent)$/;"	f
OSA_EventGetFlags	platform/osa/src/fsl_os_abstraction_bm.c	/^event_flags_t OSA_EventGetFlags(event_t *pEvent)$/;"	f
OSA_EventGetFlags	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^event_flags_t OSA_EventGetFlags(event_t *pEvent)$/;"	f
OSA_EventGetFlags	platform/osa/src/fsl_os_abstraction_mqx.c	/^event_flags_t OSA_EventGetFlags(event_t *pEvent)$/;"	f
OSA_EventGetFlags	platform/osa/src/fsl_os_abstraction_ucosii.c	/^event_flags_t OSA_EventGetFlags(event_t *pEvent)$/;"	f
OSA_EventGetFlags	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^event_flags_t OSA_EventGetFlags(event_t *pEvent)$/;"	f
OSA_EventSet	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_EventSet(event_t *pEvent, event_flags_t flagsToSet)$/;"	f
OSA_EventSet	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_EventSet(event_t *pEvent, event_flags_t flagsToSet)$/;"	f
OSA_EventSet	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_EventSet(event_t *pEvent, event_flags_t flagsToSet)$/;"	f
OSA_EventSet	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_EventSet(event_t *pEvent, event_flags_t flagsToSet)$/;"	f
OSA_EventSet	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_EventSet(event_t *pEvent, event_flags_t flagsToSet)$/;"	f
OSA_EventWait	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_EventWait(event_t       *pEvent,$/;"	f
OSA_EventWait	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_EventWait(event_t       *pEvent,$/;"	f
OSA_EventWait	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_EventWait(event_t       *pEvent,$/;"	f
OSA_EventWait	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_EventWait(event_t       *pEvent,$/;"	f
OSA_EventWait	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_EventWait(event_t       *pEvent,$/;"	f
OSA_ExitCritical	platform/osa/src/fsl_os_abstraction_bm.c	/^void OSA_ExitCritical(osa_critical_section_mode_t mode)$/;"	f
OSA_ExitCritical	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^void OSA_ExitCritical(osa_critical_section_mode_t mode)$/;"	f
OSA_ExitCritical	platform/osa/src/fsl_os_abstraction_mqx.c	/^void OSA_ExitCritical(osa_critical_section_mode_t mode)$/;"	f
OSA_ExitCritical	platform/osa/src/fsl_os_abstraction_ucosii.c	/^void OSA_ExitCritical(osa_critical_section_mode_t mode)$/;"	f
OSA_ExitCritical	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^void OSA_ExitCritical(osa_critical_section_mode_t mode)$/;"	f
OSA_Init	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_Init(void)$/;"	f
OSA_Init	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_Init(void)$/;"	f
OSA_Init	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_Init(void)$/;"	f
OSA_Init	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_Init(void)$/;"	f
OSA_Init	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_Init(void)$/;"	f
OSA_InstallIntHandler	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_InstallIntHandler (int32_t IRQNumber,$/;"	f
OSA_InstallIntHandler	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_InstallIntHandler(int32_t IRQNumber, void (*handler)(void))$/;"	f
OSA_InstallIntHandler	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_InstallIntHandler (int32_t IRQNumber,$/;"	f
OSA_InstallIntHandler	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_InstallIntHandler (int32_t IRQNumber,$/;"	f
OSA_InstallIntHandler	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_InstallIntHandler (int32_t IRQNumber,$/;"	f
OSA_MemAlloc	platform/osa/src/fsl_os_abstraction_bm.c	/^void * OSA_MemAlloc(size_t size)$/;"	f
OSA_MemAlloc	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^void *OSA_MemAlloc(size_t size)$/;"	f
OSA_MemAlloc	platform/osa/src/fsl_os_abstraction_mqx.c	/^void * OSA_MemAlloc(size_t size)$/;"	f
OSA_MemAlloc	platform/osa/src/fsl_os_abstraction_ucosii.c	/^void * OSA_MemAlloc(size_t size)$/;"	f
OSA_MemAlloc	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^void * OSA_MemAlloc(size_t size)$/;"	f
OSA_MemAllocZero	platform/osa/src/fsl_os_abstraction_bm.c	/^void * OSA_MemAllocZero(size_t size)$/;"	f
OSA_MemAllocZero	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^void * OSA_MemAllocZero(size_t size)$/;"	f
OSA_MemAllocZero	platform/osa/src/fsl_os_abstraction_mqx.c	/^void * OSA_MemAllocZero(size_t size)$/;"	f
OSA_MemAllocZero	platform/osa/src/fsl_os_abstraction_ucosii.c	/^void * OSA_MemAllocZero(size_t size)$/;"	f
OSA_MemAllocZero	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^void * OSA_MemAllocZero(size_t size)$/;"	f
OSA_MemFree	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_MemFree(void *ptr)$/;"	f
OSA_MemFree	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_MemFree(void *ptr)$/;"	f
OSA_MemFree	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_MemFree(void *ptr)$/;"	f
OSA_MemFree	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_MemFree(void *ptr)$/;"	f
OSA_MemFree	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_MemFree(void *ptr)$/;"	f
OSA_MessageQueuePutFromISR	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^static osa_status_t OSA_MessageQueuePutFromISR(msg_queue_handler_t handler, void* pMessage)$/;"	f	file:
OSA_MessageQueuePutFromTask	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^static osa_status_t OSA_MessageQueuePutFromTask(msg_queue_handler_t handler, void* pMessage)$/;"	f	file:
OSA_MsgQCreate	platform/osa/src/fsl_os_abstraction_bm.c	/^msg_queue_handler_t OSA_MsgQCreate(msg_queue_t *queue,$/;"	f
OSA_MsgQCreate	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^msg_queue_handler_t OSA_MsgQCreate(msg_queue_t *queue,$/;"	f
OSA_MsgQCreate	platform/osa/src/fsl_os_abstraction_mqx.c	/^msg_queue_handler_t OSA_MsgQCreate(msg_queue_t *queue,$/;"	f
OSA_MsgQCreate	platform/osa/src/fsl_os_abstraction_ucosii.c	/^msg_queue_handler_t OSA_MsgQCreate(msg_queue_t *queue,$/;"	f
OSA_MsgQCreate	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^msg_queue_handler_t OSA_MsgQCreate(msg_queue_t *queue,$/;"	f
OSA_MsgQDestroy	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_MsgQDestroy(msg_queue_handler_t handler)$/;"	f
OSA_MsgQDestroy	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_MsgQDestroy(msg_queue_handler_t handler)$/;"	f
OSA_MsgQDestroy	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_MsgQDestroy(msg_queue_handler_t handler)$/;"	f
OSA_MsgQDestroy	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_MsgQDestroy(msg_queue_handler_t handler)$/;"	f
OSA_MsgQDestroy	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_MsgQDestroy(msg_queue_handler_t handler)$/;"	f
OSA_MsgQGet	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_MsgQGet(msg_queue_handler_t handler,$/;"	f
OSA_MsgQGet	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_MsgQGet(msg_queue_handler_t handler,$/;"	f
OSA_MsgQGet	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_MsgQGet(msg_queue_handler_t handler,$/;"	f
OSA_MsgQGet	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_MsgQGet(msg_queue_handler_t handler,$/;"	f
OSA_MsgQGet	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_MsgQGet(msg_queue_handler_t handler,$/;"	f
OSA_MsgQPut	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_MsgQPut(msg_queue_handler_t handler, void* pMessage)$/;"	f
OSA_MsgQPut	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_MsgQPut(msg_queue_handler_t handler, void* pMessage)$/;"	f
OSA_MsgQPut	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_MsgQPut(msg_queue_handler_t handler, void* pMessage)$/;"	f
OSA_MsgQPut	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_MsgQPut(msg_queue_handler_t handler, void* pMessage)$/;"	f
OSA_MsgQPut	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_MsgQPut(msg_queue_handler_t handler, void* pMessage)$/;"	f
OSA_MutexCreate	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_MutexCreate(mutex_t *pMutex)$/;"	f
OSA_MutexCreate	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_MutexCreate(mutex_t *pMutex)$/;"	f
OSA_MutexCreate	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_MutexCreate(mutex_t *pMutex)$/;"	f
OSA_MutexCreate	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_MutexCreate(mutex_t *pMutex)$/;"	f
OSA_MutexCreate	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_MutexCreate(mutex_t *pMutex)$/;"	f
OSA_MutexDestroy	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_MutexDestroy(mutex_t *pMutex)$/;"	f
OSA_MutexDestroy	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_MutexDestroy(mutex_t *pMutex)$/;"	f
OSA_MutexDestroy	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_MutexDestroy(mutex_t *pMutex)$/;"	f
OSA_MutexDestroy	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_MutexDestroy(mutex_t *pMutex)$/;"	f
OSA_MutexDestroy	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_MutexDestroy(mutex_t *pMutex)$/;"	f
OSA_MutexLock	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_MutexLock(mutex_t *pMutex, uint32_t timeout)$/;"	f
OSA_MutexLock	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_MutexLock(mutex_t *pMutex, uint32_t timeout)$/;"	f
OSA_MutexLock	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_MutexLock(mutex_t *pMutex, uint32_t timeout)$/;"	f
OSA_MutexLock	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_MutexLock(mutex_t *pMutex, uint32_t timeout)$/;"	f
OSA_MutexLock	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_MutexLock(mutex_t *pMutex, uint32_t timeout)$/;"	f
OSA_MutexUnlock	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_MutexUnlock(mutex_t *pMutex)$/;"	f
OSA_MutexUnlock	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_MutexUnlock(mutex_t *pMutex)$/;"	f
OSA_MutexUnlock	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_MutexUnlock(mutex_t *pMutex)$/;"	f
OSA_MutexUnlock	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_MutexUnlock(mutex_t *pMutex)$/;"	f
OSA_MutexUnlock	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_MutexUnlock(mutex_t *pMutex)$/;"	f
OSA_PollAllOtherTasks	platform/osa/src/fsl_os_abstraction_bm.c	/^void OSA_PollAllOtherTasks(void)$/;"	f
OSA_SemaCreate	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_SemaCreate(semaphore_t *pSem, uint8_t initValue)$/;"	f
OSA_SemaCreate	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_SemaCreate(semaphore_t *pSem, uint8_t initValue)$/;"	f
OSA_SemaCreate	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_SemaCreate(semaphore_t *pSem, uint8_t initValue)$/;"	f
OSA_SemaCreate	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_SemaCreate(semaphore_t *pSem, uint8_t initValue)$/;"	f
OSA_SemaCreate	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_SemaCreate(semaphore_t *pSem, uint8_t initValue)$/;"	f
OSA_SemaDestroy	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_SemaDestroy(semaphore_t *pSem)$/;"	f
OSA_SemaDestroy	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_SemaDestroy(semaphore_t *pSem)$/;"	f
OSA_SemaDestroy	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_SemaDestroy(semaphore_t *pSem)$/;"	f
OSA_SemaDestroy	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_SemaDestroy(semaphore_t *pSem)$/;"	f
OSA_SemaDestroy	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_SemaDestroy(semaphore_t *pSem)$/;"	f
OSA_SemaPost	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_SemaPost(semaphore_t *pSem)$/;"	f
OSA_SemaPost	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_SemaPost(semaphore_t *pSem)$/;"	f
OSA_SemaPost	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_SemaPost(semaphore_t *pSem)$/;"	f
OSA_SemaPost	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_SemaPost(semaphore_t *pSem)$/;"	f
OSA_SemaPost	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_SemaPost(semaphore_t *pSem)$/;"	f
OSA_SemaWait	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_SemaWait(semaphore_t *pSem, uint32_t timeout)$/;"	f
OSA_SemaWait	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_SemaWait(semaphore_t *pSem, uint32_t timeout)$/;"	f
OSA_SemaWait	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_SemaWait(semaphore_t *pSem, uint32_t timeout)$/;"	f
OSA_SemaWait	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_SemaWait(semaphore_t *pSem, uint32_t timeout)$/;"	f
OSA_SemaWait	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_SemaWait(semaphore_t *pSem, uint32_t timeout)$/;"	f
OSA_SemaphorePostFromISR	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^static osa_status_t OSA_SemaphorePostFromISR(semaphore_t *pSem)$/;"	f	file:
OSA_SemaphorePostFromTask	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^static osa_status_t OSA_SemaphorePostFromTask(semaphore_t *pSem)$/;"	f	file:
OSA_Start	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_Start(void)$/;"	f
OSA_Start	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_Start(void)$/;"	f
OSA_Start	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_Start(void)$/;"	f
OSA_Start	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_Start(void)$/;"	f
OSA_Start	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_Start(void)$/;"	f
OSA_TASK_DEFINE	platform/osa/inc/fsl_os_abstraction_bm.h	133;"	d
OSA_TASK_DEFINE	platform/osa/inc/fsl_os_abstraction_free_rtos.h	146;"	d
OSA_TASK_DEFINE	platform/osa/inc/fsl_os_abstraction_mqx.h	166;"	d
OSA_TASK_DEFINE	platform/osa/inc/fsl_os_abstraction_ucosii.h	108;"	d
OSA_TASK_DEFINE	platform/osa/inc/fsl_os_abstraction_ucosiii.h	108;"	d
OSA_TaskCreate	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_TaskCreate(task_t          task,$/;"	f
OSA_TaskCreate	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_TaskCreate(task_t          task,$/;"	f
OSA_TaskCreate	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_TaskCreate(task_t          task,$/;"	f
OSA_TaskCreate	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_TaskCreate(task_t          task,$/;"	f
OSA_TaskCreate	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_TaskCreate(task_t          task,$/;"	f
OSA_TaskDestroy	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_TaskDestroy(task_handler_t handler)$/;"	f
OSA_TaskDestroy	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_TaskDestroy(task_handler_t handler)$/;"	f
OSA_TaskDestroy	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_TaskDestroy(task_handler_t handler)$/;"	f
OSA_TaskDestroy	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_TaskDestroy(task_handler_t handler)$/;"	f
OSA_TaskDestroy	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_TaskDestroy(task_handler_t handler)$/;"	f
OSA_TaskGetHandler	platform/osa/src/fsl_os_abstraction_bm.c	/^task_handler_t OSA_TaskGetHandler(void)$/;"	f
OSA_TaskGetHandler	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^task_handler_t OSA_TaskGetHandler(void)$/;"	f
OSA_TaskGetHandler	platform/osa/src/fsl_os_abstraction_mqx.c	/^task_handler_t OSA_TaskGetHandler(void)$/;"	f
OSA_TaskGetHandler	platform/osa/src/fsl_os_abstraction_ucosii.c	/^task_handler_t OSA_TaskGetHandler(void)$/;"	f
OSA_TaskGetHandler	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^task_handler_t OSA_TaskGetHandler(void)$/;"	f
OSA_TaskGetPriority	platform/osa/src/fsl_os_abstraction_bm.c	/^uint16_t OSA_TaskGetPriority(task_handler_t handler)$/;"	f
OSA_TaskGetPriority	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^uint16_t OSA_TaskGetPriority(task_handler_t handler)$/;"	f
OSA_TaskGetPriority	platform/osa/src/fsl_os_abstraction_mqx.c	/^uint16_t OSA_TaskGetPriority(task_handler_t handler)$/;"	f
OSA_TaskGetPriority	platform/osa/src/fsl_os_abstraction_ucosii.c	/^uint16_t OSA_TaskGetPriority(task_handler_t handler)$/;"	f
OSA_TaskGetPriority	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^uint16_t OSA_TaskGetPriority(task_handler_t handler)$/;"	f
OSA_TaskSetPriority	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_TaskSetPriority(task_handler_t handler, uint16_t priority)$/;"	f
OSA_TaskSetPriority	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_TaskSetPriority(task_handler_t handler, uint16_t priority)$/;"	f
OSA_TaskSetPriority	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_TaskSetPriority(task_handler_t handler, uint16_t priority)$/;"	f
OSA_TaskSetPriority	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_TaskSetPriority(task_handler_t handler, uint16_t priority)$/;"	f
OSA_TaskSetPriority	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_TaskSetPriority(task_handler_t handler, uint16_t priority)$/;"	f
OSA_TaskYield	platform/osa/src/fsl_os_abstraction_bm.c	/^osa_status_t OSA_TaskYield(void)$/;"	f
OSA_TaskYield	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^osa_status_t OSA_TaskYield(void)$/;"	f
OSA_TaskYield	platform/osa/src/fsl_os_abstraction_mqx.c	/^osa_status_t OSA_TaskYield(void)$/;"	f
OSA_TaskYield	platform/osa/src/fsl_os_abstraction_ucosii.c	/^osa_status_t OSA_TaskYield(void)$/;"	f
OSA_TaskYield	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^osa_status_t OSA_TaskYield(void)$/;"	f
OSA_TimeDelay	platform/osa/src/fsl_os_abstraction_bm.c	/^void OSA_TimeDelay(uint32_t delay)$/;"	f
OSA_TimeDelay	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^void OSA_TimeDelay(uint32_t delay)$/;"	f
OSA_TimeDelay	platform/osa/src/fsl_os_abstraction_mqx.c	/^void OSA_TimeDelay(uint32_t delay)$/;"	f
OSA_TimeDelay	platform/osa/src/fsl_os_abstraction_ucosii.c	/^void OSA_TimeDelay(uint32_t delay)$/;"	f
OSA_TimeDelay	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^void OSA_TimeDelay(uint32_t delay)$/;"	f
OSA_TimeGetMsec	platform/osa/src/fsl_os_abstraction_bm.c	/^uint32_t OSA_TimeGetMsec(void)$/;"	f
OSA_TimeGetMsec	platform/osa/src/fsl_os_abstraction_free_rtos.c	/^uint32_t OSA_TimeGetMsec(void)$/;"	f
OSA_TimeGetMsec	platform/osa/src/fsl_os_abstraction_mqx.c	/^uint32_t OSA_TimeGetMsec(void)$/;"	f
OSA_TimeGetMsec	platform/osa/src/fsl_os_abstraction_ucosii.c	/^uint32_t OSA_TimeGetMsec(void)$/;"	f
OSA_TimeGetMsec	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^uint32_t OSA_TimeGetMsec(void)$/;"	f
OSA_WAIT_FOREVER	platform/osa/inc/fsl_os_abstraction_bm.h	111;"	d
OSA_WAIT_FOREVER	platform/osa/inc/fsl_os_abstraction_free_rtos.h	130;"	d
OSA_WAIT_FOREVER	platform/osa/inc/fsl_os_abstraction_mqx.h	139;"	d
OSA_WAIT_FOREVER	platform/osa/inc/fsl_os_abstraction_ucosii.h	44;"	d
OSA_WAIT_FOREVER	platform/osa/inc/fsl_os_abstraction_ucosiii.h	44;"	d
OSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2847;"	d
OSC32KOUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t OSC32KOUT : 2;        \/*!< [17:16] 32K oscillator clock output *\/$/;"	m	struct:_hw_sim_sopt1::_hw_sim_sopt1_bitfields
OSC32KSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t OSC32KSEL : 2;        \/*!< [19:18] 32K Oscillator Clock Select *\/$/;"	m	struct:_hw_sim_sopt1::_hw_sim_sopt1_bitfields
OSCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t OSCE : 1;             \/*!< [8] Oscillator Enable *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
OSCINIT0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t OSCINIT0 : 1;          \/*!< [1] OSC Initialization Status *\/$/;"	m	struct:_hw_mcg_s::_hw_mcg_s_bitfields
OSC_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2845;"	d
OSC_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4757;"	d
OSC_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2850;"	d
OSC_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2848;"	d
OSC_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2852;"	d
OSC_CR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2866;"	d
OSC_CR_ERCLKEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2835;"	d
OSC_CR_ERCLKEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2836;"	d
OSC_CR_EREFSTEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2833;"	d
OSC_CR_EREFSTEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2834;"	d
OSC_CR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2808;"	d
OSC_CR_SC16P_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2825;"	d
OSC_CR_SC16P_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2826;"	d
OSC_CR_SC2P_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2831;"	d
OSC_CR_SC2P_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2832;"	d
OSC_CR_SC4P_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2829;"	d
OSC_CR_SC4P_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2830;"	d
OSC_CR_SC8P_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2827;"	d
OSC_CR_SC8P_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2828;"	d
OSC_CR_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	156;"	d
OSC_CR_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	178;"	d
OSC_CR_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	200;"	d
OSC_CR_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	222;"	d
OSC_HAL_GetCapacitorCmd	platform/hal/src/osc/fsl_osc_hal.c	/^bool OSC_HAL_GetCapacitorCmd(uint32_t baseAddr, $/;"	f
OSC_HAL_GetExternalRefClkCmd	platform/hal/src/osc/fsl_osc_hal.c	/^bool OSC_HAL_GetExternalRefClkCmd(uint32_t baseAddr)$/;"	f
OSC_HAL_GetExternalRefClkDivCmd	platform/hal/src/osc/fsl_osc_hal.c	/^uint32_t OSC_HAL_GetExternalRefClkDivCmd(uint32_t baseAddr)$/;"	f
OSC_HAL_GetExternalRefClkInStopModeCmd	platform/hal/src/osc/fsl_osc_hal.c	/^bool OSC_HAL_GetExternalRefClkInStopModeCmd(uint32_t baseAddr)$/;"	f
OSC_HAL_SetCapacitorCmd	platform/hal/src/osc/fsl_osc_hal.c	/^void OSC_HAL_SetCapacitorCmd(uint32_t baseAddr, $/;"	f
OSC_HAL_SetExternalRefClkCmd	platform/hal/src/osc/fsl_osc_hal.c	/^void OSC_HAL_SetExternalRefClkCmd(uint32_t baseAddr, bool enable)$/;"	f
OSC_HAL_SetExternalRefClkDivCmd	platform/hal/src/osc/fsl_osc_hal.c	/^void OSC_HAL_SetExternalRefClkDivCmd(uint32_t baseAddr, uint32_t divider)$/;"	f
OSC_HAL_SetExternalRefClkInStopModeCmd	platform/hal/src/osc/fsl_osc_hal.c	/^void OSC_HAL_SetExternalRefClkInStopModeCmd(uint32_t baseAddr, bool enable)$/;"	f
OSC_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} OSC_Type, *OSC_MemMapPtr;$/;"	t	typeref:struct:__anon90
OSC_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} OSC_Type, *OSC_MemMapPtr;$/;"	t	typeref:struct:__anon90
OSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t OSR : 5;              \/*!< [28:24] Over Sampling Ratio *\/$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
OUTDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t OUTDIV1 : 4;          \/*!< [31:28] Clock 1 Output Divider value *\/$/;"	m	struct:_hw_sim_clkdiv1::_hw_sim_clkdiv1_bitfields
OUTDIV4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t OUTDIV4 : 3;          \/*!< [18:16] Clock 4 Output Divider value *\/$/;"	m	struct:_hw_sim_clkdiv1::_hw_sim_clkdiv1_bitfields
OscerConfig	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.h	/^typedef struct OscerConfig$/;"	s
PARITYE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PARITYE : 1;          \/*!< [14]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
PBYP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PBYP : 1;             \/*!< [2] Prescaler Bypass *\/$/;"	m	struct:_hw_lptmr_psr::_hw_lptmr_psr_bitfields
PCALLBACK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef void (* PCALLBACK)(void);$/;"	t
PCB_MINIMUM_SIZE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	106;"	d
PCB_free	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	107;"	d
PCOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __O  uint32_t PCOR;                              \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:__anon77
PCOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __O  uint32_t PCOR;                              \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:__anon79
PCOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __O hw_fgpio_pcor_t PCOR;              \/*!< [0x8] Port Clear Output Register *\/$/;"	m	struct:_hw_fgpio
PCOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __O hw_gpio_pcor_t PCOR;               \/*!< [0x8] Port Clear Output Register *\/$/;"	m	struct:_hw_gpio
PCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t PCR[32];                           \/**< Pin Control Register n, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:__anon92
PCRn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_port_pcrn_t PCRn[32];          \/*!< [0x0] Pin Control Register n *\/$/;"	m	struct:_hw_port
PCS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PCS : 2;              \/*!< [1:0] Prescaler Clock Select *\/$/;"	m	struct:_hw_lptmr_psr::_hw_lptmr_psr_bitfields
PCSR	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon118
PDB0_IRQHandler	platform/drivers/src/pdb/fsl_pdb_irq.c	/^void PDB0_IRQHandler(void)$/;"	f
PDB1_IRQHandler	platform/drivers/src/pdb/fsl_pdb_irq.c	/^void PDB1_IRQHandler(void)$/;"	f
PDB_DRV_ClearAdcPreTriggerFlag	platform/drivers/src/pdb/fsl_pdb_driver.c	/^void PDB_DRV_ClearAdcPreTriggerFlag(uint32_t instance, uint32_t adcChn, uint32_t preChn,$/;"	f
PDB_DRV_ClearPdbCounterIntFlag	platform/drivers/src/pdb/fsl_pdb_driver.c	/^void PDB_DRV_ClearPdbCounterIntFlag(uint32_t instance)$/;"	f
PDB_DRV_Deinit	platform/drivers/src/pdb/fsl_pdb_driver.c	/^void PDB_DRV_Deinit(uint32_t instance)$/;"	f
PDB_DRV_DisableAdcPreTrigger	platform/drivers/src/pdb/fsl_pdb_driver.c	/^void PDB_DRV_DisableAdcPreTrigger(uint32_t instance, uint32_t adcChn, uint32_t preChn)$/;"	f
PDB_DRV_DisableDacTrigger	platform/drivers/src/pdb/fsl_pdb_driver.c	/^void PDB_DRV_DisableDacTrigger(uint32_t instance, uint32_t dacChn)$/;"	f
PDB_DRV_DisablePulseOutTrigger	platform/drivers/src/pdb/fsl_pdb_driver.c	/^void PDB_DRV_DisablePulseOutTrigger(uint32_t instance, uint32_t pulseChn)$/;"	f
PDB_DRV_EnableAdcPreTrigger	platform/drivers/src/pdb/fsl_pdb_driver.c	/^pdb_status_t PDB_DRV_EnableAdcPreTrigger(uint32_t instance, uint32_t adcChn, uint32_t preChn,$/;"	f
PDB_DRV_EnableDacTrigger	platform/drivers/src/pdb/fsl_pdb_driver.c	/^pdb_status_t PDB_DRV_EnableDacTrigger(uint32_t instance, uint32_t dacChn, pdb_dac_trigger_config_t *dacTriggerConfigPtr)$/;"	f
PDB_DRV_EnablePulseOutTrigger	platform/drivers/src/pdb/fsl_pdb_driver.c	/^pdb_status_t PDB_DRV_EnablePulseOutTrigger(uint32_t instance, uint32_t pulseChn, $/;"	f
PDB_DRV_GetAdcPreTriggerFlag	platform/drivers/src/pdb/fsl_pdb_driver.c	/^bool PDB_DRV_GetAdcPreTriggerFlag(uint32_t instance, uint32_t adcChn, uint32_t preChn,$/;"	f
PDB_DRV_GetCurrentCounter	platform/drivers/src/pdb/fsl_pdb_driver.c	/^uint32_t PDB_DRV_GetCurrentCounter(uint32_t instance)$/;"	f
PDB_DRV_GetPdbCounterIntFlag	platform/drivers/src/pdb/fsl_pdb_driver.c	/^bool PDB_DRV_GetPdbCounterIntFlag(uint32_t instance)$/;"	f
PDB_DRV_Init	platform/drivers/src/pdb/fsl_pdb_driver.c	/^pdb_status_t PDB_DRV_Init(uint32_t instance, pdb_user_config_t *userConfigPtr)$/;"	f
PDB_DRV_SoftTriggerCmd	platform/drivers/src/pdb/fsl_pdb_driver.c	/^void PDB_DRV_SoftTriggerCmd(uint32_t instance)$/;"	f
PDB_DRV_StructInitUserConfigForSoftTrigger	platform/drivers/src/pdb/fsl_pdb_driver.c	/^pdb_status_t PDB_DRV_StructInitUserConfigForSoftTrigger(pdb_user_config_t *userConfigPtr)$/;"	f
PDB_HAL_ClearIntFlag	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_ClearIntFlag(uint32_t baseAddr)$/;"	f
PDB_HAL_ClearPreTriggerFlag	platform/hal/src/pdb/fsl_pdb_hal.c	/^void PDB_HAL_ClearPreTriggerFlag(uint32_t baseAddr, uint32_t chn, uint32_t preChn)$/;"	f
PDB_HAL_ClearPreTriggerSeqErrFlag	platform/hal/src/pdb/fsl_pdb_hal.c	/^void PDB_HAL_ClearPreTriggerSeqErrFlag(uint32_t baseAddr, uint32_t chn, uint32_t preChn)$/;"	f
PDB_HAL_Disable	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_Disable(uint32_t baseAddr)$/;"	f
PDB_HAL_Enable	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_Enable(uint32_t baseAddr)$/;"	f
PDB_HAL_GetChnC1Reg	platform/hal/inc/fsl_pdb_hal.h	/^static inline uint32_t PDB_HAL_GetChnC1Reg(uint32_t baseAddr, uint32_t chn)$/;"	f
PDB_HAL_GetCounterValue	platform/hal/inc/fsl_pdb_hal.h	/^static inline uint32_t PDB_HAL_GetCounterValue(uint32_t baseAddr)$/;"	f
PDB_HAL_GetDacIntervalValue	platform/hal/inc/fsl_pdb_hal.h	/^static inline uint32_t PDB_HAL_GetDacIntervalValue(uint32_t baseAddr, uint32_t dacChn)$/;"	f
PDB_HAL_GetIntDelayValue	platform/hal/inc/fsl_pdb_hal.h	/^static inline uint32_t PDB_HAL_GetIntDelayValue(uint32_t baseAddr)$/;"	f
PDB_HAL_GetIntFlag	platform/hal/inc/fsl_pdb_hal.h	/^static inline bool PDB_HAL_GetIntFlag(uint32_t baseAddr)$/;"	f
PDB_HAL_GetModulusValue	platform/hal/inc/fsl_pdb_hal.h	/^static inline uint32_t PDB_HAL_GetModulusValue(uint32_t baseAddr)$/;"	f
PDB_HAL_GetPreTriggerFlag	platform/hal/inc/fsl_pdb_hal.h	/^static inline bool PDB_HAL_GetPreTriggerFlag(uint32_t baseAddr, uint32_t chn, uint32_t preChn)$/;"	f
PDB_HAL_GetPreTriggerSeqErrFlag	platform/hal/inc/fsl_pdb_hal.h	/^static inline bool PDB_HAL_GetPreTriggerSeqErrFlag(uint32_t baseAddr, uint32_t chn, uint32_t preChn)$/;"	f
PDB_HAL_Init	platform/hal/src/pdb/fsl_pdb_hal.c	/^void PDB_HAL_Init(uint32_t baseAddr)$/;"	f
PDB_HAL_SetChnC1Reg	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetChnC1Reg(uint32_t baseAddr, uint32_t chn, uint32_t regVal)$/;"	f
PDB_HAL_SetContinuousModeCmd	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetContinuousModeCmd(uint32_t baseAddr, bool enable)$/;"	f
PDB_HAL_SetDacExtTriggerInputCmd	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetDacExtTriggerInputCmd(uint32_t baseAddr, uint32_t dacChn, bool enable)$/;"	f
PDB_HAL_SetDacIntervalTriggerCmd	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetDacIntervalTriggerCmd(uint32_t baseAddr, uint32_t dacChn, bool enable)$/;"	f
PDB_HAL_SetDacIntervalValue	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetDacIntervalValue(uint32_t baseAddr, uint32_t dacChn, uint32_t value)$/;"	f
PDB_HAL_SetDmaCmd	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetDmaCmd(uint32_t baseAddr, bool enable)$/;"	f
PDB_HAL_SetIntCmd	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetIntCmd(uint32_t baseAddr, bool enable)$/;"	f
PDB_HAL_SetIntDelayValue	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetIntDelayValue(uint32_t baseAddr, uint32_t value)$/;"	f
PDB_HAL_SetLoadMode	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetLoadMode(uint32_t baseAddr, pdb_load_mode_t mode)$/;"	f
PDB_HAL_SetLoadRegsCmd	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetLoadRegsCmd(uint32_t baseAddr)$/;"	f
PDB_HAL_SetModulusValue	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetModulusValue(uint32_t baseAddr, uint32_t value)$/;"	f
PDB_HAL_SetPreDivMode	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetPreDivMode(uint32_t baseAddr, pdb_clk_prescaler_div_mode_t mode)$/;"	f
PDB_HAL_SetPreMultFactorMode	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetPreMultFactorMode(uint32_t baseAddr,$/;"	f
PDB_HAL_SetPreTriggerBackToBackCmd	platform/hal/src/pdb/fsl_pdb_hal.c	/^void PDB_HAL_SetPreTriggerBackToBackCmd(uint32_t baseAddr, uint32_t chn, uint32_t preChn, bool enable)$/;"	f
PDB_HAL_SetPreTriggerCmd	platform/hal/src/pdb/fsl_pdb_hal.c	/^void PDB_HAL_SetPreTriggerCmd(uint32_t baseAddr, uint32_t chn, uint32_t preChn, bool enable)$/;"	f
PDB_HAL_SetPreTriggerDelayCount	platform/hal/src/pdb/fsl_pdb_hal.c	/^void PDB_HAL_SetPreTriggerDelayCount(uint32_t baseAddr, uint32_t chn, uint32_t preChn, uint32_t value)$/;"	f
PDB_HAL_SetPreTriggerOutputCmd	platform/hal/src/pdb/fsl_pdb_hal.c	/^void PDB_HAL_SetPreTriggerOutputCmd(uint32_t baseAddr, uint32_t chn, uint32_t preChn, bool enable)$/;"	f
PDB_HAL_SetPulseOutCmd	platform/hal/src/pdb/fsl_pdb_hal.c	/^void PDB_HAL_SetPulseOutCmd(uint32_t baseAddr, uint32_t pulseChn, bool enable)$/;"	f
PDB_HAL_SetPulseOutDelayForHigh	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetPulseOutDelayForHigh(uint32_t baseAddr, uint32_t pulseChn, uint32_t value)$/;"	f
PDB_HAL_SetPulseOutDelayForLow	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetPulseOutDelayForLow(uint32_t baseAddr, uint32_t pulseChn, uint32_t value)$/;"	f
PDB_HAL_SetSeqErrIntCmd	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetSeqErrIntCmd(uint32_t baseAddr, bool enable)$/;"	f
PDB_HAL_SetSoftTriggerCmd	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetSoftTriggerCmd(uint32_t baseAddr)$/;"	f
PDB_HAL_SetTriggerSrcMode	platform/hal/inc/fsl_pdb_hal.h	/^static inline void PDB_HAL_SetTriggerSrcMode(uint32_t baseAddr, pdb_trigger_src_mode_t mode)$/;"	f
PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PDD : 32;             \/*!< [31:0] Port Data Direction *\/$/;"	m	struct:_hw_fgpio_pddr::_hw_fgpio_pddr_bitfields
PDD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PDD : 32;             \/*!< [31:0] Port Data Direction *\/$/;"	m	struct:_hw_gpio_pddr::_hw_gpio_pddr_bitfields
PDDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t PDDR;                              \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:__anon77
PDDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t PDDR;                              \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:__anon79
PDDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_fgpio_pddr_t PDDR;             \/*!< [0x14] Port Data Direction Register *\/$/;"	m	struct:_hw_fgpio
PDDR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_gpio_pddr_t PDDR;              \/*!< [0x14] Port Data Direction Register *\/$/;"	m	struct:_hw_gpio
PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PDI : 32;             \/*!< [31:0] Port Data Input *\/$/;"	m	struct:_hw_fgpio_pdir::_hw_fgpio_pdir_bitfields
PDI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PDI : 32;             \/*!< [31:0] Port Data Input *\/$/;"	m	struct:_hw_gpio_pdir::_hw_gpio_pdir_bitfields
PDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PDIR;                              \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:__anon77
PDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PDIR;                              \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:__anon79
PDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_fgpio_pdir_t PDIR;              \/*!< [0x10] Port Data Input Register *\/$/;"	m	struct:_hw_fgpio
PDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_gpio_pdir_t PDIR;               \/*!< [0x10] Port Data Input Register *\/$/;"	m	struct:_hw_gpio
PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PDO : 32;             \/*!< [31:0] Port Data Output *\/$/;"	m	struct:_hw_fgpio_pdor::_hw_fgpio_pdor_bitfields
PDO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PDO : 32;             \/*!< [31:0] Port Data Output *\/$/;"	m	struct:_hw_gpio_pdor::_hw_gpio_pdor_bitfields
PDOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t PDOR;                              \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:__anon77
PDOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t PDOR;                              \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:__anon79
PDOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_fgpio_pdor_t PDOR;             \/*!< [0x0] Port Data Output Register *\/$/;"	m	struct:_hw_fgpio
PDOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_gpio_pdor_t PDOR;              \/*!< [0x0] Port Data Output Register *\/$/;"	m	struct:_hw_gpio
PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PE : 1;               \/*!< [1] Parity Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
PE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PE : 1;               \/*!< [1] Pull Enable *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
PE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t PE1;                                \/**< LLWU Pin Enable 1 register, offset: 0x0 *\/$/;"	m	struct:__anon81
PE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_llwu_pe1_t PE1;                \/*!< [0x0] LLWU Pin Enable 1 register *\/$/;"	m	struct:_hw_llwu
PE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t PE2;                                \/**< LLWU Pin Enable 2 register, offset: 0x1 *\/$/;"	m	struct:__anon81
PE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_llwu_pe2_t PE2;                \/*!< [0x1] LLWU Pin Enable 2 register *\/$/;"	m	struct:_hw_llwu
PEIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PEIE : 1;             \/*!< [24] Parity Error Interrupt Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PERIPHID[8];                       \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:__anon86
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PERIPHID[8];                       \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:__anon87
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_periphid0::_hw_mtb_periphid0_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_periphid1::_hw_mtb_periphid1_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_periphid2::_hw_mtb_periphid2_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_periphid3::_hw_mtb_periphid3_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_periphid4::_hw_mtb_periphid4_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_periphid5::_hw_mtb_periphid5_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_periphid6::_hw_mtb_periphid6_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_periphid7::_hw_mtb_periphid7_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtbdwt_periphid0::_hw_mtbdwt_periphid0_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtbdwt_periphid1::_hw_mtbdwt_periphid1_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtbdwt_periphid2::_hw_mtbdwt_periphid2_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtbdwt_periphid3::_hw_mtbdwt_periphid3_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtbdwt_periphid4::_hw_mtbdwt_periphid4_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtbdwt_periphid5::_hw_mtbdwt_periphid5_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtbdwt_periphid6::_hw_mtbdwt_periphid6_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtbdwt_periphid7::_hw_mtbdwt_periphid7_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_rom_periphid0::_hw_rom_periphid0_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_rom_periphid1::_hw_rom_periphid1_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_rom_periphid2::_hw_rom_periphid2_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_rom_periphid3::_hw_rom_periphid3_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_rom_periphid4::_hw_rom_periphid4_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_rom_periphid5::_hw_rom_periphid5_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_rom_periphid6::_hw_rom_periphid6_bitfields
PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PERIPHID : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_rom_periphid7::_hw_rom_periphid7_bitfields
PERIPHID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PERIPHID0;                         \/**< Peripheral ID Register, offset: 0xFE0 *\/$/;"	m	struct:__anon95
PERIPHID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_periphid0_t PERIPHID0;      \/*!< [0xFE0] Peripheral ID Register *\/$/;"	m	struct:_hw_mtb
PERIPHID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_periphid0_t PERIPHID0;   \/*!< [0xFE0] Peripheral ID Register *\/$/;"	m	struct:_hw_mtbdwt
PERIPHID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_periphid0_t PERIPHID0;      \/*!< [0xFE0] Peripheral ID Register *\/$/;"	m	struct:_hw_rom
PERIPHID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PERIPHID1;                         \/**< Peripheral ID Register, offset: 0xFE4 *\/$/;"	m	struct:__anon95
PERIPHID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_periphid1_t PERIPHID1;      \/*!< [0xFE4] Peripheral ID Register *\/$/;"	m	struct:_hw_mtb
PERIPHID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_periphid1_t PERIPHID1;   \/*!< [0xFE4] Peripheral ID Register *\/$/;"	m	struct:_hw_mtbdwt
PERIPHID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_periphid1_t PERIPHID1;      \/*!< [0xFE4] Peripheral ID Register *\/$/;"	m	struct:_hw_rom
PERIPHID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PERIPHID2;                         \/**< Peripheral ID Register, offset: 0xFE8 *\/$/;"	m	struct:__anon95
PERIPHID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_periphid2_t PERIPHID2;      \/*!< [0xFE8] Peripheral ID Register *\/$/;"	m	struct:_hw_mtb
PERIPHID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_periphid2_t PERIPHID2;   \/*!< [0xFE8] Peripheral ID Register *\/$/;"	m	struct:_hw_mtbdwt
PERIPHID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_periphid2_t PERIPHID2;      \/*!< [0xFE8] Peripheral ID Register *\/$/;"	m	struct:_hw_rom
PERIPHID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PERIPHID3;                         \/**< Peripheral ID Register, offset: 0xFEC *\/$/;"	m	struct:__anon95
PERIPHID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_periphid3_t PERIPHID3;      \/*!< [0xFEC] Peripheral ID Register *\/$/;"	m	struct:_hw_mtb
PERIPHID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_periphid3_t PERIPHID3;   \/*!< [0xFEC] Peripheral ID Register *\/$/;"	m	struct:_hw_mtbdwt
PERIPHID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_periphid3_t PERIPHID3;      \/*!< [0xFEC] Peripheral ID Register *\/$/;"	m	struct:_hw_rom
PERIPHID4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PERIPHID4;                         \/**< Peripheral ID Register, offset: 0xFD0 *\/$/;"	m	struct:__anon95
PERIPHID4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_periphid4_t PERIPHID4;      \/*!< [0xFD0] Peripheral ID Register *\/$/;"	m	struct:_hw_mtb
PERIPHID4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_periphid4_t PERIPHID4;   \/*!< [0xFD0] Peripheral ID Register *\/$/;"	m	struct:_hw_mtbdwt
PERIPHID4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_periphid4_t PERIPHID4;      \/*!< [0xFD0] Peripheral ID Register *\/$/;"	m	struct:_hw_rom
PERIPHID5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PERIPHID5;                         \/**< Peripheral ID Register, offset: 0xFD4 *\/$/;"	m	struct:__anon95
PERIPHID5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_periphid5_t PERIPHID5;      \/*!< [0xFD4] Peripheral ID Register *\/$/;"	m	struct:_hw_mtb
PERIPHID5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_periphid5_t PERIPHID5;   \/*!< [0xFD4] Peripheral ID Register *\/$/;"	m	struct:_hw_mtbdwt
PERIPHID5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_periphid5_t PERIPHID5;      \/*!< [0xFD4] Peripheral ID Register *\/$/;"	m	struct:_hw_rom
PERIPHID6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PERIPHID6;                         \/**< Peripheral ID Register, offset: 0xFD8 *\/$/;"	m	struct:__anon95
PERIPHID6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_periphid6_t PERIPHID6;      \/*!< [0xFD8] Peripheral ID Register *\/$/;"	m	struct:_hw_mtb
PERIPHID6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_periphid6_t PERIPHID6;   \/*!< [0xFD8] Peripheral ID Register *\/$/;"	m	struct:_hw_mtbdwt
PERIPHID6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_periphid6_t PERIPHID6;      \/*!< [0xFD8] Peripheral ID Register *\/$/;"	m	struct:_hw_rom
PERIPHID7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t PERIPHID7;                         \/**< Peripheral ID Register, offset: 0xFDC *\/$/;"	m	struct:__anon95
PERIPHID7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_periphid7_t PERIPHID7;      \/*!< [0xFDC] Peripheral ID Register *\/$/;"	m	struct:_hw_mtb
PERIPHID7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtbdwt_periphid7_t PERIPHID7;   \/*!< [0xFDC] Peripheral ID Register *\/$/;"	m	struct:_hw_mtbdwt
PERIPHID7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_periphid7_t PERIPHID7;      \/*!< [0xFDC] Peripheral ID Register *\/$/;"	m	struct:_hw_rom
PF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PF : 1;               \/*!< [16] Parity Error Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
PFE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PFE : 1;              \/*!< [4] Passive Filter Enable *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
PFLASH_SSD_CONFIG	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^} FLASH_SSD_CONFIG, *PFLASH_SSD_CONFIG;$/;"	t	typeref:struct:_ssd_config
PFLASH_SWAP_CALLBACK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef bool (* PFLASH_SWAP_CALLBACK)(uint8_t function);$/;"	t
PFR	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon113
PFSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PFSIZE : 4;           \/*!< [27:24] Program Flash Size *\/$/;"	m	struct:_hw_sim_fcfg1::_hw_sim_fcfg1_bitfields
PFlashBase	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^    uint32_t      PFlashBase;         \/*!< The base address of P-Flash memory *\/$/;"	m	struct:_ssd_config
PFlashGetProtection	platform/drivers/src/flash/C90TFS/drvsrc/source/PFlashGetProtection.c	/^uint32_t SIZE_OPTIMIZATION PFlashGetProtection(PFLASH_SSD_CONFIG pSSDConfig, uint32_t* protectStatus)$/;"	f
PFlashSetProtection	platform/drivers/src/flash/C90TFS/drvsrc/source/PFlashSetProtection.c	/^uint32_t SIZE_OPTIMIZATION PFlashSetProtection(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
PFlashSize	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^    uint32_t      PFlashSize;         \/*!< The size in byte of P-Flash memory *\/$/;"	m	struct:_ssd_config
PFlashSwap	platform/drivers/src/flash/C90TFS/drvsrc/source/PFlashSwap.c	/^uint32_t SIZE_OPTIMIZATION PFlashSwap(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	f
PFlashSwapCtl	platform/drivers/src/flash/C90TFS/drvsrc/source/PFlashSwapCtl.c	/^uint32_t SIZE_OPTIMIZATION PFlashSwapCtl(PFLASH_SSD_CONFIG pSSDConfig,uint32_t addr, uint8_t swapcmd,uint8_t* pCurrentSwapMode, \\$/;"	f
PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t PG;                                \/**< ADC Plus-Side Gain Register, offset: 0x2C *\/$/;"	m	struct:__anon75
PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PG : 16;              \/*!< [15:0] Plus-Side Gain *\/$/;"	m	struct:_hw_adc_pg::_hw_adc_pg_bitfields
PG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_pg_t PG;                   \/*!< [0x2C] ADC Plus-Side Gain Register *\/$/;"	m	struct:_hw_adc
PGM2DATA	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	67;"	d
PGM2DATA	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	70;"	d
PGMCHK_ALIGN_SIZE	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	197;"	d
PGM_SIZE_BYTE	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	199;"	d
PI	platform/CMSIS/Include/arm_math.h	319;"	d
PID0	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon116
PID1	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon116
PID2	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon116
PID3	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon116
PID4	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon116
PID5	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon116
PID6	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon116
PID7	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon116
PIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PIN : 1;               \/*!< [6] External Reset Pin *\/$/;"	m	struct:_hw_rcm_srs0::_hw_rcm_srs0_bitfields
PINID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PINID : 4;            \/*!< [3:0] Pincount Identification *\/$/;"	m	struct:_hw_sim_sdid::_hw_sim_sdid_bitfields
PIT0_IRQHandler	platform/drivers/src/pit/fsl_pit_irq.c	/^void PIT0_IRQHandler(void)$/;"	f
PIT1_IRQHandler	platform/drivers/src/pit/fsl_pit_irq.c	/^void PIT1_IRQHandler(void)$/;"	f
PIT2_IRQHandler	platform/drivers/src/pit/fsl_pit_irq.c	/^void PIT2_IRQHandler(void)$/;"	f
PIT3_IRQHandler	platform/drivers/src/pit/fsl_pit_irq.c	/^void PIT3_IRQHandler(void)$/;"	f
PIT_DRV_Deinit	platform/drivers/src/pit/fsl_pit_driver.c	/^void PIT_DRV_Deinit(uint32_t instance)$/;"	f
PIT_DRV_DelayUs	platform/drivers/src/pit/fsl_pit_driver.c	/^void PIT_DRV_DelayUs(uint32_t us)$/;"	f
PIT_DRV_GetTimerPeriodByCount	platform/drivers/src/pit/fsl_pit_driver.c	/^uint32_t PIT_DRV_GetTimerPeriodByCount(uint32_t instance, uint32_t channel)$/;"	f
PIT_DRV_GetTimerPeriodByUs	platform/drivers/src/pit/fsl_pit_driver.c	/^uint32_t PIT_DRV_GetTimerPeriodByUs(uint32_t instance, uint32_t channel)$/;"	f
PIT_DRV_GetUs	platform/drivers/src/pit/fsl_pit_driver.c	/^uint32_t PIT_DRV_GetUs(void)$/;"	f
PIT_DRV_Init	platform/drivers/src/pit/fsl_pit_driver.c	/^void PIT_DRV_Init(uint32_t instance, bool isRunInDebug)$/;"	f
PIT_DRV_InitChannel	platform/drivers/src/pit/fsl_pit_driver.c	/^void PIT_DRV_InitChannel(uint32_t instance,$/;"	f
PIT_DRV_InitUs	platform/drivers/src/pit/fsl_pit_driver.c	/^void PIT_DRV_InitUs(uint32_t instance, uint32_t channel)$/;"	f
PIT_DRV_InstallCallback	platform/drivers/src/pit/fsl_pit_irq.c	/^pit_isr_callback_t  PIT_DRV_InstallCallback(uint32_t instance, uint32_t channel, pit_isr_callback_t function)$/;"	f
PIT_DRV_ReadLifetimeTimerUs	platform/drivers/src/pit/fsl_pit_driver.c	/^uint64_t PIT_DRV_ReadLifetimeTimerUs(uint32_t instance)$/;"	f
PIT_DRV_ReadTimerCount	platform/drivers/src/pit/fsl_pit_driver.c	/^uint32_t PIT_DRV_ReadTimerCount(uint32_t instance, uint32_t channel)$/;"	f
PIT_DRV_ReadTimerUs	platform/drivers/src/pit/fsl_pit_driver.c	/^uint32_t PIT_DRV_ReadTimerUs(uint32_t instance, uint32_t channel)$/;"	f
PIT_DRV_SetLifetimeTimerPeriodByUs	platform/drivers/src/pit/fsl_pit_driver.c	/^void PIT_DRV_SetLifetimeTimerPeriodByUs(uint32_t instance, uint64_t us)$/;"	f
PIT_DRV_SetTimerPeriodByCount	platform/drivers/src/pit/fsl_pit_driver.c	/^void PIT_DRV_SetTimerPeriodByCount(uint32_t instance, uint32_t channel, uint32_t count)$/;"	f
PIT_DRV_SetTimerPeriodByUs	platform/drivers/src/pit/fsl_pit_driver.c	/^void PIT_DRV_SetTimerPeriodByUs(uint32_t instance, uint32_t channel, uint32_t us)$/;"	f
PIT_DRV_StartTimer	platform/drivers/src/pit/fsl_pit_driver.c	/^void PIT_DRV_StartTimer(uint32_t instance, uint32_t channel)$/;"	f
PIT_DRV_StopTimer	platform/drivers/src/pit/fsl_pit_driver.c	/^void PIT_DRV_StopTimer(uint32_t instance, uint32_t channel)$/;"	f
PIT_HAL_ClearIntFlag	platform/hal/inc/fsl_pit_hal.h	/^static inline void PIT_HAL_ClearIntFlag(uint32_t baseAddr, uint32_t channel)$/;"	f
PIT_HAL_Disable	platform/hal/inc/fsl_pit_hal.h	/^static inline void PIT_HAL_Disable(uint32_t baseAddr)$/;"	f
PIT_HAL_Enable	platform/hal/inc/fsl_pit_hal.h	/^static inline void PIT_HAL_Enable(uint32_t baseAddr)$/;"	f
PIT_HAL_GetIntCmd	platform/hal/inc/fsl_pit_hal.h	/^static inline bool PIT_HAL_GetIntCmd(uint32_t baseAddr, uint32_t channel)$/;"	f
PIT_HAL_GetTimerPeriodByCount	platform/hal/inc/fsl_pit_hal.h	/^static inline uint32_t PIT_HAL_GetTimerPeriodByCount(uint32_t baseAddr, uint32_t channel)$/;"	f
PIT_HAL_IsIntPending	platform/hal/inc/fsl_pit_hal.h	/^static inline bool PIT_HAL_IsIntPending(uint32_t baseAddr, uint32_t channel)$/;"	f
PIT_HAL_IsTimerRunning	platform/hal/inc/fsl_pit_hal.h	/^static inline bool PIT_HAL_IsTimerRunning(uint32_t baseAddr, uint32_t channel)$/;"	f
PIT_HAL_ReadLifetimeTimerCount	platform/hal/src/pit/fsl_pit_hal.c	/^uint64_t PIT_HAL_ReadLifetimeTimerCount(uint32_t baseAddr)$/;"	f
PIT_HAL_ReadTimerCount	platform/hal/inc/fsl_pit_hal.h	/^static inline uint32_t PIT_HAL_ReadTimerCount(uint32_t baseAddr, uint32_t channel)$/;"	f
PIT_HAL_SetIntCmd	platform/hal/inc/fsl_pit_hal.h	/^static inline void PIT_HAL_SetIntCmd(uint32_t baseAddr, uint32_t channel, bool enable)$/;"	f
PIT_HAL_SetTimerChainCmd	platform/hal/inc/fsl_pit_hal.h	/^static inline void PIT_HAL_SetTimerChainCmd(uint32_t baseAddr, uint32_t channel, bool enable)$/;"	f
PIT_HAL_SetTimerPeriodByCount	platform/hal/inc/fsl_pit_hal.h	/^static inline void PIT_HAL_SetTimerPeriodByCount(uint32_t baseAddr, uint32_t channel, uint32_t count)$/;"	f
PIT_HAL_SetTimerRunInDebugCmd	platform/hal/inc/fsl_pit_hal.h	/^static inline void PIT_HAL_SetTimerRunInDebugCmd(uint32_t baseAddr, bool timerRun)$/;"	f
PIT_HAL_StartTimer	platform/hal/inc/fsl_pit_hal.h	/^static inline void PIT_HAL_StartTimer(uint32_t baseAddr, uint32_t channel)$/;"	f
PIT_HAL_StopTimer	platform/hal/inc/fsl_pit_hal.h	/^static inline void PIT_HAL_StopTimer(uint32_t baseAddr, uint32_t channel)$/;"	f
PIT_IRQHandler	platform/drivers/src/pit/fsl_pit_irq.c	/^void PIT_IRQHandler(void)$/;"	f
PLACR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t PLACR;                             \/**< Platform Control Register, offset: 0xC *\/$/;"	m	struct:__anon85
PLACR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mcm_placr_t PLACR;             \/*!< [0xC] Platform Control Register *\/$/;"	m	struct:_hw_mcm
PLAMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint16_t PLAMC;                             \/**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA *\/$/;"	m	struct:__anon85
PLAMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mcm_plamc_t PLAMC;              \/*!< [0xA] Crossbar Switch (AXBS) Master Configuration *\/$/;"	m	struct:_hw_mcm
PLASC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint16_t PLASC;                             \/**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 *\/$/;"	m	struct:__anon85
PLASC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mcm_plasc_t PLASC;              \/*!< [0x8] Crossbar Switch (AXBS) Slave Configuration *\/$/;"	m	struct:_hw_mcm
PMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2964;"	d
PMCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t PMCTRL;                             \/**< Power Mode Control register, offset: 0x1 *\/$/;"	m	struct:__anon98
PMCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_smc_pmctrl_t PMCTRL;           \/*!< [0x1] Power Mode Control register *\/$/;"	m	struct:_hw_smc
PMC_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2962;"	d
PMC_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4758;"	d
PMC_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2967;"	d
PMC_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2965;"	d
PMC_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2969;"	d
PMC_HAL_GetAckIsolation	platform/hal/inc/fsl_pmc_hal.h	/^static inline uint8_t PMC_HAL_GetAckIsolation(uint32_t baseAddr)$/;"	f
PMC_HAL_GetLowVoltDetectFlag	platform/hal/inc/fsl_pmc_hal.h	/^static inline bool PMC_HAL_GetLowVoltDetectFlag(uint32_t baseAddr)$/;"	f
PMC_HAL_GetLowVoltDetectVoltMode	platform/hal/inc/fsl_pmc_hal.h	/^static inline pmc_low_volt_detect_volt_select_t PMC_HAL_GetLowVoltDetectVoltMode(uint32_t baseAddr)$/;"	f
PMC_HAL_GetLowVoltWarnFlag	platform/hal/inc/fsl_pmc_hal.h	/^static inline bool PMC_HAL_GetLowVoltWarnFlag(uint32_t baseAddr)$/;"	f
PMC_HAL_GetLowVoltWarnVoltMode	platform/hal/inc/fsl_pmc_hal.h	/^static inline pmc_low_volt_warn_volt_select_t PMC_HAL_GetLowVoltWarnVoltMode(uint32_t baseAddr)$/;"	f
PMC_HAL_GetRegulatorStatus	platform/hal/inc/fsl_pmc_hal.h	/^static inline uint8_t PMC_HAL_GetRegulatorStatus(uint32_t baseAddr)$/;"	f
PMC_HAL_SetBandgapBufferCmd	platform/hal/inc/fsl_pmc_hal.h	/^static inline void PMC_HAL_SetBandgapBufferCmd(uint32_t baseAddr, bool enable)$/;"	f
PMC_HAL_SetBandgapInLowPowerModeCmd	platform/hal/inc/fsl_pmc_hal.h	/^static inline void PMC_HAL_SetBandgapInLowPowerModeCmd(uint32_t baseAddr, bool enable)$/;"	f
PMC_HAL_SetClearAckIsolation	platform/hal/inc/fsl_pmc_hal.h	/^static inline void PMC_HAL_SetClearAckIsolation(uint32_t baseAddr)$/;"	f
PMC_HAL_SetLowVoltDetectAck	platform/hal/inc/fsl_pmc_hal.h	/^static inline void PMC_HAL_SetLowVoltDetectAck(uint32_t baseAddr)$/;"	f
PMC_HAL_SetLowVoltDetectResetCmd	platform/hal/inc/fsl_pmc_hal.h	/^static inline void PMC_HAL_SetLowVoltDetectResetCmd(uint32_t baseAddr, bool enable)$/;"	f
PMC_HAL_SetLowVoltDetectVoltMode	platform/hal/inc/fsl_pmc_hal.h	/^static inline void PMC_HAL_SetLowVoltDetectVoltMode(uint32_t baseAddr, pmc_low_volt_detect_volt_select_t select)$/;"	f
PMC_HAL_SetLowVoltIntCmd	platform/hal/src/pmc/fsl_pmc_hal.c	/^void PMC_HAL_SetLowVoltIntCmd(uint32_t baseAddr, pmc_int_select_t intSelect, bool enable)$/;"	f
PMC_HAL_SetLowVoltWarnAck	platform/hal/inc/fsl_pmc_hal.h	/^static inline void PMC_HAL_SetLowVoltWarnAck(uint32_t baseAddr)$/;"	f
PMC_HAL_SetLowVoltWarnVoltMode	platform/hal/inc/fsl_pmc_hal.h	/^static inline void PMC_HAL_SetLowVoltWarnVoltMode(uint32_t baseAddr, pmc_low_volt_warn_volt_select_t select)$/;"	f
PMC_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^PMC_IRQHandler$/;"	l
PMC_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2971;"	d
PMC_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  PMC_IRQn                     = 6,                \/**< Low-voltage detect, low-voltage warning *\/$/;"	e	enum:IRQn
PMC_LVDSC1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2985;"	d
PMC_LVDSC1_LVDACK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2931;"	d
PMC_LVDSC1_LVDACK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2932;"	d
PMC_LVDSC1_LVDF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2933;"	d
PMC_LVDSC1_LVDF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2934;"	d
PMC_LVDSC1_LVDIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2929;"	d
PMC_LVDSC1_LVDIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2930;"	d
PMC_LVDSC1_LVDRE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2927;"	d
PMC_LVDSC1_LVDRE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2928;"	d
PMC_LVDSC1_LVDV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2926;"	d
PMC_LVDSC1_LVDV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2924;"	d
PMC_LVDSC1_LVDV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2925;"	d
PMC_LVDSC1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2905;"	d
PMC_LVDSC2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2986;"	d
PMC_LVDSC2_LVWACK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2941;"	d
PMC_LVDSC2_LVWACK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2942;"	d
PMC_LVDSC2_LVWF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2943;"	d
PMC_LVDSC2_LVWF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2944;"	d
PMC_LVDSC2_LVWIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2939;"	d
PMC_LVDSC2_LVWIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2940;"	d
PMC_LVDSC2_LVWV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2938;"	d
PMC_LVDSC2_LVWV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2936;"	d
PMC_LVDSC2_LVWV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2937;"	d
PMC_LVDSC2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2906;"	d
PMC_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} PMC_Type, *PMC_MemMapPtr;$/;"	t	typeref:struct:__anon91
PMC_REGSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2987;"	d
PMC_REGSC_ACKISO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2950;"	d
PMC_REGSC_ACKISO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2951;"	d
PMC_REGSC_BGBE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2946;"	d
PMC_REGSC_BGBE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2947;"	d
PMC_REGSC_BGEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2952;"	d
PMC_REGSC_BGEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2953;"	d
PMC_REGSC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2907;"	d
PMC_REGSC_REGONS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2948;"	d
PMC_REGSC_REGONS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	2949;"	d
PMC_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} PMC_Type, *PMC_MemMapPtr;$/;"	t	typeref:struct:__anon91
PMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PMODE : 1;             \/*!< [4] Power Mode Select *\/$/;"	m	struct:_hw_cmp_cr1::_hw_cmp_cr1_bitfields
PMPROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t PMPROT;                             \/**< Power Mode Protection register, offset: 0x0 *\/$/;"	m	struct:__anon98
PMPROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_smc_pmprot_t PMPROT;           \/*!< [0x0] Power Mode Protection register *\/$/;"	m	struct:_hw_smc
PMSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t PMSTAT;                             \/**< Power Mode Status register, offset: 0x3 *\/$/;"	m	struct:__anon98
PMSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PMSTAT : 7;            \/*!< [6:0]  *\/$/;"	m	struct:_hw_smc_pmstat::_hw_smc_pmstat_bitfields
PMSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_smc_pmstat_t PMSTAT;            \/*!< [0x3] Power Mode Status register *\/$/;"	m	struct:_hw_smc
POINTER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t POINTER : 29;         \/*!< [31:3] Trace Packet Address Pointer[28:0]$/;"	m	struct:_hw_mtb_position::_hw_mtb_position_bitfields
POR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t POR : 1;               \/*!< [7] Power-On Reset *\/$/;"	m	struct:_hw_rcm_srs0::_hw_rcm_srs0_bitfields
PORPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PORPO : 1;             \/*!< [5] POR Power Option *\/$/;"	m	struct:_hw_smc_stopctrl::_hw_smc_stopctrl_bitfields
PORT	platform/CMSIS/Include/core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon116	typeref:union:__anon116::__anon117
PORTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3094;"	d
PORTA_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3092;"	d
PORTA_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3095;"	d
PORTA_GPCHR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3153;"	d
PORTA_GPCLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3152;"	d
PORTA_IRQHandler	platform/drivers/src/gpio/fsl_gpio_irq.c	/^void PORTA_IRQHandler(void)$/;"	f
PORTA_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^PORTA_IRQHandler$/;"	l
PORTA_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  PORTA_IRQn                   = 30,               \/**< PORTA Pin detect *\/$/;"	e	enum:IRQn
PORTA_ISFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3154;"	d
PORTA_PCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3193;"	d
PORTA_PCR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3120;"	d
PORTA_PCR1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3121;"	d
PORTA_PCR10	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3130;"	d
PORTA_PCR11	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3131;"	d
PORTA_PCR12	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3132;"	d
PORTA_PCR13	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3133;"	d
PORTA_PCR14	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3134;"	d
PORTA_PCR15	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3135;"	d
PORTA_PCR16	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3136;"	d
PORTA_PCR17	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3137;"	d
PORTA_PCR18	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3138;"	d
PORTA_PCR19	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3139;"	d
PORTA_PCR2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3122;"	d
PORTA_PCR20	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3140;"	d
PORTA_PCR21	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3141;"	d
PORTA_PCR22	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3142;"	d
PORTA_PCR23	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3143;"	d
PORTA_PCR24	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3144;"	d
PORTA_PCR25	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3145;"	d
PORTA_PCR26	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3146;"	d
PORTA_PCR27	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3147;"	d
PORTA_PCR28	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3148;"	d
PORTA_PCR29	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3149;"	d
PORTA_PCR3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3123;"	d
PORTA_PCR30	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3150;"	d
PORTA_PCR31	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3151;"	d
PORTA_PCR4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3124;"	d
PORTA_PCR5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3125;"	d
PORTA_PCR6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3126;"	d
PORTA_PCR7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3127;"	d
PORTA_PCR8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3128;"	d
PORTA_PCR9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3129;"	d
PORTAb	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PORTAb : 1;           \/*!< [9] Port A Clock Gate Control *\/$/;"	m	struct:_hw_sim_scgc5::_hw_sim_scgc5_bitfields
PORTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3099;"	d
PORTB_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3097;"	d
PORTB_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3100;"	d
PORTB_GPCHR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3189;"	d
PORTB_GPCLR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3188;"	d
PORTB_IRQHandler	platform/drivers/src/gpio/fsl_gpio_irq.c	/^void PORTB_IRQHandler(void)$/;"	f
PORTB_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^PORTB_IRQHandler$/;"	l
PORTB_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  PORTB_IRQn                   = 31                \/**< PORTB Pin detect *\/$/;"	e	enum:IRQn
PORTB_ISFR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3190;"	d
PORTB_PCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3194;"	d
PORTB_PCR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3156;"	d
PORTB_PCR1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3157;"	d
PORTB_PCR10	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3166;"	d
PORTB_PCR11	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3167;"	d
PORTB_PCR12	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3168;"	d
PORTB_PCR13	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3169;"	d
PORTB_PCR14	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3170;"	d
PORTB_PCR15	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3171;"	d
PORTB_PCR16	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3172;"	d
PORTB_PCR17	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3173;"	d
PORTB_PCR18	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3174;"	d
PORTB_PCR19	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3175;"	d
PORTB_PCR2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3158;"	d
PORTB_PCR20	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3176;"	d
PORTB_PCR21	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3177;"	d
PORTB_PCR22	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3178;"	d
PORTB_PCR23	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3179;"	d
PORTB_PCR24	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3180;"	d
PORTB_PCR25	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3181;"	d
PORTB_PCR26	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3182;"	d
PORTB_PCR27	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3183;"	d
PORTB_PCR28	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3184;"	d
PORTB_PCR29	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3185;"	d
PORTB_PCR3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3159;"	d
PORTB_PCR30	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3186;"	d
PORTB_PCR31	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3187;"	d
PORTB_PCR4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3160;"	d
PORTB_PCR5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3161;"	d
PORTB_PCR6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3162;"	d
PORTB_PCR7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3163;"	d
PORTB_PCR8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3164;"	d
PORTB_PCR9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3165;"	d
PORTBb	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PORTBb : 1;           \/*!< [10] Port B Clock Gate Control *\/$/;"	m	struct:_hw_sim_scgc5::_hw_sim_scgc5_bitfields
PORTC_IRQHandler	platform/drivers/src/gpio/fsl_gpio_irq.c	/^void PORTC_IRQHandler(void)$/;"	f
PORTC_PORTD_IRQHandler	platform/drivers/src/gpio/fsl_gpio_irq.c	/^void PORTC_PORTD_IRQHandler(void)$/;"	f
PORTD_IRQHandler	platform/drivers/src/gpio/fsl_gpio_irq.c	/^void PORTD_IRQHandler(void)$/;"	f
PORTE_IRQHandler	platform/drivers/src/gpio/fsl_gpio_irq.c	/^void PORTE_IRQHandler(void)$/;"	f
PORTF_IRQHandler	platform/drivers/src/gpio/fsl_gpio_irq.c	/^void PORTF_IRQHandler(void)$/;"	f
PORT_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4759;"	d
PORT_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3102;"	d
PORT_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3104;"	d
PORT_GPCHR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3076;"	d
PORT_GPCHR_GPWD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3074;"	d
PORT_GPCHR_GPWD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3075;"	d
PORT_GPCHR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3079;"	d
PORT_GPCHR_GPWE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3077;"	d
PORT_GPCHR_GPWE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3078;"	d
PORT_GPCHR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3030;"	d
PORT_GPCLR_GPWD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3069;"	d
PORT_GPCLR_GPWD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3067;"	d
PORT_GPCLR_GPWD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3068;"	d
PORT_GPCLR_GPWE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3072;"	d
PORT_GPCLR_GPWE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3070;"	d
PORT_GPCLR_GPWE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3071;"	d
PORT_GPCLR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3029;"	d
PORT_HAL_ClearPinIntFlag	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_ClearPinIntFlag(uint32_t baseAddr, uint32_t pin)$/;"	f
PORT_HAL_ClearPortIntFlag	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_ClearPortIntFlag(uint32_t baseAddr)$/;"	f
PORT_HAL_GetPinIntMode	platform/hal/inc/fsl_port_hal.h	/^static inline port_interrupt_config_t PORT_HAL_GetPinIntMode(uint32_t baseAddr, uint32_t pin)$/;"	f
PORT_HAL_GetPortIntFlag	platform/hal/inc/fsl_port_hal.h	/^static inline uint32_t PORT_HAL_GetPortIntFlag(uint32_t baseAddr)$/;"	f
PORT_HAL_IsPinIntPending	platform/hal/inc/fsl_port_hal.h	/^static inline bool PORT_HAL_IsPinIntPending(uint32_t baseAddr, uint32_t pin)$/;"	f
PORT_HAL_SetDigitalFilterClock	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetDigitalFilterClock(uint32_t baseAddr, $/;"	f
PORT_HAL_SetDigitalFilterCmd	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetDigitalFilterCmd(uint32_t baseAddr, $/;"	f
PORT_HAL_SetDigitalFilterWidth	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetDigitalFilterWidth(uint32_t baseAddr, uint8_t width)$/;"	f
PORT_HAL_SetDriveStrengthMode	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetDriveStrengthMode(uint32_t baseAddr, $/;"	f
PORT_HAL_SetHighGlobalPinCtrl	platform/hal/src/port/fsl_port_hal.c	/^void PORT_HAL_SetHighGlobalPinCtrl(uint32_t baseAddr, uint16_t highPinSelect, uint16_t config)$/;"	f
PORT_HAL_SetLowGlobalPinCtrl	platform/hal/src/port/fsl_port_hal.c	/^void PORT_HAL_SetLowGlobalPinCtrl(uint32_t baseAddr, uint16_t lowPinSelect, uint16_t config)$/;"	f
PORT_HAL_SetMuxMode	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetMuxMode(uint32_t baseAddr,$/;"	f
PORT_HAL_SetOpenDrainCmd	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetOpenDrainCmd(uint32_t baseAddr, $/;"	f
PORT_HAL_SetPassiveFilterCmd	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetPassiveFilterCmd(uint32_t baseAddr, $/;"	f
PORT_HAL_SetPinCtrlLockCmd	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetPinCtrlLockCmd(uint32_t baseAddr, $/;"	f
PORT_HAL_SetPinIntMode	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetPinIntMode(uint32_t baseAddr, $/;"	f
PORT_HAL_SetPullCmd	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetPullCmd(uint32_t baseAddr,$/;"	f
PORT_HAL_SetPullMode	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetPullMode(uint32_t baseAddr, $/;"	f
PORT_HAL_SetSlewRateMode	platform/hal/inc/fsl_port_hal.h	/^static inline void PORT_HAL_SetSlewRateMode(uint32_t baseAddr, $/;"	f
PORT_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3106;"	d
PORT_ISFR_ISF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3083;"	d
PORT_ISFR_ISF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3081;"	d
PORT_ISFR_ISF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3082;"	d
PORT_ISFR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3031;"	d
PORT_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} PORT_Type, *PORT_MemMapPtr;$/;"	t	typeref:struct:__anon92
PORT_PCR_DSE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3056;"	d
PORT_PCR_DSE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3057;"	d
PORT_PCR_IRQC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3063;"	d
PORT_PCR_IRQC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3061;"	d
PORT_PCR_IRQC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3062;"	d
PORT_PCR_ISF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3064;"	d
PORT_PCR_ISF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3065;"	d
PORT_PCR_MUX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3060;"	d
PORT_PCR_MUX_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3058;"	d
PORT_PCR_MUX_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3059;"	d
PORT_PCR_PE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3050;"	d
PORT_PCR_PE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3051;"	d
PORT_PCR_PFE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3054;"	d
PORT_PCR_PFE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3055;"	d
PORT_PCR_PS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3048;"	d
PORT_PCR_PS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3049;"	d
PORT_PCR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3028;"	d
PORT_PCR_SRE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3052;"	d
PORT_PCR_SRE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3053;"	d
PORT_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} PORT_Type, *PORT_MemMapPtr;$/;"	t	typeref:struct:__anon92
POSITION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t POSITION;                          \/**< MTB Position Register, offset: 0x0 *\/$/;"	m	struct:__anon86
POSITION	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mtb_position_t POSITION;       \/*!< [0x0] MTB Position Register *\/$/;"	m	struct:_hw_mtb
POWER_EXTRACT_GPIO_PINNAME	platform/system/src/power/fsl_power_manager_common.h	48;"	d
POWER_EXTRACT_LLWU_PIN	platform/system/src/power/fsl_power_manager_common.h	47;"	d
POWER_GPIO_RESERVED	platform/system/src/power/fsl_power_manager_common.h	46;"	d
POWER_MAKE_WAKEUP_PIN	platform/system/src/power/fsl_power_manager_common.h	45;"	d
POWER_SET_MODE_TIMEOUT	platform/system/src/power/fsl_power_manager.c	107;"	d	file:
POWER_SYS_CheckClocks	platform/system/src/power/fsl_power_manager.c	/^static power_manager_error_code_t POWER_SYS_CheckClocks(power_manager_modes_t mode)$/;"	f	file:
POWER_SYS_ClearAckIsolation	platform/system/src/power/fsl_power_manager.c	/^void POWER_SYS_ClearAckIsolation(void)$/;"	f
POWER_SYS_ClearWakeupPinFlag	platform/system/src/power/fsl_power_manager.c	/^void POWER_SYS_ClearWakeupPinFlag(power_wakeup_pin_t pin)$/;"	f
POWER_SYS_Deinit	platform/system/src/power/fsl_power_manager.c	/^power_manager_error_code_t POWER_SYS_Deinit(void)$/;"	f
POWER_SYS_GetAckIsolation	platform/system/src/power/fsl_power_manager.c	/^bool POWER_SYS_GetAckIsolation(void)$/;"	f
POWER_SYS_GetCurrentMode	platform/system/src/power/fsl_power_manager.c	/^power_manager_modes_t POWER_SYS_GetCurrentMode(void)$/;"	f
POWER_SYS_GetErrorCallback	platform/system/src/power/fsl_power_manager.c	/^power_manager_callback_user_config_t* POWER_SYS_GetErrorCallback(void)$/;"	f
POWER_SYS_GetErrorCallbackIndex	platform/system/src/power/fsl_power_manager.c	/^uint8_t POWER_SYS_GetErrorCallbackIndex (void)$/;"	f
POWER_SYS_GetLastMode	platform/system/src/power/fsl_power_manager.c	/^power_manager_error_code_t POWER_SYS_GetLastMode(uint8_t *powerModeIndexPtr)$/;"	f
POWER_SYS_GetLastModeConfig	platform/system/src/power/fsl_power_manager.c	/^power_manager_error_code_t POWER_SYS_GetLastModeConfig(power_manager_user_config_t ** powerModePtr)$/;"	f
POWER_SYS_GetLowLeakageWakeupResetStatus	platform/system/src/power/fsl_power_manager.c	/^bool POWER_SYS_GetLowLeakageWakeupResetStatus(void)$/;"	f
POWER_SYS_GetVeryLowPowerModeStatus	platform/system/src/power/fsl_power_manager.c	/^bool POWER_SYS_GetVeryLowPowerModeStatus(void)$/;"	f
POWER_SYS_GetWakeupModule	platform/system/src/power/fsl_power_manager.c	/^bool POWER_SYS_GetWakeupModule(power_wakeup_module_t module)$/;"	f
POWER_SYS_GetWakeupModuleFlag	platform/system/src/power/fsl_power_manager.c	/^bool POWER_SYS_GetWakeupModuleFlag(power_wakeup_module_t module)$/;"	f
POWER_SYS_GetWakeupPin	platform/system/src/power/fsl_power_manager.c	/^llwu_external_pin_modes_t POWER_SYS_GetWakeupPin(power_wakeup_pin_t pin)$/;"	f
POWER_SYS_GetWakeupPinFlag	platform/system/src/power/fsl_power_manager.c	/^bool POWER_SYS_GetWakeupPinFlag(power_wakeup_pin_t pin)$/;"	f
POWER_SYS_Init	platform/system/src/power/fsl_power_manager.c	/^power_manager_error_code_t POWER_SYS_Init(power_manager_user_config_t const * (* powerConfigsPtr)[],$/;"	f
POWER_SYS_LOCK	platform/system/src/power/fsl_power_manager.c	101;"	d	file:
POWER_SYS_LOCK	platform/system/src/power/fsl_power_manager.c	96;"	d	file:
POWER_SYS_LOCK_DEINIT	platform/system/src/power/fsl_power_manager.c	103;"	d	file:
POWER_SYS_LOCK_DEINIT	platform/system/src/power/fsl_power_manager.c	98;"	d	file:
POWER_SYS_LOCK_INIT	platform/system/src/power/fsl_power_manager.c	100;"	d	file:
POWER_SYS_LOCK_INIT	platform/system/src/power/fsl_power_manager.c	95;"	d	file:
POWER_SYS_SetMode	platform/system/src/power/fsl_power_manager.c	/^power_manager_error_code_t POWER_SYS_SetMode(uint8_t powerModeIndex, power_manager_policy_t policy)$/;"	f
POWER_SYS_SetWakeupModule	platform/system/src/power/fsl_power_manager.c	/^void POWER_SYS_SetWakeupModule(power_wakeup_module_t module,bool enable)$/;"	f
POWER_SYS_SetWakeupPin	platform/system/src/power/fsl_power_manager.c	/^void POWER_SYS_SetWakeupPin(power_wakeup_pin_t pin, llwu_external_pin_modes_t pinMode, const gpio_input_pin_t * config)$/;"	f
POWER_SYS_UNLOCK	platform/system/src/power/fsl_power_manager.c	102;"	d	file:
POWER_SYS_UNLOCK	platform/system/src/power/fsl_power_manager.c	97;"	d	file:
POWER_SYS_WaitForRunStatus	platform/system/src/power/fsl_power_manager.c	/^static power_manager_error_code_t POWER_SYS_WaitForRunStatus(void)$/;"	f	file:
POWER_SYS_WaitForVlprStatus	platform/system/src/power/fsl_power_manager.c	/^static power_manager_error_code_t POWER_SYS_WaitForVlprStatus(void)$/;"	f	file:
POWER_VLPR_MAX_CLK	platform/system/src/power/fsl_power_manager.c	59;"	d	file:
POWER_VLPR_MAX_CLK	platform/system/src/power/fsl_power_manager.c	61;"	d	file:
POWER_VLPR_MAX_FLASH_BLPE_CLK	platform/system/src/power/fsl_power_manager.c	65;"	d	file:
POWER_VLPR_MAX_FLASH_BLPI_CLK	platform/system/src/power/fsl_power_manager.c	67;"	d	file:
POWER_VLPR_MCG_LITE	platform/system/src/power/fsl_power_manager.c	44;"	d	file:
POWER_VLPR_MCG_LITE	platform/system/src/power/fsl_power_manager.c	62;"	d	file:
PRESCALE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PRESCALE : 4;         \/*!< [6:3] Prescale Value *\/$/;"	m	struct:_hw_lptmr_psr::_hw_lptmr_psr_bitfields
PRINTF	platform/utilities/inc/fsl_debug_console.h	48;"	d
PRINTF	platform/utilities/inc/fsl_debug_console.h	54;"	d
PRIORITY_OSA_TO_RTOS	platform/osa/inc/fsl_os_abstraction_free_rtos.h	153;"	d
PRIORITY_OSA_TO_RTOS	platform/osa/inc/fsl_os_abstraction_mqx.h	174;"	d
PRIORITY_OSA_TO_RTOS	platform/osa/inc/fsl_os_abstraction_ucosii.h	115;"	d
PRIORITY_OSA_TO_RTOS	platform/osa/inc/fsl_os_abstraction_ucosiii.h	118;"	d
PRIORITY_RTOS_TO_OSA	platform/osa/inc/fsl_os_abstraction_free_rtos.h	154;"	d
PRIORITY_RTOS_TO_OSA	platform/osa/inc/fsl_os_abstraction_mqx.h	175;"	d
PRIORITY_RTOS_TO_OSA	platform/osa/inc/fsl_os_abstraction_ucosii.h	116;"	d
PRIORITY_RTOS_TO_OSA	platform/osa/inc/fsl_os_abstraction_ucosiii.h	119;"	d
PRIVATE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    void  *PRIVATE;$/;"	m	struct:ENETEcbStruct
PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PROT : 8;              \/*!< [7:0] P-Flash Region Protect *\/$/;"	m	struct:_hw_nv_fprot0::_hw_nv_fprot0_bitfields
PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PROT : 8;              \/*!< [7:0] P-Flash Region Protect *\/$/;"	m	struct:_hw_nv_fprot1::_hw_nv_fprot1_bitfields
PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PROT : 8;              \/*!< [7:0] P-Flash Region Protect *\/$/;"	m	struct:_hw_nv_fprot2::_hw_nv_fprot2_bitfields
PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PROT : 8;              \/*!< [7:0] P-Flash Region Protect *\/$/;"	m	struct:_hw_nv_fprot3::_hw_nv_fprot3_bitfields
PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PROT : 8;              \/*!< [7:0] Program Flash Region Protect *\/$/;"	m	struct:_hw_ftfa_fprot0::_hw_ftfa_fprot0_bitfields
PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PROT : 8;              \/*!< [7:0] Program Flash Region Protect *\/$/;"	m	struct:_hw_ftfa_fprot1::_hw_ftfa_fprot1_bitfields
PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PROT : 8;              \/*!< [7:0] Program Flash Region Protect *\/$/;"	m	struct:_hw_ftfa_fprot2::_hw_ftfa_fprot2_bitfields
PROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PROT : 8;              \/*!< [7:0] Program Flash Region Protect *\/$/;"	m	struct:_hw_ftfa_fprot3::_hw_ftfa_fprot3_bitfields
PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PS : 1;               \/*!< [0] Pull Select *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PS : 3;               \/*!< [2:0] Prescale Factor Selection *\/$/;"	m	struct:_hw_tpm_sc::_hw_tpm_sc_bitfields
PSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PSEL : 3;              \/*!< [5:3] Plus Input Mux Control *\/$/;"	m	struct:_hw_cmp_muxcr::_hw_cmp_muxcr_bitfields
PSOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __O  uint32_t PSOR;                              \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:__anon77
PSOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __O  uint32_t PSOR;                              \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:__anon79
PSOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __O hw_fgpio_psor_t PSOR;              \/*!< [0x4] Port Set Output Register *\/$/;"	m	struct:_hw_fgpio
PSOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __O hw_gpio_psor_t PSOR;               \/*!< [0x4] Port Set Output Register *\/$/;"	m	struct:_hw_gpio
PSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t PSR;                               \/**< Low Power Timer Prescale Register, offset: 0x4 *\/$/;"	m	struct:__anon82
PSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_lptmr_psr_t PSR;               \/*!< [0x4] Low Power Timer Prescale Register *\/$/;"	m	struct:_hw_lptmr
PSTOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t PSTOPO : 2;            \/*!< [7:6] Partial Stop Option *\/$/;"	m	struct:_hw_smc_stopctrl::_hw_smc_stopctrl_bitfields
PT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PT : 1;               \/*!< [0] Parity Type *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
PTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4773;"	d
PTA_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4771;"	d
PTA_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4769;"	d
PTB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4774;"	d
PTB_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4772;"	d
PTB_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4770;"	d
PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PTCO : 32;            \/*!< [31:0] Port Clear Output *\/$/;"	m	struct:_hw_fgpio_pcor::_hw_fgpio_pcor_bitfields
PTCO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PTCO : 32;            \/*!< [31:0] Port Clear Output *\/$/;"	m	struct:_hw_gpio_pcor::_hw_gpio_pcor_bitfields
PTOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __O  uint32_t PTOR;                              \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:__anon77
PTOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __O  uint32_t PTOR;                              \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:__anon79
PTOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __O hw_fgpio_ptor_t PTOR;              \/*!< [0xC] Port Toggle Output Register *\/$/;"	m	struct:_hw_fgpio
PTOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __O hw_gpio_ptor_t PTOR;               \/*!< [0xC] Port Toggle Output Register *\/$/;"	m	struct:_hw_gpio
PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PTSO : 32;            \/*!< [31:0] Port Set Output *\/$/;"	m	struct:_hw_fgpio_psor::_hw_fgpio_psor_bitfields
PTSO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PTSO : 32;            \/*!< [31:0] Port Set Output *\/$/;"	m	struct:_hw_gpio_psor::_hw_gpio_psor_bitfields
PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PTTO : 32;            \/*!< [31:0] Port Toggle Output *\/$/;"	m	struct:_hw_fgpio_ptor::_hw_fgpio_ptor_bitfields
PTTO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t PTTO : 32;            \/*!< [31:0] Port Toggle Output *\/$/;"	m	struct:_hw_gpio_ptor::_hw_gpio_ptor_bitfields
PUTCHAR	platform/utilities/inc/fsl_debug_console.h	50;"	d
PUTCHAR	platform/utilities/inc/fsl_debug_console.h	58;"	d
PUTCHAR_FUNC	platform/utilities/src/print_scan.h	/^typedef int (*PUTCHAR_FUNC)(int a, void *b);$/;"	t
PdbAdcPreTriggerConfig	platform/drivers/inc/fsl_pdb_driver.h	/^typedef struct PdbAdcPreTriggerConfig$/;"	s
PdbDacTriggerConfig	platform/drivers/inc/fsl_pdb_driver.h	/^typedef struct PdbDacTriggerConfig$/;"	s
PdbPulseOutTriggerConfig	platform/drivers/inc/fsl_pdb_driver.h	/^typedef struct PdbPulseOutTriggerConfig$/;"	s
PdbUserConfig	platform/drivers/inc/fsl_pdb_driver.h	/^typedef struct PdbUserConfig$/;"	s
PendSV_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  PendSV_IRQn                  = -2,               \/**< Cortex-M0 Pend SV Interrupt *\/$/;"	e	enum:IRQn
PitUserConfig	platform/drivers/inc/fsl_pit_driver.h	/^typedef struct PitUserConfig {$/;"	s
Q	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon63::__anon64
Q	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon67::__anon68
Q	platform/CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon104::__anon105
Q	platform/CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon108::__anon109
QUEUEADD	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	127;"	d
QUEUEGET	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	137;"	d
R	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t R[2];                              \/**< ADC Data Result Register, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:__anon75
R0T0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R0T0 : 1;             \/*!< [0]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
R1T1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R1T1 : 1;             \/*!< [1]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
R2T2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R2T2 : 1;             \/*!< [2]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
R3T3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R3T3 : 1;             \/*!< [3]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
R4T4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R4T4 : 1;             \/*!< [4]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
R5T5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R5T5 : 1;             \/*!< [5]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
R6T6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R6T6 : 1;             \/*!< [6]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
R7T7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R7T7 : 1;             \/*!< [7]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
R8T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R8T8 : 1;             \/*!< [8]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
R8T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R8T9 : 1;             \/*!< [31] Receive Bit 8 \/ Transmit Bit 9 *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
R9T8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R9T8 : 1;             \/*!< [30] Receive Bit 9 \/ Transmit Bit 8 *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
R9T9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t R9T9 : 1;             \/*!< [9]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
RA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t RA;                                 \/**< I2C Range Address register, offset: 0x7 *\/$/;"	m	struct:__anon80
RA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_ra_t RA;                   \/*!< [0x7] I2C Range Address register *\/$/;"	m	struct:_hw_i2c
RAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RAD : 7;               \/*!< [7:1] Range Slave Address *\/$/;"	m	struct:_hw_i2c_ra::_hw_i2c_ra_bitfields
RAF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RAF : 1;              \/*!< [24] Receiver Active Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
RAM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RAM : 1;               \/*!< [3] Range Address Match *\/$/;"	m	struct:_hw_i2c_s::_hw_i2c_s_bitfields
RAM2PartitionOption	platform/system/inc/fsl_power_manager.h	/^    bool RAM2PartitionOption;$/;"	m	struct:_power_manager_mode_user_config
RAM2PartitionValue	platform/system/inc/fsl_power_manager.h	/^    smc_ram2_option_t RAM2PartitionValue;$/;"	m	struct:_power_manager_mode_user_config
RAMPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RAMPRIV : 1;          \/*!< [8] RAM Privilege *\/$/;"	m	struct:_hw_mtb_master::_hw_mtb_master_bitfields
RASR	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon74
RASR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon120
RASR_A1	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon120
RASR_A2	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon120
RASR_A3	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon120
RBAR	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon74
RBAR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon120
RBAR_A1	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon120
RBAR_A2	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon120
RBAR_A3	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon120
RCM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3330;"	d
RCM_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3328;"	d
RCM_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4760;"	d
RCM_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3333;"	d
RCM_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3331;"	d
RCM_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3335;"	d
RCM_FM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3353;"	d
RCM_FM_FORCEROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3295;"	d
RCM_FM_FORCEROM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3293;"	d
RCM_FM_FORCEROM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3294;"	d
RCM_FM_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3243;"	d
RCM_HAL_ClearBootRomSrc	platform/hal/inc/fsl_rcm_hal.h	/^static inline void RCM_HAL_ClearBootRomSrc(uint32_t baseAddr)$/;"	f
RCM_HAL_ClearStickySrcStatus	platform/hal/src/rcm/fsl_rcm_hal.c	/^void RCM_HAL_ClearStickySrcStatus(uint32_t baseAddr)$/;"	f
RCM_HAL_GetBootRomSrc	platform/hal/inc/fsl_rcm_hal.h	/^static inline rcm_boot_rom_config_t RCM_HAL_GetBootRomSrc(uint32_t baseAddr)$/;"	f
RCM_HAL_GetEasyPortModeStatusCmd	platform/hal/inc/fsl_rcm_hal.h	/^static inline bool RCM_HAL_GetEasyPortModeStatusCmd(uint32_t baseAddr)$/;"	f
RCM_HAL_GetFilterRunWaitMode	platform/hal/inc/fsl_rcm_hal.h	/^static inline rcm_filter_run_wait_modes_t RCM_HAL_GetFilterRunWaitMode(uint32_t baseAddr)$/;"	f
RCM_HAL_GetFilterStopModeCmd	platform/hal/inc/fsl_rcm_hal.h	/^static inline bool RCM_HAL_GetFilterStopModeCmd(uint32_t baseAddr)$/;"	f
RCM_HAL_GetFilterWidth	platform/hal/inc/fsl_rcm_hal.h	/^static inline uint32_t RCM_HAL_GetFilterWidth(uint32_t baseAddr)$/;"	f
RCM_HAL_GetForceBootRomSrc	platform/hal/inc/fsl_rcm_hal.h	/^static inline rcm_boot_rom_config_t RCM_HAL_GetForceBootRomSrc(uint32_t baseAddr)$/;"	f
RCM_HAL_GetSrcStatusCmd	platform/hal/src/rcm/fsl_rcm_hal.c	/^bool RCM_HAL_GetSrcStatusCmd(uint32_t baseAddr, rcm_source_names_t srcName)$/;"	f
RCM_HAL_GetStickySrcStatusCmd	platform/hal/src/rcm/fsl_rcm_hal.c	/^bool RCM_HAL_GetStickySrcStatusCmd(uint32_t baseAddr, rcm_source_names_t srcName)$/;"	f
RCM_HAL_SetFilterRunWaitMode	platform/hal/inc/fsl_rcm_hal.h	/^static inline void RCM_HAL_SetFilterRunWaitMode(uint32_t baseAddr, rcm_filter_run_wait_modes_t mode)$/;"	f
RCM_HAL_SetFilterStopModeCmd	platform/hal/inc/fsl_rcm_hal.h	/^static inline void RCM_HAL_SetFilterStopModeCmd(uint32_t baseAddr, bool enable)$/;"	f
RCM_HAL_SetFilterWidth	platform/hal/inc/fsl_rcm_hal.h	/^static inline void RCM_HAL_SetFilterWidth(uint32_t baseAddr, uint32_t width)$/;"	f
RCM_HAL_SetForceBootRomSrc	platform/hal/inc/fsl_rcm_hal.h	/^static inline void RCM_HAL_SetForceBootRomSrc(uint32_t baseAddr,$/;"	f
RCM_MR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3354;"	d
RCM_MR_BOOTROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3299;"	d
RCM_MR_BOOTROM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3297;"	d
RCM_MR_BOOTROM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3298;"	d
RCM_MR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3244;"	d
RCM_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} RCM_Type, *RCM_MemMapPtr;$/;"	t	typeref:struct:__anon93
RCM_RPFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3351;"	d
RCM_RPFC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3241;"	d
RCM_RPFC_RSTFLTSRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3285;"	d
RCM_RPFC_RSTFLTSRW_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3283;"	d
RCM_RPFC_RSTFLTSRW_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3284;"	d
RCM_RPFC_RSTFLTSS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3286;"	d
RCM_RPFC_RSTFLTSS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3287;"	d
RCM_RPFW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3352;"	d
RCM_RPFW_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3242;"	d
RCM_RPFW_RSTFLTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3291;"	d
RCM_RPFW_RSTFLTSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3289;"	d
RCM_RPFW_RSTFLTSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3290;"	d
RCM_SRS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3349;"	d
RCM_SRS0_LVD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3265;"	d
RCM_SRS0_LVD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3266;"	d
RCM_SRS0_PIN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3269;"	d
RCM_SRS0_PIN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3270;"	d
RCM_SRS0_POR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3271;"	d
RCM_SRS0_POR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3272;"	d
RCM_SRS0_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3239;"	d
RCM_SRS0_WAKEUP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3263;"	d
RCM_SRS0_WAKEUP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3264;"	d
RCM_SRS0_WDOG_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3267;"	d
RCM_SRS0_WDOG_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3268;"	d
RCM_SRS1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3350;"	d
RCM_SRS1_LOCKUP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3274;"	d
RCM_SRS1_LOCKUP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3275;"	d
RCM_SRS1_MDM_AP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3278;"	d
RCM_SRS1_MDM_AP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3279;"	d
RCM_SRS1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3240;"	d
RCM_SRS1_SACKERR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3280;"	d
RCM_SRS1_SACKERR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3281;"	d
RCM_SRS1_SW_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3276;"	d
RCM_SRS1_SW_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3277;"	d
RCM_SSRS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3355;"	d
RCM_SSRS0_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3245;"	d
RCM_SSRS0_SLVD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3303;"	d
RCM_SSRS0_SLVD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3304;"	d
RCM_SSRS0_SPIN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3307;"	d
RCM_SSRS0_SPIN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3308;"	d
RCM_SSRS0_SPOR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3309;"	d
RCM_SSRS0_SPOR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3310;"	d
RCM_SSRS0_SWAKEUP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3301;"	d
RCM_SSRS0_SWAKEUP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3302;"	d
RCM_SSRS0_SWDOG_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3305;"	d
RCM_SSRS0_SWDOG_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3306;"	d
RCM_SSRS1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3356;"	d
RCM_SSRS1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3246;"	d
RCM_SSRS1_SLOCKUP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3312;"	d
RCM_SSRS1_SLOCKUP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3313;"	d
RCM_SSRS1_SMDM_AP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3316;"	d
RCM_SSRS1_SMDM_AP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3317;"	d
RCM_SSRS1_SSACKERR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3318;"	d
RCM_SSRS1_SSACKERR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3319;"	d
RCM_SSRS1_SSW_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3314;"	d
RCM_SSRS1_SSW_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3315;"	d
RCM_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} RCM_Type, *RCM_MemMapPtr;$/;"	t	typeref:struct:__anon93
RDCOLERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RDCOLERR : 1;          \/*!< [6] Flash Read Collision Error Flag *\/$/;"	m	struct:_hw_ftfa_fstat::_hw_ftfa_fstat_bitfields
RDCOLLIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RDCOLLIE : 1;          \/*!< [6] Read Collision Error Interrupt Enable$/;"	m	struct:_hw_ftfa_fcnfg::_hw_ftfa_fcnfg_bitfields
RDRF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RDRF : 1;             \/*!< [21] Receive Data Register Full Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
RE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RE : 1;               \/*!< [18] Receiver Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
READ16	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	232;"	d
READ32	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	238;"	d
READ8	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	226;"	d
REFSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t REFSEL : 2;           \/*!< [1:0] Voltage Reference Selection *\/$/;"	m	struct:_hw_adc_sc2::_hw_adc_sc2_bitfields
REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t REG[4];                            \/**< Register file register, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:__anon94
REGEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t REGEN : 1;             \/*!< [6] Regulator enable *\/$/;"	m	struct:_hw_vref_sc::_hw_vref_sc_bitfields
REGONS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t REGONS : 1;            \/*!< [2] Regulator In Run Regulation Status *\/$/;"	m	struct:_hw_pmc_regsc::_hw_pmc_regsc_bitfields
REGSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t REGSC;                              \/**< Regulator Status And Control register, offset: 0x2 *\/$/;"	m	struct:__anon91
REGSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_pmc_regsc_t REGSC;             \/*!< [0x2] Regulator Status And Control register *\/$/;"	m	struct:_hw_pmc
REG_BIT_CLEAR	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	219;"	d
REG_BIT_GET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	220;"	d
REG_BIT_SET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	218;"	d
REG_READ	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	222;"	d
REG_READ32	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	224;"	d
REG_WRITE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	221;"	d
REG_WRITE32	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	223;"	d
REGn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rfsys_regn_t REGn[4];          \/*!< [0x0] Register file register *\/$/;"	m	struct:_hw_rfsys
RESERVED0	platform/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon72
RESERVED0	platform/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon71
RESERVED0	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon114
RESERVED0	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon118
RESERVED0	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon121
RESERVED0	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon112
RESERVED0	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon119
RESERVED0	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon113
RESERVED0	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon116
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint16_t RESERVED0 : 8;        \/*!< [15:8]  *\/$/;"	m	struct:_hw_mcm_plamc::_hw_mcm_plamc_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint16_t RESERVED0 : 8;        \/*!< [15:8]  *\/$/;"	m	struct:_hw_mcm_plasc::_hw_mcm_plasc_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 14;       \/*!< [13:0]  *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 14;       \/*!< [13:0]  *\/$/;"	m	struct:_hw_mcm_placr::_hw_mcm_placr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [15:0]  *\/$/;"	m	struct:_hw_sim_clkdiv1::_hw_sim_clkdiv1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [15:0]  *\/$/;"	m	struct:_hw_sim_sopt1::_hw_sim_sopt1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_adc_cv1::_hw_adc_cv1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_adc_cv2::_hw_adc_cv2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_adc_ofs::_hw_adc_ofs_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_adc_pg::_hw_adc_pg_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_adc_rn::_hw_adc_rn_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_lptmr_cmr::_hw_lptmr_cmr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_lptmr_cnr::_hw_lptmr_cnr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_rtc_tpr::_hw_rtc_tpr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_sim_uidmh::_hw_sim_uidmh_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_tpm_cnt::_hw_tpm_cnt_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_tpm_cnv::_hw_tpm_cnv_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_tpm_mod::_hw_tpm_mod_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 18;       \/*!< [17:0]  *\/$/;"	m	struct:_hw_sim_sopt4::_hw_sim_sopt4_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 1;        \/*!< [10]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 1;        \/*!< [1]  *\/$/;"	m	struct:_hw_sim_sopt5::_hw_sim_sopt5_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 1;        \/*!< [2]  *\/$/;"	m	struct:_hw_adc_sc2::_hw_adc_sc2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 1;        \/*!< [2]  *\/$/;"	m	struct:_hw_mtb_flow::_hw_mtb_flow_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 1;        \/*!< [3]  *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 1;        \/*!< [3]  *\/$/;"	m	struct:_hw_rtc_ier::_hw_rtc_ier_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 1;        \/*!< [3]  *\/$/;"	m	struct:_hw_rtc_sr::_hw_rtc_sr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 1;        \/*!< [5]  *\/$/;"	m	struct:_hw_adc_sc1n::_hw_adc_sc1n_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 20;       \/*!< [23:4]  *\/$/;"	m	struct:_hw_mtbdwt_fct1::_hw_mtbdwt_fct1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 21;       \/*!< [30:10]  *\/$/;"	m	struct:_hw_mtb_master::_hw_mtb_master_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 22;       \/*!< [23:2]  *\/$/;"	m	struct:_hw_sim_fcfg1::_hw_sim_fcfg1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 22;       \/*!< [31:10]  *\/$/;"	m	struct:_hw_adc_clp4::_hw_adc_clp4_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 23;       \/*!< [23:1]  *\/$/;"	m	struct:_hw_sim_scgc6::_hw_sim_scgc6_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 23;       \/*!< [31:9]  *\/$/;"	m	struct:_hw_adc_clp3::_hw_adc_clp3_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 24;       \/*!< [23:0]  *\/$/;"	m	struct:_hw_sim_fcfg2::_hw_sim_fcfg2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_adc_cfg1::_hw_adc_cfg1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_adc_clp2::_hw_adc_clp2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_lptmr_csr::_hw_lptmr_csr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_sim_copc::_hw_sim_copc_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_sim_srvcop::_hw_sim_srvcop_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_tpm_sc::_hw_tpm_sc_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 25;       \/*!< [31:7]  *\/$/;"	m	struct:_hw_adc_clp1::_hw_adc_clp1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 25;       \/*!< [31:7]  *\/$/;"	m	struct:_hw_lptmr_psr::_hw_lptmr_psr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 26;       \/*!< [27:2]  *\/$/;"	m	struct:_hw_mtbdwt_tbctrl::_hw_mtbdwt_tbctrl_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 26;       \/*!< [31:6]  *\/$/;"	m	struct:_hw_adc_clp0::_hw_adc_clp0_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 26;       \/*!< [31:6]  *\/$/;"	m	struct:_hw_adc_clpd::_hw_adc_clpd_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 26;       \/*!< [31:6]  *\/$/;"	m	struct:_hw_adc_clps::_hw_adc_clps_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 27;       \/*!< [31:5]  *\/$/;"	m	struct:_hw_adc_cfg2::_hw_adc_cfg2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 27;       \/*!< [31:5]  *\/$/;"	m	struct:_hw_mtbdwt_mask0::_hw_mtbdwt_mask0_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 27;       \/*!< [31:5]  *\/$/;"	m	struct:_hw_mtbdwt_mask1::_hw_mtbdwt_mask1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 28;       \/*!< [31:4]  *\/$/;"	m	struct:_hw_mtb_authstat::_hw_mtb_authstat_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 29;       \/*!< [31:3]  *\/$/;"	m	struct:_hw_mcm_cpo::_hw_mcm_cpo_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 2;        \/*!< [1:0]  *\/$/;"	m	struct:_hw_mtb_position::_hw_mtb_position_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 2;        \/*!< [1:0]  *\/$/;"	m	struct:_hw_tpm_cnsc::_hw_tpm_cnsc_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 2;        \/*!< [5:4]  *\/$/;"	m	struct:_hw_adc_sc3::_hw_adc_sc3_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 2;        \/*!< [6:5]  *\/$/;"	m	struct:_hw_sim_sopt7::_hw_sim_sopt7_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 3;        \/*!< [13:11]  *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 3;        \/*!< [2:0]  *\/$/;"	m	struct:_hw_rtc_lr::_hw_rtc_lr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 3;        \/*!< [6:4]  *\/$/;"	m	struct:_hw_sim_sdid::_hw_sim_sdid_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 3;        \/*!< [7:5]  *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 4;        \/*!< [23:20]  *\/$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 4;        \/*!< [3:0]  *\/$/;"	m	struct:_hw_sim_sopt2::_hw_sim_sopt2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 4;        \/*!< [7:4]  *\/$/;"	m	struct:_hw_mtbdwt_fct0::_hw_mtbdwt_fct0_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 5;        \/*!< [4:0]  *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 6;        \/*!< [15:10]  *\/$/;"	m	struct:_hw_lpuart_match::_hw_lpuart_match_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 6;        \/*!< [5:0]  *\/$/;"	m	struct:_hw_sim_scgc4::_hw_sim_scgc4_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 6;        \/*!< [7:2]  *\/$/;"	m	struct:_hw_tpm_status::_hw_tpm_status_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED0 : 8;        \/*!< [8:1]  *\/$/;"	m	struct:_hw_sim_scgc5::_hw_sim_scgc5_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_i2c_a1::_hw_i2c_a1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_i2c_a2::_hw_i2c_a2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_i2c_c1::_hw_i2c_c1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_i2c_ra::_hw_i2c_ra_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_mcg_s::_hw_mcg_s_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_mcg_sc::_hw_mcg_sc_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_rcm_fm::_hw_rcm_fm_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_rcm_mr::_hw_rcm_mr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_rcm_srs1::_hw_rcm_srs1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_rcm_ssrs1::_hw_rcm_ssrs1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [0]  *\/$/;"	m	struct:_hw_smc_pmprot::_hw_smc_pmprot_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [1]  *\/$/;"	m	struct:_hw_mcg_c2::_hw_mcg_c2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [1]  *\/$/;"	m	struct:_hw_pmc_regsc::_hw_pmc_regsc_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [2]  *\/$/;"	m	struct:_hw_spi_c2::_hw_spi_c2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [4]  *\/$/;"	m	struct:_hw_llwu_filt1::_hw_llwu_filt1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [4]  *\/$/;"	m	struct:_hw_llwu_filt2::_hw_llwu_filt2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [4]  *\/$/;"	m	struct:_hw_osc_cr::_hw_osc_cr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [4]  *\/$/;"	m	struct:_hw_smc_pmctrl::_hw_smc_pmctrl_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [4]  *\/$/;"	m	struct:_hw_smc_stopctrl::_hw_smc_stopctrl_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [5]  *\/$/;"	m	struct:_hw_i2c_c2::_hw_i2c_c2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [7]  *\/$/;"	m	struct:_hw_smc_pmstat::_hw_smc_pmstat_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [7]  *\/$/;"	m	struct:_hw_spi_br::_hw_spi_br_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 1;         \/*!< [7]  *\/$/;"	m	struct:_hw_vref_trm::_hw_vref_trm_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 2;         \/*!< [3:2]  *\/$/;"	m	struct:_hw_cmp_cr0::_hw_cmp_cr0_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 2;         \/*!< [3:2]  *\/$/;"	m	struct:_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 2;         \/*!< [4:3]  *\/$/;"	m	struct:_hw_vref_sc::_hw_vref_sc_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 2;         \/*!< [7:6] Bit can be programmed to zero only$/;"	m	struct:_hw_cmp_muxcr::_hw_cmp_muxcr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 3;         \/*!< [3:1]  *\/$/;"	m	struct:_hw_ftfa_fstat::_hw_ftfa_fstat_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 3;         \/*!< [4:2]  *\/$/;"	m	struct:_hw_pmc_lvdsc2::_hw_pmc_lvdsc2_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 3;         \/*!< [4:2]  *\/$/;"	m	struct:_hw_rcm_srs0::_hw_rcm_srs0_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 3;         \/*!< [4:2]  *\/$/;"	m	struct:_hw_rcm_ssrs0::_hw_rcm_ssrs0_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 3;         \/*!< [7:5]  *\/$/;"	m	struct:_hw_cmp_scr::_hw_cmp_scr_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 3;         \/*!< [7:5]  *\/$/;"	m	struct:_hw_rcm_rpfw::_hw_rcm_rpfw_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 4;         \/*!< [3:0]  *\/$/;"	m	struct:_hw_ftfa_fcnfg::_hw_ftfa_fcnfg_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 4;         \/*!< [3:0]  *\/$/;"	m	struct:_hw_spi_s::_hw_spi_s_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 4;         \/*!< [5:2]  *\/$/;"	m	struct:_hw_mcg_c1::_hw_mcg_c1_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 4;         \/*!< [6:3]  *\/$/;"	m	struct:_hw_mcg_mc::_hw_mcg_mc_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 5;         \/*!< [7:3]  *\/$/;"	m	struct:_hw_rcm_rpfc::_hw_rcm_rpfc_bitfields
RESERVED0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED0 : 6;         \/*!< [7:2]  *\/$/;"	m	struct:_hw_i2c_s2::_hw_i2c_s2_bitfields
RESERVED1	platform/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon72
RESERVED1	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon116
RESERVED1	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon118
RESERVED1	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon119
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 12;       \/*!< [18:7]  *\/$/;"	m	struct:_hw_sim_scgc4::_hw_sim_scgc4_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 12;       \/*!< [31:20]  *\/$/;"	m	struct:_hw_sim_sopt1::_hw_sim_sopt1_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 13;       \/*!< [15:3]  *\/$/;"	m	struct:_hw_sim_sopt5::_hw_sim_sopt5_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 15;       \/*!< [31:17]  *\/$/;"	m	struct:_hw_mcm_placr::_hw_mcm_placr_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 16;       \/*!< [23:8]  *\/$/;"	m	struct:_hw_sim_sopt2::_hw_sim_sopt2_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 16;       \/*!< [31:16]  *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 18;       \/*!< [31:14]  *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 1;        \/*!< [26]  *\/$/;"	m	struct:_hw_sim_scgc6::_hw_sim_scgc6_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 1;        \/*!< [31]  *\/$/;"	m	struct:_hw_sim_fcfg2::_hw_sim_fcfg2_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 1;        \/*!< [5]  *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 1;        \/*!< [8]  *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 1;        \/*!< [9]  *\/$/;"	m	struct:_hw_mtbdwt_fct0::_hw_mtbdwt_fct0_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 23;       \/*!< [31:9]  *\/$/;"	m	struct:_hw_tpm_status::_hw_tpm_status_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_adc_sc1n::_hw_adc_sc1n_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_adc_sc2::_hw_adc_sc2_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_adc_sc3::_hw_adc_sc3_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_sim_sopt7::_hw_sim_sopt7_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_tpm_cnsc::_hw_tpm_cnsc_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 25;       \/*!< [31:7]  *\/$/;"	m	struct:_hw_rtc_lr::_hw_rtc_lr_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 27;       \/*!< [31:5]  *\/$/;"	m	struct:_hw_rtc_sr::_hw_rtc_sr_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 2;        \/*!< [6:5]  *\/$/;"	m	struct:_hw_rtc_ier::_hw_rtc_ier_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 4;        \/*!< [31:28]  *\/$/;"	m	struct:_hw_sim_fcfg1::_hw_sim_fcfg1_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 5;        \/*!< [23:19]  *\/$/;"	m	struct:_hw_sim_sopt4::_hw_sim_sopt4_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 6;        \/*!< [31:26]  *\/$/;"	m	struct:_hw_lpuart_match::_hw_lpuart_match_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 7;        \/*!< [31:25]  *\/$/;"	m	struct:_hw_mtbdwt_fct1::_hw_mtbdwt_fct1_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 9;        \/*!< [19:11]  *\/$/;"	m	struct:_hw_sim_scgc5::_hw_sim_scgc5_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED1 : 9;        \/*!< [27:19]  *\/$/;"	m	struct:_hw_sim_clkdiv1::_hw_sim_clkdiv1_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 1;         \/*!< [4]  *\/$/;"	m	struct:_hw_rcm_srs1::_hw_rcm_srs1_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 1;         \/*!< [4]  *\/$/;"	m	struct:_hw_rcm_ssrs1::_hw_rcm_ssrs1_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 1;         \/*!< [6]  *\/$/;"	m	struct:_hw_osc_cr::_hw_osc_cr_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 1;         \/*!< [7]  *\/$/;"	m	struct:_hw_cmp_cr0::_hw_cmp_cr0_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 1;         \/*!< [7]  *\/$/;"	m	struct:_hw_smc_pmctrl::_hw_smc_pmctrl_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 2;         \/*!< [6:5]  *\/$/;"	m	struct:_hw_spi_c2::_hw_spi_c2_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 3;         \/*!< [4:2]  *\/$/;"	m	struct:_hw_smc_pmprot::_hw_smc_pmprot_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 3;         \/*!< [7:5]  *\/$/;"	m	struct:_hw_pmc_regsc::_hw_pmc_regsc_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 4;         \/*!< [7:4]  *\/$/;"	m	struct:_hw_mcg_s::_hw_mcg_s_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 4;         \/*!< [7:4]  *\/$/;"	m	struct:_hw_mcg_sc::_hw_mcg_sc_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 5;         \/*!< [7:3]  *\/$/;"	m	struct:_hw_mcg_c2::_hw_mcg_c2_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 5;         \/*!< [7:3]  *\/$/;"	m	struct:_hw_rcm_fm::_hw_rcm_fm_bitfields
RESERVED1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED1 : 5;         \/*!< [7:3]  *\/$/;"	m	struct:_hw_rcm_mr::_hw_rcm_mr_bitfields
RESERVED2	platform/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon71
RESERVED2	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon119
RESERVED2	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon116
RESERVED2	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon118
RESERVED2	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon112
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED2 : 11;       \/*!< [31:21]  *\/$/;"	m	struct:_hw_sim_scgc5::_hw_sim_scgc5_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED2 : 15;       \/*!< [31:17]  *\/$/;"	m	struct:_hw_sim_sopt5::_hw_sim_sopt5_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED2 : 1;        \/*!< [21]  *\/$/;"	m	struct:_hw_sim_scgc4::_hw_sim_scgc4_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED2 : 1;        \/*!< [28]  *\/$/;"	m	struct:_hw_sim_scgc6::_hw_sim_scgc6_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED2 : 1;        \/*!< [7]  *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED2 : 24;       \/*!< [31:8]  *\/$/;"	m	struct:_hw_rtc_ier::_hw_rtc_ier_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED2 : 4;        \/*!< [31:28]  *\/$/;"	m	struct:_hw_sim_sopt2::_hw_sim_sopt2_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED2 : 6;        \/*!< [15:10]  *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED2 : 6;        \/*!< [31:26]  *\/$/;"	m	struct:_hw_sim_sopt4::_hw_sim_sopt4_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED2 : 8;        \/*!< [23:16]  *\/$/;"	m	struct:_hw_mtbdwt_fct0::_hw_mtbdwt_fct0_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED2 : 2;         \/*!< [7:6]  *\/$/;"	m	struct:_hw_rcm_srs1::_hw_rcm_srs1_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED2 : 2;         \/*!< [7:6]  *\/$/;"	m	struct:_hw_rcm_ssrs1::_hw_rcm_ssrs1_bitfields
RESERVED2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESERVED2 : 2;         \/*!< [7:6]  *\/$/;"	m	struct:_hw_smc_pmprot::_hw_smc_pmprot_bitfields
RESERVED3	platform/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon71
RESERVED3	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon112
RESERVED3	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon116
RESERVED3	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon119
RESERVED3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED3 : 2;        \/*!< [31:30]  *\/$/;"	m	struct:_hw_sim_scgc6::_hw_sim_scgc6_bitfields
RESERVED3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED3 : 5;        \/*!< [15:11]  *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
RESERVED3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED3 : 5;        \/*!< [23:19]  *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
RESERVED3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED3 : 7;        \/*!< [31:25]  *\/$/;"	m	struct:_hw_mtbdwt_fct0::_hw_mtbdwt_fct0_bitfields
RESERVED3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED3 : 9;        \/*!< [31:23]  *\/$/;"	m	struct:_hw_sim_scgc4::_hw_sim_scgc4_bitfields
RESERVED4	platform/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon71
RESERVED4	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon119
RESERVED4	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon116
RESERVED4	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon112
RESERVED4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED4 : 4;        \/*!< [23:20]  *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
RESERVED4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED4 : 4;        \/*!< [31:28]  *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
RESERVED5	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon119
RESERVED5	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon112
RESERVED5	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon116
RESERVED5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESERVED5 : 7;        \/*!< [31:25]  *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
RESERVED7	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon119
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^         uint8_t RESERVED_0[4];$/;"	m	struct:__anon87::__anon88
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_0[1];$/;"	m	struct:__anon99
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_0[24];$/;"	m	struct:__anon92
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_0[28];$/;"	m	struct:__anon87
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_0[2];$/;"	m	struct:__anon93
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_0[3824];$/;"	m	struct:__anon86
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_0[4028];$/;"	m	struct:__anon95
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_0[4096];$/;"	m	struct:__anon97
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_0[4];$/;"	m	struct:__anon75
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_0[4];$/;"	m	struct:__anon84
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_0[52];$/;"	m	struct:__anon100
RESERVED_0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_0[8];$/;"	m	struct:__anon85
RESERVED_1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_1[156];$/;"	m	struct:__anon86
RESERVED_1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_1[1];$/;"	m	struct:__anon84
RESERVED_1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_1[448];$/;"	m	struct:__anon87
RESERVED_1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_1[48];$/;"	m	struct:__anon100
RESERVED_1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_1[48];$/;"	m	struct:__anon85
RESERVED_1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_1[4];$/;"	m	struct:__anon97
RESERVED_2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_2[15];$/;"	m	struct:__anon84
RESERVED_2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_2[3524];$/;"	m	struct:__anon87
RESERVED_2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_2[4];$/;"	m	struct:__anon97
RESERVED_2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_2[8];$/;"	m	struct:__anon86
RESERVED_3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_3[8];$/;"	m	struct:__anon86
RESERVED_3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_3[8];$/;"	m	struct:__anon97
RESERVED_4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_4[12];$/;"	m	struct:__anon97
RESERVED_5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_5[4];$/;"	m	struct:__anon97
RESERVED_6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_6[4];$/;"	m	struct:__anon97
RESERVED_7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_7[4];$/;"	m	struct:__anon97
RESERVED_8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^       uint8_t RESERVED_8[156];$/;"	m	struct:__anon97
RESET_COPWDOG_VALUE	platform/hal/inc/fsl_cop_hal.h	52;"	d
RESET_PIN_CFG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RESET_PIN_CFG : 1;     \/*!< [3]  *\/$/;"	m	struct:_hw_nv_fopt::_hw_nv_fopt_bitfields
RESUME_WAIT_CNT	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	201;"	d
RESYNCDIS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RESYNCDIS : 1;        \/*!< [16] Resynchronization Disable *\/$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
REVID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t REVID : 4;            \/*!< [15:12] Device Revision Number *\/$/;"	m	struct:_hw_sim_sdid::_hw_sim_sdid_bitfields
RFSYS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3432;"	d
RFSYS_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3430;"	d
RFSYS_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4761;"	d
RFSYS_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3435;"	d
RFSYS_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3433;"	d
RFSYS_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3437;"	d
RFSYS_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} RFSYS_Type, *RFSYS_MemMapPtr;$/;"	t	typeref:struct:__anon94
RFSYS_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3457;"	d
RFSYS_REG0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3451;"	d
RFSYS_REG1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3452;"	d
RFSYS_REG2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3453;"	d
RFSYS_REG3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3454;"	d
RFSYS_REG_HH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3421;"	d
RFSYS_REG_HH_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3419;"	d
RFSYS_REG_HH_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3420;"	d
RFSYS_REG_HL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3418;"	d
RFSYS_REG_HL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3416;"	d
RFSYS_REG_HL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3417;"	d
RFSYS_REG_LH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3415;"	d
RFSYS_REG_LH_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3413;"	d
RFSYS_REG_LH_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3414;"	d
RFSYS_REG_LL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3412;"	d
RFSYS_REG_LL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3410;"	d
RFSYS_REG_LL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3411;"	d
RFSYS_REG_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3393;"	d
RFSYS_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} RFSYS_Type, *RFSYS_MemMapPtr;$/;"	t	typeref:struct:__anon94
RIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RIE : 1;              \/*!< [21] Receiver Interrupt Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
RM	lib/ksdk_platform_lib/armgcc/KL03Z4/Makefile	/^RM = \/opt\/local\/bin\/cmake -E remove -f$/;"	m
RMEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RMEN : 1;              \/*!< [3] Range Address Matching Enable *\/$/;"	m	struct:_hw_i2c_c2::_hw_i2c_c2_bitfields
RNGA_DRV_Deinit	platform/drivers/src/rnga/fsl_rnga_driver.c	/^void RNGA_DRV_Deinit(uint32_t instance)$/;"	f
RNGA_DRV_GetMode	platform/drivers/inc/fsl_rnga_driver.h	/^static inline rnga_mode_t RNGA_DRV_GetMode(uint32_t instance)$/;"	f
RNGA_DRV_GetRandomData	platform/drivers/inc/fsl_rnga_driver.h	/^static inline rnga_status_t RNGA_DRV_GetRandomData(uint32_t instance, uint32_t *data)$/;"	f
RNGA_DRV_IRQHandler	platform/drivers/src/rnga/fsl_rnga_driver.c	/^void RNGA_DRV_IRQHandler(uint32_t instance)$/;"	f
RNGA_DRV_Init	platform/drivers/src/rnga/fsl_rnga_driver.c	/^rnga_status_t RNGA_DRV_Init(uint32_t instance, const rnga_user_config_t *config)$/;"	f
RNGA_DRV_Seed	platform/drivers/inc/fsl_rnga_driver.h	/^static inline void RNGA_DRV_Seed(uint32_t instance, uint32_t seed)$/;"	f
RNGA_DRV_SetMode	platform/drivers/inc/fsl_rnga_driver.h	/^static inline void RNGA_DRV_SetMode(uint32_t instance, rnga_mode_t mode)$/;"	f
RNGA_HAL_ClearIntFlag	platform/hal/inc/fsl_rnga_hal.h	/^static inline void RNGA_HAL_ClearIntFlag(uint32_t baseAddr, bool enable)$/;"	f
RNGA_HAL_Disable	platform/hal/inc/fsl_rnga_hal.h	/^static inline void RNGA_HAL_Disable(uint32_t baseAddr)$/;"	f
RNGA_HAL_Enable	platform/hal/inc/fsl_rnga_hal.h	/^static inline void RNGA_HAL_Enable(uint32_t baseAddr)$/;"	f
RNGA_HAL_GetErrorIntCmd	platform/hal/inc/fsl_rnga_hal.h	/^static inline bool RNGA_HAL_GetErrorIntCmd(uint32_t baseAddr)$/;"	f
RNGA_HAL_GetLastReadStatusCmd	platform/hal/inc/fsl_rnga_hal.h	/^static inline bool RNGA_HAL_GetLastReadStatusCmd(uint32_t baseAddr)$/;"	f
RNGA_HAL_GetOutputRegLevel	platform/hal/inc/fsl_rnga_hal.h	/^static inline rnga_output_reg_level_t RNGA_HAL_GetOutputRegLevel(uint32_t baseAddr)$/;"	f
RNGA_HAL_GetOutputRegSize	platform/hal/inc/fsl_rnga_hal.h	/^static inline uint8_t RNGA_HAL_GetOutputRegSize(uint32_t baseAddr)$/;"	f
RNGA_HAL_GetOutputRegUnderflowCmd	platform/hal/inc/fsl_rnga_hal.h	/^static inline bool RNGA_HAL_GetOutputRegUnderflowCmd(uint32_t baseAddr)$/;"	f
RNGA_HAL_GetRandomData	platform/hal/src/rnga/fsl_rnga_hal.c	/^rnga_status_t RNGA_HAL_GetRandomData(uint32_t baseAddr, uint32_t *data)$/;"	f
RNGA_HAL_GetSecurityViolationCmd	platform/hal/inc/fsl_rnga_hal.h	/^static inline bool RNGA_HAL_GetSecurityViolationCmd(uint32_t baseAddr)$/;"	f
RNGA_HAL_GetWorkMode	platform/hal/inc/fsl_rnga_hal.h	/^static inline rnga_mode_t RNGA_HAL_GetWorkMode(uint32_t baseAddr)$/;"	f
RNGA_HAL_Init	platform/hal/inc/fsl_rnga_hal.h	/^static inline void RNGA_HAL_Init(uint32_t baseAddr)$/;"	f
RNGA_HAL_ReadRandomData	platform/hal/inc/fsl_rnga_hal.h	/^static inline uint32_t RNGA_HAL_ReadRandomData(uint32_t baseAddr)$/;"	f
RNGA_HAL_SetHighAssuranceCmd	platform/hal/inc/fsl_rnga_hal.h	/^static inline void RNGA_HAL_SetHighAssuranceCmd(uint32_t baseAddr, bool enable)$/;"	f
RNGA_HAL_SetIntMaskCmd	platform/hal/inc/fsl_rnga_hal.h	/^static inline void RNGA_HAL_SetIntMaskCmd(uint32_t baseAddr, bool enable)$/;"	f
RNGA_HAL_SetWorkModeCmd	platform/hal/inc/fsl_rnga_hal.h	/^static inline void RNGA_HAL_SetWorkModeCmd(uint32_t baseAddr, rnga_mode_t mode)$/;"	f
RNGA_HAL_WriteSeed	platform/hal/inc/fsl_rnga_hal.h	/^static inline void RNGA_HAL_WriteSeed(uint32_t baseAddr, uint32_t data)$/;"	f
RNG_IRQHandler	platform/drivers/src/rnga/fsl_rnga_irq.c	/^void RNG_IRQHandler(void)$/;"	f
RNR	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon74
RNR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon120
ROM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3591;"	d
ROM_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3589;"	d
ROM_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4762;"	d
ROM_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3594;"	d
ROM_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3592;"	d
ROM_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3596;"	d
ROM_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3630;"	d
ROM_COMPID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3623;"	d
ROM_COMPID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3624;"	d
ROM_COMPID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3625;"	d
ROM_COMPID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3626;"	d
ROM_COMPID_COMPID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3580;"	d
ROM_COMPID_COMPID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3578;"	d
ROM_COMPID_COMPID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3579;"	d
ROM_COMPID_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3517;"	d
ROM_ENTRY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3629;"	d
ROM_ENTRY0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3610;"	d
ROM_ENTRY1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3611;"	d
ROM_ENTRY2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3612;"	d
ROM_ENTRY_ENTRY	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3536;"	d
ROM_ENTRY_ENTRY_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3534;"	d
ROM_ENTRY_ENTRY_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3535;"	d
ROM_ENTRY_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3506;"	d
ROM_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} ROM_Type, *ROM_MemMapPtr;$/;"	t	typeref:struct:__anon95
ROM_PERIPHID0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3619;"	d
ROM_PERIPHID0_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3564;"	d
ROM_PERIPHID0_PERIPHID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3562;"	d
ROM_PERIPHID0_PERIPHID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3563;"	d
ROM_PERIPHID0_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3513;"	d
ROM_PERIPHID1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3620;"	d
ROM_PERIPHID1_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3568;"	d
ROM_PERIPHID1_PERIPHID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3566;"	d
ROM_PERIPHID1_PERIPHID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3567;"	d
ROM_PERIPHID1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3514;"	d
ROM_PERIPHID2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3621;"	d
ROM_PERIPHID2_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3572;"	d
ROM_PERIPHID2_PERIPHID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3570;"	d
ROM_PERIPHID2_PERIPHID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3571;"	d
ROM_PERIPHID2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3515;"	d
ROM_PERIPHID3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3622;"	d
ROM_PERIPHID3_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3576;"	d
ROM_PERIPHID3_PERIPHID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3574;"	d
ROM_PERIPHID3_PERIPHID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3575;"	d
ROM_PERIPHID3_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3516;"	d
ROM_PERIPHID4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3615;"	d
ROM_PERIPHID4_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3548;"	d
ROM_PERIPHID4_PERIPHID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3546;"	d
ROM_PERIPHID4_PERIPHID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3547;"	d
ROM_PERIPHID4_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3509;"	d
ROM_PERIPHID5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3616;"	d
ROM_PERIPHID5_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3552;"	d
ROM_PERIPHID5_PERIPHID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3550;"	d
ROM_PERIPHID5_PERIPHID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3551;"	d
ROM_PERIPHID5_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3510;"	d
ROM_PERIPHID6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3617;"	d
ROM_PERIPHID6_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3556;"	d
ROM_PERIPHID6_PERIPHID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3554;"	d
ROM_PERIPHID6_PERIPHID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3555;"	d
ROM_PERIPHID6_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3511;"	d
ROM_PERIPHID7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3618;"	d
ROM_PERIPHID7_PERIPHID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3560;"	d
ROM_PERIPHID7_PERIPHID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3558;"	d
ROM_PERIPHID7_PERIPHID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3559;"	d
ROM_PERIPHID7_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3512;"	d
ROM_SYSACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3614;"	d
ROM_SYSACCESS_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3508;"	d
ROM_SYSACCESS_SYSACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3544;"	d
ROM_SYSACCESS_SYSACCESS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3542;"	d
ROM_SYSACCESS_SYSACCESS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3543;"	d
ROM_TABLEMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3613;"	d
ROM_TABLEMARK_MARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3540;"	d
ROM_TABLEMARK_MARK_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3538;"	d
ROM_TABLEMARK_MARK_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3539;"	d
ROM_TABLEMARK_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3507;"	d
ROM_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} ROM_Type, *ROM_MemMapPtr;$/;"	t	typeref:struct:__anon95
RPFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t RPFC;                               \/**< Reset Pin Filter Control register, offset: 0x4 *\/$/;"	m	struct:__anon93
RPFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rcm_rpfc_t RPFC;               \/*!< [0x4] Reset Pin Filter Control register *\/$/;"	m	struct:_hw_rcm
RPFW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t RPFW;                               \/**< Reset Pin Filter Width register, offset: 0x5 *\/$/;"	m	struct:__anon93
RPFW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rcm_rpfw_t RPFW;               \/*!< [0x5] Reset Pin Filter Width register *\/$/;"	m	struct:_hw_rcm
RSERVED1	platform/CMSIS/Include/core_cm0plus.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon71
RSERVED1	platform/CMSIS/Include/core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon112
RSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RSRC : 1;             \/*!< [5] Receiver Source Select *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
RSRC_CODE_OFSSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	139;"	d
RSRC_CODE_OFSSET	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	141;"	d
RSTA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RSTA : 1;              \/*!< [2] Repeat START *\/$/;"	m	struct:_hw_i2c_c1::_hw_i2c_c1_bitfields
RSTFLTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RSTFLTSEL : 5;         \/*!< [4:0] Reset Pin Filter Bus Clock Select *\/$/;"	m	struct:_hw_rcm_rpfw::_hw_rcm_rpfw_bitfields
RSTFLTSRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RSTFLTSRW : 2;         \/*!< [1:0] Reset Pin Filter Select in Run and$/;"	m	struct:_hw_rcm_rpfc::_hw_rcm_rpfc_bitfields
RSTFLTSS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RSTFLTSS : 1;          \/*!< [2] Reset Pin Filter Select in Stop Mode *\/$/;"	m	struct:_hw_rcm_rpfc::_hw_rcm_rpfc_bitfields
RTC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3784;"	d
RTCCLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RTCCLKOUTSEL : 1;     \/*!< [4] RTC Clock Out Select *\/$/;"	m	struct:_hw_sim_sopt2::_hw_sim_sopt2_bitfields
RTC_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3782;"	d
RTC_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4763;"	d
RTC_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3787;"	d
RTC_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3785;"	d
RTC_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3789;"	d
RTC_CR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3810;"	d
RTC_CR_CLKO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3735;"	d
RTC_CR_CLKO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3736;"	d
RTC_CR_OSCE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3733;"	d
RTC_CR_OSCE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3734;"	d
RTC_CR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3678;"	d
RTC_CR_SC16P_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3737;"	d
RTC_CR_SC16P_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3738;"	d
RTC_CR_SC2P_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3743;"	d
RTC_CR_SC2P_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3744;"	d
RTC_CR_SC4P_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3741;"	d
RTC_CR_SC4P_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3742;"	d
RTC_CR_SC8P_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3739;"	d
RTC_CR_SC8P_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3740;"	d
RTC_CR_SUP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3727;"	d
RTC_CR_SUP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3728;"	d
RTC_CR_SWR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3723;"	d
RTC_CR_SWR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3724;"	d
RTC_CR_UM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3729;"	d
RTC_CR_UM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3730;"	d
RTC_CR_WPE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3725;"	d
RTC_CR_WPE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3726;"	d
RTC_CR_WPS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3731;"	d
RTC_CR_WPS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3732;"	d
RTC_DRV_AlarmIntAction	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_AlarmIntAction(uint32_t instance)$/;"	f
RTC_DRV_Deinit	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_Deinit(uint32_t instance)$/;"	f
RTC_DRV_DeinitRepeatAlarm	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_DeinitRepeatAlarm(uint32_t instance)$/;"	f
RTC_DRV_GetAlarm	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_GetAlarm(uint32_t instance, rtc_datetime_t *date)$/;"	f
RTC_DRV_GetAlarmIntCmd	platform/drivers/src/rtc/fsl_rtc_driver.c	/^bool RTC_DRV_GetAlarmIntCmd(uint32_t instance)$/;"	f
RTC_DRV_GetDatetime	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_GetDatetime(uint32_t instance, rtc_datetime_t *datetime)$/;"	f
RTC_DRV_GetTimeCompensation	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_GetTimeCompensation(uint32_t instance, uint32_t *compensationInterval,$/;"	f
RTC_DRV_IncrementMonotonic	platform/drivers/src/rtc/fsl_rtc_driver.c	/^bool RTC_DRV_IncrementMonotonic(uint32_t instance)$/;"	f
RTC_DRV_Init	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_Init(uint32_t instance)$/;"	f
RTC_DRV_InitRepeatAlarm	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_InitRepeatAlarm(uint32_t instance, rtc_repeat_alarm_state_t *repeatAlarmState)$/;"	f
RTC_DRV_IsAlarmPending	platform/drivers/src/rtc/fsl_rtc_driver.c	/^bool RTC_DRV_IsAlarmPending(uint32_t instance)$/;"	f
RTC_DRV_IsCounterEnabled	platform/drivers/src/rtc/fsl_rtc_driver.c	/^bool RTC_DRV_IsCounterEnabled(uint32_t instance)$/;"	f
RTC_DRV_SecsIntAction	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_SecsIntAction(uint32_t instance)$/;"	f
RTC_DRV_SetAlarm	platform/drivers/src/rtc/fsl_rtc_driver.c	/^bool RTC_DRV_SetAlarm(uint32_t instance, rtc_datetime_t *alarmTime, bool enableAlarmInterrupt)$/;"	f
RTC_DRV_SetAlarmIntCmd	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_SetAlarmIntCmd(uint32_t instance, bool alarmEnable)$/;"	f
RTC_DRV_SetAlarmRepeat	platform/drivers/src/rtc/fsl_rtc_driver.c	/^bool RTC_DRV_SetAlarmRepeat(uint32_t instance, rtc_datetime_t *alarmTime, rtc_datetime_t *alarmRepInterval)$/;"	f
RTC_DRV_SetDatetime	platform/drivers/src/rtc/fsl_rtc_driver.c	/^bool RTC_DRV_SetDatetime(uint32_t instance, rtc_datetime_t *datetime)$/;"	f
RTC_DRV_SetSecsIntCmd	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_SetSecsIntCmd(uint32_t instance, bool secondsEnable)$/;"	f
RTC_DRV_SetTimeCompensation	platform/drivers/src/rtc/fsl_rtc_driver.c	/^void RTC_DRV_SetTimeCompensation(uint32_t instance, uint32_t compensationInterval,$/;"	f
RTC_HAL_ClearAlarmRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearAlarmRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearAlarmWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearAlarmWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearCompensationRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearCompensationRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearCompensationWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearCompensationWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearControlRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearControlRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearControlWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearControlWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearIntEnableRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearIntEnableRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearIntEnableWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearIntEnableWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearLockRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearLockRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearLockWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearLockWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearMonotonicEnableLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearMonotonicEnableLock(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearMonotonicEnableRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearMonotonicEnableRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearMonotonicEnableWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearMonotonicEnableWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearMonotonicHcountRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearMonotonicHcountRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearMonotonicHcountWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearMonotonicHcountWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearMonotonicHcounterLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearMonotonicHcounterLock(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearMonotonicLcountRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearMonotonicLcountRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearMonotonicLcountWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearMonotonicLcountWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearMonotonicLcounterLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearMonotonicLcounterLock(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearPrescalerRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearPrescalerRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearPrescalerWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearPrescalerWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearSecsRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearSecsRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearSecsWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearSecsWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearStatusRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearStatusRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ClearStatusWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_ClearStatusWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ConvertDatetimeToSecs	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_ConvertDatetimeToSecs(const rtc_datetime_t * datetime, uint32_t * seconds)$/;"	f
RTC_HAL_ConvertSecsToDatetime	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_ConvertSecsToDatetime(const uint32_t * seconds, rtc_datetime_t * datetime)$/;"	f
RTC_HAL_Disable	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_Disable(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_Enable	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_Enable(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_EnableCounter	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_EnableCounter(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_GetAlarm	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_GetAlarm(uint32_t rtcBaseAddr, rtc_datetime_t * date)$/;"	f
RTC_HAL_GetAlarmReg	platform/hal/inc/fsl_rtc_hal.h	/^static inline uint32_t RTC_HAL_GetAlarmReg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetAlarmRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetAlarmRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetAlarmWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetAlarmWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetClockOutCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetClockOutCmd(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetCompensationIntervalCounter	platform/hal/inc/fsl_rtc_hal.h	/^static inline uint8_t RTC_HAL_GetCompensationIntervalCounter(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetCompensationIntervalRegister	platform/hal/inc/fsl_rtc_hal.h	/^static inline uint8_t RTC_HAL_GetCompensationIntervalRegister(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetCompensationReg	platform/hal/inc/fsl_rtc_hal.h	/^static inline uint32_t RTC_HAL_GetCompensationReg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetCompensationRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetCompensationRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetCompensationWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetCompensationWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetControlRegLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetControlRegLock(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetControlRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetControlRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetControlWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetControlWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetDatetime	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_GetDatetime(uint32_t rtcBaseAddr, rtc_datetime_t * datetime)$/;"	f
RTC_HAL_GetDatetimeInSecs	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_GetDatetimeInSecs(uint32_t rtcBaseAddr, uint32_t * seconds)$/;"	f
RTC_HAL_GetIntEnableRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetIntEnableRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetIntEnableWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetIntEnableWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetLockRegLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetLockRegLock(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetLockRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetLockRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetLockWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetLockWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetMonotonicCounter	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_GetMonotonicCounter(uint32_t rtcBaseAddr, uint64_t * counter)$/;"	f
RTC_HAL_GetMonotonicCounterHigh	platform/hal/inc/fsl_rtc_hal.h	/^static inline uint32_t RTC_HAL_GetMonotonicCounterHigh(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetMonotonicCounterLow	platform/hal/inc/fsl_rtc_hal.h	/^static inline uint32_t RTC_HAL_GetMonotonicCounterLow(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetMonotonicEnableRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetMonotonicEnableRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetMonotonicEnableWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetMonotonicEnableWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetMonotonicHcountRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetMonotonicHcountRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetMonotonicHcountWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetMonotonicHcountWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetMonotonicLcountRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetMonotonicLcountRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetMonotonicLcountWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetMonotonicLcountWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetOsc16pfLoad	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetOsc16pfLoad(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetOsc2pfLoad	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetOsc2pfLoad(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetOsc4pfLoad	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetOsc4pfLoad(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetOsc8pfLoad	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetOsc8pfLoad(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetPrescaler	platform/hal/inc/fsl_rtc_hal.h	/^static inline uint16_t RTC_HAL_GetPrescaler(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetPrescalerRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetPrescalerRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetPrescalerWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetPrescalerWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetSecsReg	platform/hal/inc/fsl_rtc_hal.h	/^static inline uint32_t RTC_HAL_GetSecsReg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetSecsRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetSecsRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetSecsWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetSecsWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetStatusRegLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetStatusRegLock(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetStatusRreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetStatusRreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetStatusWreg	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetStatusWreg(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetSupervisorAccess	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetSupervisorAccess(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetTimeCompLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetTimeCompLock(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetTimeCompensationRegister	platform/hal/inc/fsl_rtc_hal.h	/^static inline uint8_t RTC_HAL_GetTimeCompensationRegister(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetTimeCompensationValue	platform/hal/inc/fsl_rtc_hal.h	/^static inline uint8_t RTC_HAL_GetTimeCompensationValue(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetUpdateMode	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetUpdateMode(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_GetWakeupPin	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_GetWakeupPin(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_HasAlarmOccured	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_HasAlarmOccured(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_HasCounterOverflowed	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_HasCounterOverflowed(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_IncrementMonotonicCounter	platform/hal/src/rtc/fsl_rtc_hal.c	/^bool RTC_HAL_IncrementMonotonicCounter(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_Init	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_Init(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_IsCounterEnabled	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_IsCounterEnabled(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_IsDatetimeCorrectFormat	platform/hal/src/rtc/fsl_rtc_hal.c	/^bool RTC_HAL_IsDatetimeCorrectFormat(const rtc_datetime_t * datetime)$/;"	f
RTC_HAL_IsMonotonicCounterOverflow	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_IsMonotonicCounterOverflow(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_IsOscillatorEnabled	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_IsOscillatorEnabled(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_IsSecsIntEnabled	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_IsSecsIntEnabled(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_IsTimeInvalid	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_IsTimeInvalid(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ReadAlarmInt	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_ReadAlarmInt(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ReadMonotonicEnable	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_ReadMonotonicEnable(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ReadMonotonicEnableLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_ReadMonotonicEnableLock(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ReadMonotonicHcounterLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_ReadMonotonicHcounterLock(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ReadMonotonicLcounterLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_ReadMonotonicLcounterLock(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ReadMonotonicOverflowInt	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_ReadMonotonicOverflowInt(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ReadSoftwareResetStatus	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_ReadSoftwareResetStatus(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ReadTimeInvalidInt	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_ReadTimeInvalidInt(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_ReadTimeOverflowInt	platform/hal/inc/fsl_rtc_hal.h	/^static inline bool RTC_HAL_ReadTimeOverflowInt(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_SetAlarm	platform/hal/src/rtc/fsl_rtc_hal.c	/^bool RTC_HAL_SetAlarm(uint32_t rtcBaseAddr, const rtc_datetime_t * date)$/;"	f
RTC_HAL_SetAlarmIntCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetAlarmIntCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetAlarmReg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetAlarmReg(uint32_t rtcBaseAddr, const uint32_t seconds)$/;"	f
RTC_HAL_SetClockOutCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetClockOutCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetCompensationIntervalRegister	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetCompensationIntervalRegister(uint32_t rtcBaseAddr, const uint8_t value)$/;"	f
RTC_HAL_SetCompensationReg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetCompensationReg(uint32_t rtcBaseAddr, const uint32_t compValue)$/;"	f
RTC_HAL_SetControlRegLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetControlRegLock(uint32_t rtcBaseAddr, bool lock)$/;"	f
RTC_HAL_SetDatetime	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_SetDatetime(uint32_t rtcBaseAddr, const rtc_datetime_t * datetime)$/;"	f
RTC_HAL_SetDatetimeInsecs	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_SetDatetimeInsecs(uint32_t rtcBaseAddr, const uint32_t seconds)$/;"	f
RTC_HAL_SetLockRegLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetLockRegLock(uint32_t rtcBaseAddr, bool lock)$/;"	f
RTC_HAL_SetLockRegistersCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetLockRegistersCmd(uint32_t rtcBaseAddr, hw_rtc_lr_t bitfields)$/;"	f
RTC_HAL_SetMonotonicCounter	platform/hal/src/rtc/fsl_rtc_hal.c	/^void RTC_HAL_SetMonotonicCounter(uint32_t rtcBaseAddr, const uint64_t * counter)$/;"	f
RTC_HAL_SetMonotonicCounterHigh	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetMonotonicCounterHigh(uint32_t rtcBaseAddr, const uint32_t counter)$/;"	f
RTC_HAL_SetMonotonicCounterLow	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetMonotonicCounterLow(uint32_t rtcBaseAddr, const uint32_t counter)$/;"	f
RTC_HAL_SetMonotonicEnableCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetMonotonicEnableCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetMonotonicOverflowIntCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetMonotonicOverflowIntCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetOsc16pfLoadCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetOsc16pfLoadCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetOsc2pfLoadCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetOsc2pfLoadCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetOsc4pfLoadCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetOsc4pfLoadCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetOsc8pfLoadCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetOsc8pfLoadCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetOscillatorCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetOscillatorCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetPrescaler	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetPrescaler(uint32_t rtcBaseAddr, const uint16_t prescale)$/;"	f
RTC_HAL_SetSecsIntCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetSecsIntCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetSecsReg	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetSecsReg(uint32_t rtcBaseAddr, const uint32_t seconds)$/;"	f
RTC_HAL_SetStatusRegLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetStatusRegLock(uint32_t rtcBaseAddr, bool lock)$/;"	f
RTC_HAL_SetSupervisorAccessCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetSupervisorAccessCmd(uint32_t rtcBaseAddr, bool enableRegWrite)$/;"	f
RTC_HAL_SetTimeCompLock	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetTimeCompLock(uint32_t rtcBaseAddr, bool lock)$/;"	f
RTC_HAL_SetTimeCompensationRegister	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetTimeCompensationRegister(uint32_t rtcBaseAddr, const uint8_t compValue)$/;"	f
RTC_HAL_SetTimeInvalidIntCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetTimeInvalidIntCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetTimeOverflowIntCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetTimeOverflowIntCmd(uint32_t rtcBaseAddr, bool enable)$/;"	f
RTC_HAL_SetUpdateModeCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetUpdateModeCmd(uint32_t rtcBaseAddr, bool lock)$/;"	f
RTC_HAL_SetWakeupPinCmd	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SetWakeupPinCmd(uint32_t rtcBaseAddr, bool enableWp)$/;"	f
RTC_HAL_SoftwareReset	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SoftwareReset(uint32_t rtcBaseAddr)$/;"	f
RTC_HAL_SoftwareResetFlagClear	platform/hal/inc/fsl_rtc_hal.h	/^static inline void RTC_HAL_SoftwareResetFlagClear(uint32_t rtcBaseAddr)$/;"	f
RTC_IER	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3813;"	d
RTC_IER_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3681;"	d
RTC_IER_TAIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3768;"	d
RTC_IER_TAIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3769;"	d
RTC_IER_TIIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3764;"	d
RTC_IER_TIIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3765;"	d
RTC_IER_TOIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3766;"	d
RTC_IER_TOIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3767;"	d
RTC_IER_TSIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3770;"	d
RTC_IER_TSIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3771;"	d
RTC_IER_WPON_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3772;"	d
RTC_IER_WPON_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3773;"	d
RTC_IRQHandler	platform/drivers/src/rtc/fsl_rtc_irq.c	/^void RTC_IRQHandler(void)$/;"	f
RTC_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^RTC_IRQHandler$/;"	l
RTC_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3791;"	d
RTC_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  RTC_IRQn                     = 20,               \/**< RTC alarm *\/$/;"	e	enum:IRQn
RTC_LR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3812;"	d
RTC_LR_CRL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3757;"	d
RTC_LR_CRL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3758;"	d
RTC_LR_LRL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3761;"	d
RTC_LR_LRL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3762;"	d
RTC_LR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3680;"	d
RTC_LR_SRL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3759;"	d
RTC_LR_SRL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3760;"	d
RTC_LR_TCL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3755;"	d
RTC_LR_TCL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3756;"	d
RTC_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} RTC_Type, *RTC_MemMapPtr;$/;"	t	typeref:struct:__anon96
RTC_SECONDS_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3792;"	d
RTC_SR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3811;"	d
RTC_SR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3679;"	d
RTC_SR_TAF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3750;"	d
RTC_SR_TAF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3751;"	d
RTC_SR_TCE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3752;"	d
RTC_SR_TCE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3753;"	d
RTC_SR_TIF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3746;"	d
RTC_SR_TIF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3747;"	d
RTC_SR_TOF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3748;"	d
RTC_SR_TOF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3749;"	d
RTC_Seconds_IRQHandler	platform/drivers/src/rtc/fsl_rtc_irq.c	/^void RTC_Seconds_IRQHandler(void)$/;"	f
RTC_Seconds_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^RTC_Seconds_IRQHandler$/;"	l
RTC_Seconds_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  RTC_Seconds_IRQn             = 21,               \/**< RTC seconds *\/$/;"	e	enum:IRQn
RTC_TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3808;"	d
RTC_TAR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3676;"	d
RTC_TAR_TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3708;"	d
RTC_TAR_TAR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3706;"	d
RTC_TAR_TAR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3707;"	d
RTC_TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3809;"	d
RTC_TCR_CIC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3721;"	d
RTC_TCR_CIC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3719;"	d
RTC_TCR_CIC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3720;"	d
RTC_TCR_CIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3715;"	d
RTC_TCR_CIR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3713;"	d
RTC_TCR_CIR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3714;"	d
RTC_TCR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3677;"	d
RTC_TCR_TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3712;"	d
RTC_TCR_TCR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3710;"	d
RTC_TCR_TCR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3711;"	d
RTC_TCR_TCV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3718;"	d
RTC_TCR_TCV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3716;"	d
RTC_TCR_TCV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3717;"	d
RTC_TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3807;"	d
RTC_TPR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3675;"	d
RTC_TPR_TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3704;"	d
RTC_TPR_TPR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3702;"	d
RTC_TPR_TPR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3703;"	d
RTC_TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3806;"	d
RTC_TSR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3674;"	d
RTC_TSR_TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3700;"	d
RTC_TSR_TSR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3698;"	d
RTC_TSR_TSR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3699;"	d
RTC_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} RTC_Type, *RTC_MemMapPtr;$/;"	t	typeref:struct:__anon96
RTCb	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RTCb : 1;             \/*!< [29] RTC Access Control *\/$/;"	m	struct:_hw_sim_scgc6::_hw_sim_scgc6_bitfields
RUNM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RUNM : 2;              \/*!< [6:5] Run Mode Control *\/$/;"	m	struct:_hw_smc_pmctrl::_hw_smc_pmctrl_bitfields
RWU	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RWU : 1;              \/*!< [17] Receiver Wakeup Control *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
RWUID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RWUID : 1;            \/*!< [27] Receive Wake Up Idle Detect *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
RXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t RXAK : 1;              \/*!< [0] Receive Acknowledge *\/$/;"	m	struct:_hw_i2c_s::_hw_i2c_s_bitfields
RXEDGIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RXEDGIE : 1;          \/*!< [14] RX Input Active Edge Interrupt Enable$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
RXEDGIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RXEDGIF : 1;          \/*!< [30] LPUART_RX Pin Active Edge Interrupt$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
RXEMPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RXEMPT : 1;           \/*!< [12] Receive Buffer Empty *\/$/;"	m	struct:_hw_lpuart_data::_hw_lpuart_data_bitfields
RXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t RXINV : 1;            \/*!< [28] Receive Data Inversion *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
RX_FRAGS_EXCEEDED	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     RX_FRAGS_EXCEEDED;$/;"	m	struct:enet_stats
RX_HISTOGRAM	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     RX_HISTOGRAM[ENET_HISTOGRAM_ENTRIES];$/;"	m	struct:enet_stats
RX_LARGE_BUFFERS_EXHAUSTED	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     RX_LARGE_BUFFERS_EXHAUSTED;$/;"	m	struct:enet_stats
RX_PCBS_EXHAUSTED	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     RX_PCBS_EXHAUSTED;$/;"	m	struct:enet_stats
Receive	platform/utilities/src/fsl_debug_console.c	/^        void (* Receive)(uint32_t baseAddr, uint8_t *buf, uint32_t count);$/;"	m	union:DebugConsoleOperationFunctions::__anon127	file:
RelocateFunction	platform/drivers/src/flash/C90TFS/drvsrc/source/CopyToRam.c	/^uint32_t SIZE_OPTIMIZATION RelocateFunction(uint32_t dest, uint32_t size, uint32_t src)$/;"	f
Reserved16_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved16_IRQHandler$/;"	l
Reserved16_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved16_IRQn              = 0,                \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved17_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved17_IRQHandler$/;"	l
Reserved17_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved17_IRQn              = 1,                \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved18_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved18_IRQHandler$/;"	l
Reserved18_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved18_IRQn              = 2,                \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved19_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved19_IRQHandler$/;"	l
Reserved19_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved19_IRQn              = 3,                \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved20_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved20_IRQHandler$/;"	l
Reserved20_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved20_IRQn              = 4,                \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved25_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved25_IRQHandler$/;"	l
Reserved25_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved25_IRQn              = 9,                \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved27_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved27_IRQHandler$/;"	l
Reserved27_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved27_IRQn              = 11,               \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved29_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved29_IRQHandler$/;"	l
Reserved29_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved29_IRQn              = 13,               \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved30_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved30_IRQHandler$/;"	l
Reserved30_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved30_IRQn              = 14,               \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved35_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved35_IRQHandler$/;"	l
Reserved35_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved35_IRQn              = 19,               \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved38_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved38_IRQHandler$/;"	l
Reserved38_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved38_IRQn              = 22,               \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved39_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved39_IRQHandler$/;"	l
Reserved39_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved39_IRQn              = 23,               \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved40_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved40_IRQHandler$/;"	l
Reserved40_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved40_IRQn              = 24,               \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved41_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved41_IRQHandler$/;"	l
Reserved41_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved41_IRQn              = 25,               \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved42_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved42_IRQHandler$/;"	l
Reserved42_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved42_IRQn              = 26,               \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved43_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved43_IRQHandler$/;"	l
Reserved43_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved43_IRQn              = 27,               \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reserved45_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reserved45_IRQHandler$/;"	l
Reserved45_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  Reserved45_IRQn              = 29,               \/**< Reserved interrupt *\/$/;"	e	enum:IRQn
Reset_Handler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^Reset_Handler   PROC$/;"	l
Reset_Handler	platform/startup/MKL03Z4/gcc/startup_MKL03Z4.S	/^Reset_Handler:$/;"	l
Rn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_adc_rn_t Rn[2];                 \/*!< [0x10] ADC Data Result Register *\/$/;"	m	struct:_hw_adc
RtcDatetime	platform/hal/inc/fsl_rtc_hal.h	/^typedef struct RtcDatetime$/;"	s
RtcRepeatAlarmState	platform/drivers/inc/fsl_rtc_driver.h	/^typedef struct RtcRepeatAlarmState$/;"	s
S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t S;                                  \/**< MCG Status Register, offset: 0x6 *\/$/;"	m	struct:__anon84
S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t S;                                  \/**< SPI Status Register, offset: 0x0 *\/$/;"	m	struct:__anon99
S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t S;                                  \/**< I2C Status register 1, offset: 0x3 *\/$/;"	m	struct:__anon80
S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mcg_s_t S;                      \/*!< [0x6] MCG Status Register *\/$/;"	m	struct:_hw_mcg
S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_spi_s_t S;                      \/*!< [0x0] SPI Status Register *\/$/;"	m	struct:_hw_spi
S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_s_t S;                     \/*!< [0x3] I2C Status register 1 *\/$/;"	m	struct:_hw_i2c
S2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t S2;                                 \/**< I2C Status register 2, offset: 0xC *\/$/;"	m	struct:__anon80
S2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_s2_t S2;                   \/*!< [0xC] I2C Status register 2 *\/$/;"	m	struct:_hw_i2c
SACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SACKERR : 1;           \/*!< [5] Stop Mode Acknowledge Error Reset *\/$/;"	m	struct:_hw_rcm_srs1::_hw_rcm_srs1_bitfields
SAD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SAD : 7;               \/*!< [7:1] SMBus Address *\/$/;"	m	struct:_hw_i2c_a2::_hw_i2c_a2_bitfields
SADDR	platform/hal/inc/fsl_edma_hal.h	/^    uint32_t SADDR;$/;"	m	struct:EDMASoftwareTcd
SAI_BIT_MAX	platform/hal/inc/fsl_sai_hal.h	54;"	d
SAI_BIT_MIN	platform/hal/inc/fsl_sai_hal.h	53;"	d
SAI_DIV_MAX	platform/hal/inc/fsl_sai_hal.h	58;"	d
SAI_DRV_ReceiveData	platform/drivers/src/sai/fsl_sai_driver.c	/^uint32_t SAI_DRV_ReceiveData(uint32_t instance, uint8_t *addr, uint32_t len)$/;"	f
SAI_DRV_ReceiveDataBlocking	platform/drivers/src/sai/fsl_sai_driver.c	/^uint32_t SAI_DRV_ReceiveDataBlocking(uint32_t instance,uint8_t * addr,uint32_t len)$/;"	f
SAI_DRV_RxConfigDataFormat	platform/drivers/src/sai/fsl_sai_driver.c	/^sai_status_t SAI_DRV_RxConfigDataFormat(uint32_t instance, sai_data_format_t *format)$/;"	f
SAI_DRV_RxDeinit	platform/drivers/src/sai/fsl_sai_driver.c	/^sai_status_t SAI_DRV_RxDeinit(uint32_t instance)$/;"	f
SAI_DRV_RxGetDefaultSetting	platform/drivers/src/sai/fsl_sai_driver.c	/^void SAI_DRV_RxGetDefaultSetting(sai_user_config_t * config)$/;"	f
SAI_DRV_RxGetFifoAddr	platform/drivers/inc/fsl_sai_driver.h	/^static inline uint32_t* SAI_DRV_RxGetFifoAddr(uint32_t instance, uint32_t fifo_channel)$/;"	f
SAI_DRV_RxGetWatermark	platform/drivers/inc/fsl_sai_driver.h	/^static inline uint32_t SAI_DRV_RxGetWatermark(uint32_t instance)$/;"	f
SAI_DRV_RxIRQHandler	platform/drivers/src/sai/fsl_sai_driver.c	/^void SAI_DRV_RxIRQHandler(uint32_t instance)$/;"	f
SAI_DRV_RxInit	platform/drivers/src/sai/fsl_sai_driver.c	/^sai_status_t SAI_DRV_RxInit(uint32_t instance, sai_user_config_t * config, sai_state_t *state)$/;"	f
SAI_DRV_RxRegisterCallback	platform/drivers/src/sai/fsl_sai_driver.c	/^void SAI_DRV_RxRegisterCallback$/;"	f
SAI_DRV_RxSetDmaCmd	platform/drivers/inc/fsl_sai_driver.h	/^static inline void SAI_DRV_RxSetDmaCmd(uint32_t instance, bool enable)$/;"	f
SAI_DRV_RxSetIntCmd	platform/drivers/inc/fsl_sai_driver.h	/^static inline void SAI_DRV_RxSetIntCmd(uint32_t instance, bool enable)$/;"	f
SAI_DRV_RxSetWatermark	platform/drivers/src/sai/fsl_sai_driver.c	/^void SAI_DRV_RxSetWatermark(uint32_t instance,uint32_t watermark)$/;"	f
SAI_DRV_RxStartModule	platform/drivers/src/sai/fsl_sai_driver.c	/^void SAI_DRV_RxStartModule(uint32_t instance)$/;"	f
SAI_DRV_RxStopModule	platform/drivers/inc/fsl_sai_driver.h	/^static inline void SAI_DRV_RxStopModule(uint32_t instance)$/;"	f
SAI_DRV_SendData	platform/drivers/src/sai/fsl_sai_driver.c	/^uint32_t SAI_DRV_SendData(uint32_t instance, uint8_t *addr, uint32_t len)$/;"	f
SAI_DRV_SendDataBlocking	platform/drivers/src/sai/fsl_sai_driver.c	/^uint32_t SAI_DRV_SendDataBlocking(uint32_t instance, uint8_t * addr,uint32_t len)$/;"	f
SAI_DRV_TxConfigDataFormat	platform/drivers/src/sai/fsl_sai_driver.c	/^sai_status_t SAI_DRV_TxConfigDataFormat(uint32_t instance, sai_data_format_t *format)$/;"	f
SAI_DRV_TxDeinit	platform/drivers/src/sai/fsl_sai_driver.c	/^sai_status_t SAI_DRV_TxDeinit(uint32_t instance)$/;"	f
SAI_DRV_TxGetDefaultSetting	platform/drivers/src/sai/fsl_sai_driver.c	/^void SAI_DRV_TxGetDefaultSetting(sai_user_config_t * config)$/;"	f
SAI_DRV_TxGetFifoAddr	platform/drivers/inc/fsl_sai_driver.h	/^static inline uint32_t* SAI_DRV_TxGetFifoAddr(uint32_t instance, uint32_t fifo_channel)$/;"	f
SAI_DRV_TxGetWatermark	platform/drivers/inc/fsl_sai_driver.h	/^static inline uint32_t SAI_DRV_TxGetWatermark(uint32_t instance)$/;"	f
SAI_DRV_TxIRQHandler	platform/drivers/src/sai/fsl_sai_driver.c	/^void SAI_DRV_TxIRQHandler(uint32_t instance)$/;"	f
SAI_DRV_TxInit	platform/drivers/src/sai/fsl_sai_driver.c	/^sai_status_t SAI_DRV_TxInit(uint32_t instance, sai_user_config_t * config, sai_state_t *state)$/;"	f
SAI_DRV_TxRegisterCallback	platform/drivers/src/sai/fsl_sai_driver.c	/^void SAI_DRV_TxRegisterCallback$/;"	f
SAI_DRV_TxSetDmaCmd	platform/drivers/inc/fsl_sai_driver.h	/^static inline void SAI_DRV_TxSetDmaCmd(uint32_t instance,  bool enable)$/;"	f
SAI_DRV_TxSetIntCmd	platform/drivers/inc/fsl_sai_driver.h	/^static inline void SAI_DRV_TxSetIntCmd(uint32_t instance, bool enable)$/;"	f
SAI_DRV_TxSetWatermark	platform/drivers/src/sai/fsl_sai_driver.c	/^void SAI_DRV_TxSetWatermark(uint32_t instance,uint32_t watermark)$/;"	f
SAI_DRV_TxStartModule	platform/drivers/src/sai/fsl_sai_driver.c	/^void SAI_DRV_TxStartModule(uint32_t instance)$/;"	f
SAI_DRV_TxStopModule	platform/drivers/inc/fsl_sai_driver.h	/^static inline void SAI_DRV_TxStopModule(uint32_t instance)$/;"	f
SAI_FRACT_MAX	platform/hal/inc/fsl_sai_hal.h	57;"	d
SAI_HAL_GetMclkDivUpdatingCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline bool SAI_HAL_GetMclkDivUpdatingCmd(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_GetMclkSrc	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t SAI_HAL_GetMclkSrc(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_ReceiveData	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t SAI_HAL_ReceiveData(uint32_t saiBaseAddr, uint32_t rx_channel)$/;"	f
SAI_HAL_ReceiveDataBlocking	platform/hal/src/sai/fsl_sai_hal.c	/^uint32_t SAI_HAL_ReceiveDataBlocking(uint32_t saiBaseAddr,uint32_t rx_channel)$/;"	f
SAI_HAL_RxClearStateFlag	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_RxClearStateFlag(uint32_t saiBaseAddr,sai_state_flag_t flag)$/;"	f
SAI_HAL_RxDisable	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxDisable(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_RxEnable	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxEnable(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_RxGetBclkSrc	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t SAI_HAL_RxGetBclkSrc(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_RxGetDmaCmd	platform/hal/src/sai/fsl_sai_hal.c	/^bool SAI_HAL_RxGetDmaCmd(uint32_t saiBaseAddr,sai_dma_request_t source)$/;"	f
SAI_HAL_RxGetFifoAddr	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t* SAI_HAL_RxGetFifoAddr(uint32_t saiBaseAddr, uint32_t fifo_channel)$/;"	f
SAI_HAL_RxGetFifoReadPointer	platform/hal/inc/fsl_sai_hal.h	/^static inline uint8_t SAI_HAL_RxGetFifoReadPointer(uint32_t saiBaseAddr,  uint32_t fifo_channel)$/;"	f
SAI_HAL_RxGetFifoWritePointer	platform/hal/inc/fsl_sai_hal.h	/^static inline uint8_t SAI_HAL_RxGetFifoWritePointer(uint32_t saiBaseAddr,uint32_t fifo_channel)$/;"	f
SAI_HAL_RxGetFrameSize	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t SAI_HAL_RxGetFrameSize(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_RxGetIntCmd	platform/hal/src/sai/fsl_sai_hal.c	/^bool SAI_HAL_RxGetIntCmd(uint32_t saiBaseAddr,sai_interrupt_request_t source)$/;"	f
SAI_HAL_RxGetStateFlag	platform/hal/src/sai/fsl_sai_hal.c	/^bool SAI_HAL_RxGetStateFlag(uint32_t saiBaseAddr,sai_state_flag_t flag)$/;"	f
SAI_HAL_RxGetWatermark	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t SAI_HAL_RxGetWatermark(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_RxGetWordSize	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t SAI_HAL_RxGetWordSize(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_RxInit	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_RxInit(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_RxSetBclkCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetBclkCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_RxSetBclkDir	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetBclkDir(uint32_t saiBaseAddr, sai_clk_direction_t direction)$/;"	f
SAI_HAL_RxSetBclkDiv	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetBclkDiv(uint32_t saiBaseAddr, uint32_t divider)$/;"	f
SAI_HAL_RxSetBclkInputCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetBclkInputCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_RxSetBclkPolarity	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetBclkPolarity(uint32_t saiBaseAddr, sai_clk_polarity_t pol)$/;"	f
SAI_HAL_RxSetBclkSrc	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetBclkSrc(uint32_t saiBaseAddr, sai_bclk_source_t source)$/;"	f
SAI_HAL_RxSetBitOrder	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetBitOrder(uint32_t saiBaseAddr, sai_data_order_t order)$/;"	f
SAI_HAL_RxSetDataChn	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetDataChn(uint32_t saiBaseAddr, uint8_t fifo_channel)$/;"	f
SAI_HAL_RxSetDmaCmd	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_RxSetDmaCmd(uint32_t saiBaseAddr,sai_dma_request_t source,bool enable)$/;"	f
SAI_HAL_RxSetFIFOErrorContinueCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetFIFOErrorContinueCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_RxSetFIFOPackingMode	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetFIFOPackingMode(uint32_t saiBaseAddr, sai_fifo_packing_t mode)$/;"	f
SAI_HAL_RxSetFirstBitShifted	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetFirstBitShifted(uint32_t saiBaseAddr, uint32_t index)$/;"	f
SAI_HAL_RxSetFirstWordSize	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetFirstWordSize(uint32_t saiBaseAddr, uint8_t size)$/;"	f
SAI_HAL_RxSetFrameSize	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetFrameSize(uint32_t saiBaseAddr, uint32_t size)$/;"	f
SAI_HAL_RxSetFrameSyncDir	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetFrameSyncDir(uint32_t saiBaseAddr,sai_clk_direction_t direction)$/;"	f
SAI_HAL_RxSetFrameSyncEarlyCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetFrameSyncEarlyCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_RxSetFrameSyncPolarity	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetFrameSyncPolarity(uint32_t saiBaseAddr, sai_clk_polarity_t pol)$/;"	f
SAI_HAL_RxSetFrameSyncWidth	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetFrameSyncWidth(uint32_t saiBaseAddr, uint32_t width)$/;"	f
SAI_HAL_RxSetIntCmd	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_RxSetIntCmd(uint32_t saiBaseAddr,sai_interrupt_request_t source,bool enable)$/;"	f
SAI_HAL_RxSetMasterSlave	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_RxSetMasterSlave(uint32_t saiBaseAddr, sai_master_slave_t master_slave_mode)$/;"	f
SAI_HAL_RxSetOndemandCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetOndemandCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_RxSetProtocol	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_RxSetProtocol(uint32_t saiBaseAddr,sai_protocol_t protocol)$/;"	f
SAI_HAL_RxSetReset	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_RxSetReset(uint32_t saiBaseAddr,sai_reset_type_t type)$/;"	f
SAI_HAL_RxSetRunModeCmd	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_RxSetRunModeCmd(uint32_t saiBaseAddr,sai_run_mode_t run_mode,bool enable)$/;"	f
SAI_HAL_RxSetSwapBclkCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetSwapBclkCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_RxSetSyncMode	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_RxSetSyncMode(uint32_t saiBaseAddr,sai_sync_mode_t sync_mode)$/;"	f
SAI_HAL_RxSetWatermark	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetWatermark(uint32_t saiBaseAddr, uint32_t watermark)$/;"	f
SAI_HAL_RxSetWordMask	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetWordMask(uint32_t saiBaseAddr,  uint32_t mask)$/;"	f
SAI_HAL_RxSetWordSize	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetWordSize(uint32_t saiBaseAddr,uint32_t bits)$/;"	f
SAI_HAL_RxSetWordStartIndex	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_RxSetWordStartIndex(uint32_t saiBaseAddr,uint32_t index)$/;"	f
SAI_HAL_SendData	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_SendData(uint32_t saiBaseAddr, uint32_t tx_channel, uint32_t data)$/;"	f
SAI_HAL_SendDataBlocking	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_SendDataBlocking(uint32_t saiBaseAddr,uint32_t tx_channel,uint32_t data)$/;"	f
SAI_HAL_SetMclkDiv	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_SetMclkDiv(uint32_t saiBaseAddr, uint32_t mclk, uint32_t src_clk)$/;"	f
SAI_HAL_SetMclkDividerCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_SetMclkDividerCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_SetMclkSrc	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_SetMclkSrc(uint32_t saiBaseAddr, sai_mclk_source_t source)$/;"	f
SAI_HAL_TxClearStateFlag	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_TxClearStateFlag(uint32_t saiBaseAddr, sai_state_flag_t flag)$/;"	f
SAI_HAL_TxDisable	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxDisable(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_TxEnable	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxEnable(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_TxGetBclkSrc	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t SAI_HAL_TxGetBclkSrc(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_TxGetDmaCmd	platform/hal/src/sai/fsl_sai_hal.c	/^bool SAI_HAL_TxGetDmaCmd(uint32_t saiBaseAddr, sai_dma_request_t source)$/;"	f
SAI_HAL_TxGetFifoAddr	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t* SAI_HAL_TxGetFifoAddr(uint32_t saiBaseAddr, uint32_t fifo_channel)$/;"	f
SAI_HAL_TxGetFifoReadPointer	platform/hal/inc/fsl_sai_hal.h	/^static inline uint8_t SAI_HAL_TxGetFifoReadPointer(uint32_t saiBaseAddr,  uint32_t fifo_channel)$/;"	f
SAI_HAL_TxGetFifoWritePointer	platform/hal/inc/fsl_sai_hal.h	/^static inline uint8_t SAI_HAL_TxGetFifoWritePointer(uint32_t saiBaseAddr,uint32_t fifo_channel)$/;"	f
SAI_HAL_TxGetFrameSize	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t SAI_HAL_TxGetFrameSize(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_TxGetIntCmd	platform/hal/src/sai/fsl_sai_hal.c	/^bool SAI_HAL_TxGetIntCmd(uint32_t saiBaseAddr, sai_interrupt_request_t source)$/;"	f
SAI_HAL_TxGetStateFlag	platform/hal/src/sai/fsl_sai_hal.c	/^bool SAI_HAL_TxGetStateFlag(uint32_t saiBaseAddr,sai_state_flag_t flag)$/;"	f
SAI_HAL_TxGetWatermark	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t SAI_HAL_TxGetWatermark(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_TxGetWordSize	platform/hal/inc/fsl_sai_hal.h	/^static inline uint32_t SAI_HAL_TxGetWordSize(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_TxInit	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_TxInit(uint32_t saiBaseAddr)$/;"	f
SAI_HAL_TxSetBclkCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetBclkCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_TxSetBclkDir	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetBclkDir(uint32_t saiBaseAddr,  sai_clk_direction_t direction)$/;"	f
SAI_HAL_TxSetBclkDiv	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetBclkDiv(uint32_t saiBaseAddr, uint32_t divider)$/;"	f
SAI_HAL_TxSetBclkInputCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetBclkInputCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_TxSetBclkPolarity	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetBclkPolarity(uint32_t saiBaseAddr, sai_clk_polarity_t pol)$/;"	f
SAI_HAL_TxSetBclkSrc	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetBclkSrc(uint32_t saiBaseAddr, sai_bclk_source_t source)$/;"	f
SAI_HAL_TxSetBitOrder	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetBitOrder(uint32_t saiBaseAddr, sai_data_order_t order)$/;"	f
SAI_HAL_TxSetDataChn	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetDataChn(uint32_t saiBaseAddr, uint8_t fifo_channel)$/;"	f
SAI_HAL_TxSetDmaCmd	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_TxSetDmaCmd(uint32_t saiBaseAddr, sai_dma_request_t source, bool enable)$/;"	f
SAI_HAL_TxSetFIFOErrorContinueCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetFIFOErrorContinueCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_TxSetFIFOPackingMode	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetFIFOPackingMode(uint32_t saiBaseAddr, sai_fifo_packing_t mode)$/;"	f
SAI_HAL_TxSetFirstBitShifted	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetFirstBitShifted(uint32_t saiBaseAddr, uint32_t index)$/;"	f
SAI_HAL_TxSetFirstWordSize	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetFirstWordSize(uint32_t saiBaseAddr, uint8_t size)$/;"	f
SAI_HAL_TxSetFrameSize	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetFrameSize(uint32_t saiBaseAddr, uint32_t size)$/;"	f
SAI_HAL_TxSetFrameSyncDir	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetFrameSyncDir(uint32_t saiBaseAddr,sai_clk_direction_t direction)$/;"	f
SAI_HAL_TxSetFrameSyncEarlyCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetFrameSyncEarlyCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_TxSetFrameSyncPolarity	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetFrameSyncPolarity(uint32_t saiBaseAddr, sai_clk_polarity_t pol)$/;"	f
SAI_HAL_TxSetFrameSyncWidth	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetFrameSyncWidth(uint32_t saiBaseAddr, uint32_t width)$/;"	f
SAI_HAL_TxSetIntCmd	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_TxSetIntCmd(uint32_t saiBaseAddr, sai_interrupt_request_t source, bool enable)$/;"	f
SAI_HAL_TxSetMasterSlave	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_TxSetMasterSlave(uint32_t saiBaseAddr, sai_master_slave_t master_slave_mode)$/;"	f
SAI_HAL_TxSetOndemandCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetOndemandCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_TxSetProtocol	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_TxSetProtocol(uint32_t saiBaseAddr,sai_protocol_t protocol)$/;"	f
SAI_HAL_TxSetReset	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_TxSetReset(uint32_t saiBaseAddr, sai_reset_type_t type)$/;"	f
SAI_HAL_TxSetRunModeCmd	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_TxSetRunModeCmd(uint32_t saiBaseAddr, sai_run_mode_t run_mode, bool enable)$/;"	f
SAI_HAL_TxSetSwapBclkCmd	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetSwapBclkCmd(uint32_t saiBaseAddr, bool enable)$/;"	f
SAI_HAL_TxSetSyncMode	platform/hal/src/sai/fsl_sai_hal.c	/^void SAI_HAL_TxSetSyncMode(uint32_t saiBaseAddr, sai_sync_mode_t sync_mode)$/;"	f
SAI_HAL_TxSetWatermark	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetWatermark(uint32_t saiBaseAddr, uint32_t watermark)$/;"	f
SAI_HAL_TxSetWordMask	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetWordMask(uint32_t saiBaseAddr, uint32_t mask)$/;"	f
SAI_HAL_TxSetWordSize	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetWordSize(uint32_t saiBaseAddr,uint32_t bits)$/;"	f
SAI_HAL_TxSetWordStartIndex	platform/hal/inc/fsl_sai_hal.h	/^static inline void SAI_HAL_TxSetWordStartIndex(uint32_t saiBaseAddr,uint32_t index)$/;"	f
SBK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SBK : 1;              \/*!< [16] Send Break *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
SBNS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SBNS : 1;             \/*!< [13] Stop Bit Number Select *\/$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
SBR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SBR : 13;             \/*!< [12:0] Baud Rate Modulo Divisor. *\/$/;"	m	struct:_hw_lpuart_baud::_hw_lpuart_baud_bitfields
SBRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SBRC : 1;              \/*!< [4] Slave Baud Rate Control *\/$/;"	m	struct:_hw_i2c_c2::_hw_i2c_c2_bitfields
SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SC;                                \/**< Status and Control, offset: 0x0 *\/$/;"	m	struct:__anon100
SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t SC;                                 \/**< MCG Status and Control Register, offset: 0x8 *\/$/;"	m	struct:__anon84
SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t SC;                                 \/**< VREF Status and Control Register, offset: 0x1 *\/$/;"	m	struct:__anon102
SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mcg_sc_t SC;                   \/*!< [0x8] MCG Status and Control Register *\/$/;"	m	struct:_hw_mcg
SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_tpm_sc_t SC;                   \/*!< [0x0] Status and Control *\/$/;"	m	struct:_hw_tpm
SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_vref_sc_t SC;                  \/*!< [0x1] VREF Status and Control Register *\/$/;"	m	struct:_hw_vref
SC1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SC1[2];                            \/**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:__anon75
SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SC16P : 1;            \/*!< [10] Oscillator 16pF Load Configure *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
SC16P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SC16P : 1;             \/*!< [0] Oscillator 16 pF Capacitor Load Configure$/;"	m	struct:_hw_osc_cr::_hw_osc_cr_bitfields
SC1n	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_sc1n_t SC1n[2];            \/*!< [0x0] ADC Status and Control Registers 1 *\/$/;"	m	struct:_hw_adc
SC2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SC2;                               \/**< Status and Control Register 2, offset: 0x20 *\/$/;"	m	struct:__anon75
SC2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_sc2_t SC2;                 \/*!< [0x20] Status and Control Register 2 *\/$/;"	m	struct:_hw_adc
SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SC2P : 1;             \/*!< [13] Oscillator 2pF Load Configure *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
SC2P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SC2P : 1;              \/*!< [3] Oscillator 2 pF Capacitor Load Configure *\/$/;"	m	struct:_hw_osc_cr::_hw_osc_cr_bitfields
SC3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SC3;                               \/**< Status and Control Register 3, offset: 0x24 *\/$/;"	m	struct:__anon75
SC3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_adc_sc3_t SC3;                 \/*!< [0x24] Status and Control Register 3 *\/$/;"	m	struct:_hw_adc
SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SC4P : 1;             \/*!< [12] Oscillator 4pF Load Configure *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
SC4P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SC4P : 1;              \/*!< [2] Oscillator 4 pF Capacitor Load Configure *\/$/;"	m	struct:_hw_osc_cr::_hw_osc_cr_bitfields
SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SC8P : 1;             \/*!< [11] Oscillator 8pF Load Configure *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
SC8P	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SC8P : 1;              \/*!< [1] Oscillator 8 pF Capacitor Load Configure *\/$/;"	m	struct:_hw_osc_cr::_hw_osc_cr_bitfields
SCANF	platform/utilities/inc/fsl_debug_console.h	49;"	d
SCANF	platform/utilities/inc/fsl_debug_console.h	56;"	d
SCAN_DEST_CHAR	platform/utilities/src/print_scan.c	74;"	d	file:
SCAN_DEST_FLOAT	platform/utilities/src/print_scan.c	78;"	d	file:
SCAN_DEST_INT	platform/utilities/src/print_scan.c	77;"	d	file:
SCAN_DEST_MASK	platform/utilities/src/print_scan.c	73;"	d	file:
SCAN_DEST_SET	platform/utilities/src/print_scan.c	76;"	d	file:
SCAN_DEST_STRING	platform/utilities/src/print_scan.c	75;"	d	file:
SCAN_LENGTH_CHAR	platform/utilities/src/print_scan.c	81;"	d	file:
SCAN_LENGTH_LONG_DOUBLE	platform/utilities/src/print_scan.c	85;"	d	file:
SCAN_LENGTH_LONG_INT	platform/utilities/src/print_scan.c	83;"	d	file:
SCAN_LENGTH_LONG_LONG_INT	platform/utilities/src/print_scan.c	84;"	d	file:
SCAN_LENGTH_MASK	platform/utilities/src/print_scan.c	80;"	d	file:
SCAN_LENGTH_SHORT_INT	platform/utilities/src/print_scan.c	82;"	d	file:
SCAN_SUPPRESS	platform/utilities/src/print_scan.c	71;"	d	file:
SCAN_TYPE_SIGNED	platform/utilities/src/print_scan.c	87;"	d	file:
SCB	platform/CMSIS/Include/core_cm0plus.h	610;"	d
SCB	platform/CMSIS/Include/core_cm4.h	1410;"	d
SCB_AIRCR_ENDIANESS_Msk	platform/CMSIS/Include/core_cm0plus.h	420;"	d
SCB_AIRCR_ENDIANESS_Msk	platform/CMSIS/Include/core_cm4.h	479;"	d
SCB_AIRCR_ENDIANESS_Pos	platform/CMSIS/Include/core_cm0plus.h	419;"	d
SCB_AIRCR_ENDIANESS_Pos	platform/CMSIS/Include/core_cm4.h	478;"	d
SCB_AIRCR_PRIGROUP_Msk	platform/CMSIS/Include/core_cm4.h	482;"	d
SCB_AIRCR_PRIGROUP_Pos	platform/CMSIS/Include/core_cm4.h	481;"	d
SCB_AIRCR_SYSRESETREQ_Msk	platform/CMSIS/Include/core_cm0plus.h	423;"	d
SCB_AIRCR_SYSRESETREQ_Msk	platform/CMSIS/Include/core_cm4.h	485;"	d
SCB_AIRCR_SYSRESETREQ_Pos	platform/CMSIS/Include/core_cm0plus.h	422;"	d
SCB_AIRCR_SYSRESETREQ_Pos	platform/CMSIS/Include/core_cm4.h	484;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	platform/CMSIS/Include/core_cm0plus.h	426;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	platform/CMSIS/Include/core_cm4.h	488;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	platform/CMSIS/Include/core_cm0plus.h	425;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	platform/CMSIS/Include/core_cm4.h	487;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	platform/CMSIS/Include/core_cm0plus.h	417;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	platform/CMSIS/Include/core_cm4.h	476;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	platform/CMSIS/Include/core_cm0plus.h	416;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	platform/CMSIS/Include/core_cm4.h	475;"	d
SCB_AIRCR_VECTKEY_Msk	platform/CMSIS/Include/core_cm0plus.h	414;"	d
SCB_AIRCR_VECTKEY_Msk	platform/CMSIS/Include/core_cm4.h	473;"	d
SCB_AIRCR_VECTKEY_Pos	platform/CMSIS/Include/core_cm0plus.h	413;"	d
SCB_AIRCR_VECTKEY_Pos	platform/CMSIS/Include/core_cm4.h	472;"	d
SCB_AIRCR_VECTRESET_Msk	platform/CMSIS/Include/core_cm4.h	491;"	d
SCB_AIRCR_VECTRESET_Pos	platform/CMSIS/Include/core_cm4.h	490;"	d
SCB_BASE	platform/CMSIS/Include/core_cm0plus.h	608;"	d
SCB_BASE	platform/CMSIS/Include/core_cm4.h	1407;"	d
SCB_CCR_BFHFNMIGN_Msk	platform/CMSIS/Include/core_cm4.h	508;"	d
SCB_CCR_BFHFNMIGN_Pos	platform/CMSIS/Include/core_cm4.h	507;"	d
SCB_CCR_DIV_0_TRP_Msk	platform/CMSIS/Include/core_cm4.h	511;"	d
SCB_CCR_DIV_0_TRP_Pos	platform/CMSIS/Include/core_cm4.h	510;"	d
SCB_CCR_NONBASETHRDENA_Msk	platform/CMSIS/Include/core_cm4.h	520;"	d
SCB_CCR_NONBASETHRDENA_Pos	platform/CMSIS/Include/core_cm4.h	519;"	d
SCB_CCR_STKALIGN_Msk	platform/CMSIS/Include/core_cm0plus.h	440;"	d
SCB_CCR_STKALIGN_Msk	platform/CMSIS/Include/core_cm4.h	505;"	d
SCB_CCR_STKALIGN_Pos	platform/CMSIS/Include/core_cm0plus.h	439;"	d
SCB_CCR_STKALIGN_Pos	platform/CMSIS/Include/core_cm4.h	504;"	d
SCB_CCR_UNALIGN_TRP_Msk	platform/CMSIS/Include/core_cm0plus.h	443;"	d
SCB_CCR_UNALIGN_TRP_Msk	platform/CMSIS/Include/core_cm4.h	514;"	d
SCB_CCR_UNALIGN_TRP_Pos	platform/CMSIS/Include/core_cm0plus.h	442;"	d
SCB_CCR_UNALIGN_TRP_Pos	platform/CMSIS/Include/core_cm4.h	513;"	d
SCB_CCR_USERSETMPEND_Msk	platform/CMSIS/Include/core_cm4.h	517;"	d
SCB_CCR_USERSETMPEND_Pos	platform/CMSIS/Include/core_cm4.h	516;"	d
SCB_CFSR_BUSFAULTSR_Msk	platform/CMSIS/Include/core_cm4.h	570;"	d
SCB_CFSR_BUSFAULTSR_Pos	platform/CMSIS/Include/core_cm4.h	569;"	d
SCB_CFSR_MEMFAULTSR_Msk	platform/CMSIS/Include/core_cm4.h	573;"	d
SCB_CFSR_MEMFAULTSR_Pos	platform/CMSIS/Include/core_cm4.h	572;"	d
SCB_CFSR_USGFAULTSR_Msk	platform/CMSIS/Include/core_cm4.h	567;"	d
SCB_CFSR_USGFAULTSR_Pos	platform/CMSIS/Include/core_cm4.h	566;"	d
SCB_CPUID_ARCHITECTURE_Msk	platform/CMSIS/Include/core_cm0plus.h	370;"	d
SCB_CPUID_ARCHITECTURE_Msk	platform/CMSIS/Include/core_cm4.h	428;"	d
SCB_CPUID_ARCHITECTURE_Pos	platform/CMSIS/Include/core_cm0plus.h	369;"	d
SCB_CPUID_ARCHITECTURE_Pos	platform/CMSIS/Include/core_cm4.h	427;"	d
SCB_CPUID_IMPLEMENTER_Msk	platform/CMSIS/Include/core_cm0plus.h	364;"	d
SCB_CPUID_IMPLEMENTER_Msk	platform/CMSIS/Include/core_cm4.h	422;"	d
SCB_CPUID_IMPLEMENTER_Pos	platform/CMSIS/Include/core_cm0plus.h	363;"	d
SCB_CPUID_IMPLEMENTER_Pos	platform/CMSIS/Include/core_cm4.h	421;"	d
SCB_CPUID_PARTNO_Msk	platform/CMSIS/Include/core_cm0plus.h	373;"	d
SCB_CPUID_PARTNO_Msk	platform/CMSIS/Include/core_cm4.h	431;"	d
SCB_CPUID_PARTNO_Pos	platform/CMSIS/Include/core_cm0plus.h	372;"	d
SCB_CPUID_PARTNO_Pos	platform/CMSIS/Include/core_cm4.h	430;"	d
SCB_CPUID_REVISION_Msk	platform/CMSIS/Include/core_cm0plus.h	376;"	d
SCB_CPUID_REVISION_Msk	platform/CMSIS/Include/core_cm4.h	434;"	d
SCB_CPUID_REVISION_Pos	platform/CMSIS/Include/core_cm0plus.h	375;"	d
SCB_CPUID_REVISION_Pos	platform/CMSIS/Include/core_cm4.h	433;"	d
SCB_CPUID_VARIANT_Msk	platform/CMSIS/Include/core_cm0plus.h	367;"	d
SCB_CPUID_VARIANT_Msk	platform/CMSIS/Include/core_cm4.h	425;"	d
SCB_CPUID_VARIANT_Pos	platform/CMSIS/Include/core_cm0plus.h	366;"	d
SCB_CPUID_VARIANT_Pos	platform/CMSIS/Include/core_cm4.h	424;"	d
SCB_DFSR_BKPT_Msk	platform/CMSIS/Include/core_cm4.h	596;"	d
SCB_DFSR_BKPT_Pos	platform/CMSIS/Include/core_cm4.h	595;"	d
SCB_DFSR_DWTTRAP_Msk	platform/CMSIS/Include/core_cm4.h	593;"	d
SCB_DFSR_DWTTRAP_Pos	platform/CMSIS/Include/core_cm4.h	592;"	d
SCB_DFSR_EXTERNAL_Msk	platform/CMSIS/Include/core_cm4.h	587;"	d
SCB_DFSR_EXTERNAL_Pos	platform/CMSIS/Include/core_cm4.h	586;"	d
SCB_DFSR_HALTED_Msk	platform/CMSIS/Include/core_cm4.h	599;"	d
SCB_DFSR_HALTED_Pos	platform/CMSIS/Include/core_cm4.h	598;"	d
SCB_DFSR_VCATCH_Msk	platform/CMSIS/Include/core_cm4.h	590;"	d
SCB_DFSR_VCATCH_Pos	platform/CMSIS/Include/core_cm4.h	589;"	d
SCB_HFSR_DEBUGEVT_Msk	platform/CMSIS/Include/core_cm4.h	577;"	d
SCB_HFSR_DEBUGEVT_Pos	platform/CMSIS/Include/core_cm4.h	576;"	d
SCB_HFSR_FORCED_Msk	platform/CMSIS/Include/core_cm4.h	580;"	d
SCB_HFSR_FORCED_Pos	platform/CMSIS/Include/core_cm4.h	579;"	d
SCB_HFSR_VECTTBL_Msk	platform/CMSIS/Include/core_cm4.h	583;"	d
SCB_HFSR_VECTTBL_Pos	platform/CMSIS/Include/core_cm4.h	582;"	d
SCB_ICSR_ISRPENDING_Msk	platform/CMSIS/Include/core_cm0plus.h	398;"	d
SCB_ICSR_ISRPENDING_Msk	platform/CMSIS/Include/core_cm4.h	456;"	d
SCB_ICSR_ISRPENDING_Pos	platform/CMSIS/Include/core_cm0plus.h	397;"	d
SCB_ICSR_ISRPENDING_Pos	platform/CMSIS/Include/core_cm4.h	455;"	d
SCB_ICSR_ISRPREEMPT_Msk	platform/CMSIS/Include/core_cm0plus.h	395;"	d
SCB_ICSR_ISRPREEMPT_Msk	platform/CMSIS/Include/core_cm4.h	453;"	d
SCB_ICSR_ISRPREEMPT_Pos	platform/CMSIS/Include/core_cm0plus.h	394;"	d
SCB_ICSR_ISRPREEMPT_Pos	platform/CMSIS/Include/core_cm4.h	452;"	d
SCB_ICSR_NMIPENDSET_Msk	platform/CMSIS/Include/core_cm0plus.h	380;"	d
SCB_ICSR_NMIPENDSET_Msk	platform/CMSIS/Include/core_cm4.h	438;"	d
SCB_ICSR_NMIPENDSET_Pos	platform/CMSIS/Include/core_cm0plus.h	379;"	d
SCB_ICSR_NMIPENDSET_Pos	platform/CMSIS/Include/core_cm4.h	437;"	d
SCB_ICSR_PENDSTCLR_Msk	platform/CMSIS/Include/core_cm0plus.h	392;"	d
SCB_ICSR_PENDSTCLR_Msk	platform/CMSIS/Include/core_cm4.h	450;"	d
SCB_ICSR_PENDSTCLR_Pos	platform/CMSIS/Include/core_cm0plus.h	391;"	d
SCB_ICSR_PENDSTCLR_Pos	platform/CMSIS/Include/core_cm4.h	449;"	d
SCB_ICSR_PENDSTSET_Msk	platform/CMSIS/Include/core_cm0plus.h	389;"	d
SCB_ICSR_PENDSTSET_Msk	platform/CMSIS/Include/core_cm4.h	447;"	d
SCB_ICSR_PENDSTSET_Pos	platform/CMSIS/Include/core_cm0plus.h	388;"	d
SCB_ICSR_PENDSTSET_Pos	platform/CMSIS/Include/core_cm4.h	446;"	d
SCB_ICSR_PENDSVCLR_Msk	platform/CMSIS/Include/core_cm0plus.h	386;"	d
SCB_ICSR_PENDSVCLR_Msk	platform/CMSIS/Include/core_cm4.h	444;"	d
SCB_ICSR_PENDSVCLR_Pos	platform/CMSIS/Include/core_cm0plus.h	385;"	d
SCB_ICSR_PENDSVCLR_Pos	platform/CMSIS/Include/core_cm4.h	443;"	d
SCB_ICSR_PENDSVSET_Msk	platform/CMSIS/Include/core_cm0plus.h	383;"	d
SCB_ICSR_PENDSVSET_Msk	platform/CMSIS/Include/core_cm4.h	441;"	d
SCB_ICSR_PENDSVSET_Pos	platform/CMSIS/Include/core_cm0plus.h	382;"	d
SCB_ICSR_PENDSVSET_Pos	platform/CMSIS/Include/core_cm4.h	440;"	d
SCB_ICSR_RETTOBASE_Msk	platform/CMSIS/Include/core_cm4.h	462;"	d
SCB_ICSR_RETTOBASE_Pos	platform/CMSIS/Include/core_cm4.h	461;"	d
SCB_ICSR_VECTACTIVE_Msk	platform/CMSIS/Include/core_cm0plus.h	404;"	d
SCB_ICSR_VECTACTIVE_Msk	platform/CMSIS/Include/core_cm4.h	465;"	d
SCB_ICSR_VECTACTIVE_Pos	platform/CMSIS/Include/core_cm0plus.h	403;"	d
SCB_ICSR_VECTACTIVE_Pos	platform/CMSIS/Include/core_cm4.h	464;"	d
SCB_ICSR_VECTPENDING_Msk	platform/CMSIS/Include/core_cm0plus.h	401;"	d
SCB_ICSR_VECTPENDING_Msk	platform/CMSIS/Include/core_cm4.h	459;"	d
SCB_ICSR_VECTPENDING_Pos	platform/CMSIS/Include/core_cm0plus.h	400;"	d
SCB_ICSR_VECTPENDING_Pos	platform/CMSIS/Include/core_cm4.h	458;"	d
SCB_SCR_SEVONPEND_Msk	platform/CMSIS/Include/core_cm0plus.h	430;"	d
SCB_SCR_SEVONPEND_Msk	platform/CMSIS/Include/core_cm4.h	495;"	d
SCB_SCR_SEVONPEND_Pos	platform/CMSIS/Include/core_cm0plus.h	429;"	d
SCB_SCR_SEVONPEND_Pos	platform/CMSIS/Include/core_cm4.h	494;"	d
SCB_SCR_SLEEPDEEP_Msk	platform/CMSIS/Include/core_cm0plus.h	433;"	d
SCB_SCR_SLEEPDEEP_Msk	platform/CMSIS/Include/core_cm4.h	498;"	d
SCB_SCR_SLEEPDEEP_Pos	platform/CMSIS/Include/core_cm0plus.h	432;"	d
SCB_SCR_SLEEPDEEP_Pos	platform/CMSIS/Include/core_cm4.h	497;"	d
SCB_SCR_SLEEPONEXIT_Msk	platform/CMSIS/Include/core_cm0plus.h	436;"	d
SCB_SCR_SLEEPONEXIT_Msk	platform/CMSIS/Include/core_cm4.h	501;"	d
SCB_SCR_SLEEPONEXIT_Pos	platform/CMSIS/Include/core_cm0plus.h	435;"	d
SCB_SCR_SLEEPONEXIT_Pos	platform/CMSIS/Include/core_cm4.h	500;"	d
SCB_SHCSR_BUSFAULTACT_Msk	platform/CMSIS/Include/core_cm4.h	560;"	d
SCB_SHCSR_BUSFAULTACT_Pos	platform/CMSIS/Include/core_cm4.h	559;"	d
SCB_SHCSR_BUSFAULTENA_Msk	platform/CMSIS/Include/core_cm4.h	527;"	d
SCB_SHCSR_BUSFAULTENA_Pos	platform/CMSIS/Include/core_cm4.h	526;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	platform/CMSIS/Include/core_cm4.h	536;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	platform/CMSIS/Include/core_cm4.h	535;"	d
SCB_SHCSR_MEMFAULTACT_Msk	platform/CMSIS/Include/core_cm4.h	563;"	d
SCB_SHCSR_MEMFAULTACT_Pos	platform/CMSIS/Include/core_cm4.h	562;"	d
SCB_SHCSR_MEMFAULTENA_Msk	platform/CMSIS/Include/core_cm4.h	530;"	d
SCB_SHCSR_MEMFAULTENA_Pos	platform/CMSIS/Include/core_cm4.h	529;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	platform/CMSIS/Include/core_cm4.h	539;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	platform/CMSIS/Include/core_cm4.h	538;"	d
SCB_SHCSR_MONITORACT_Msk	platform/CMSIS/Include/core_cm4.h	551;"	d
SCB_SHCSR_MONITORACT_Pos	platform/CMSIS/Include/core_cm4.h	550;"	d
SCB_SHCSR_PENDSVACT_Msk	platform/CMSIS/Include/core_cm4.h	548;"	d
SCB_SHCSR_PENDSVACT_Pos	platform/CMSIS/Include/core_cm4.h	547;"	d
SCB_SHCSR_SVCALLACT_Msk	platform/CMSIS/Include/core_cm4.h	554;"	d
SCB_SHCSR_SVCALLACT_Pos	platform/CMSIS/Include/core_cm4.h	553;"	d
SCB_SHCSR_SVCALLPENDED_Msk	platform/CMSIS/Include/core_cm0plus.h	447;"	d
SCB_SHCSR_SVCALLPENDED_Msk	platform/CMSIS/Include/core_cm4.h	533;"	d
SCB_SHCSR_SVCALLPENDED_Pos	platform/CMSIS/Include/core_cm0plus.h	446;"	d
SCB_SHCSR_SVCALLPENDED_Pos	platform/CMSIS/Include/core_cm4.h	532;"	d
SCB_SHCSR_SYSTICKACT_Msk	platform/CMSIS/Include/core_cm4.h	545;"	d
SCB_SHCSR_SYSTICKACT_Pos	platform/CMSIS/Include/core_cm4.h	544;"	d
SCB_SHCSR_USGFAULTACT_Msk	platform/CMSIS/Include/core_cm4.h	557;"	d
SCB_SHCSR_USGFAULTACT_Pos	platform/CMSIS/Include/core_cm4.h	556;"	d
SCB_SHCSR_USGFAULTENA_Msk	platform/CMSIS/Include/core_cm4.h	524;"	d
SCB_SHCSR_USGFAULTENA_Pos	platform/CMSIS/Include/core_cm4.h	523;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	platform/CMSIS/Include/core_cm4.h	542;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	platform/CMSIS/Include/core_cm4.h	541;"	d
SCB_Type	platform/CMSIS/Include/core_cm0plus.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon72
SCB_Type	platform/CMSIS/Include/core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon113
SCB_VTOR_TBLOFF_Msk	platform/CMSIS/Include/core_cm0plus.h	409;"	d
SCB_VTOR_TBLOFF_Msk	platform/CMSIS/Include/core_cm4.h	469;"	d
SCB_VTOR_TBLOFF_Pos	platform/CMSIS/Include/core_cm0plus.h	408;"	d
SCB_VTOR_TBLOFF_Pos	platform/CMSIS/Include/core_cm4.h	468;"	d
SCGC4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SCGC4;                             \/**< System Clock Gating Control Register 4, offset: 0x1034 *\/$/;"	m	struct:__anon97
SCGC4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_sim_scgc4_t SCGC4;             \/*!< [0x1034] System Clock Gating Control Register 4 *\/$/;"	m	struct:_hw_sim
SCGC5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SCGC5;                             \/**< System Clock Gating Control Register 5, offset: 0x1038 *\/$/;"	m	struct:__anon97
SCGC5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_sim_scgc5_t SCGC5;             \/*!< [0x1038] System Clock Gating Control Register 5 *\/$/;"	m	struct:_hw_sim
SCGC6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SCGC6;                             \/**< System Clock Gating Control Register 6, offset: 0x103C *\/$/;"	m	struct:__anon97
SCGC6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_sim_scgc6_t SCGC6;             \/*!< [0x103C] System Clock Gating Control Register 6 *\/$/;"	m	struct:_hw_sim
SCR	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon72
SCR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon113
SCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t SCR;                                \/**< CMP Status and Control Register, offset: 0x3 *\/$/;"	m	struct:__anon76
SCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_cmp_scr_t SCR;                 \/*!< [0x3] CMP Status and Control Register *\/$/;"	m	struct:_hw_cmp
SCS_BASE	platform/CMSIS/Include/core_cm0plus.h	605;"	d
SCS_BASE	platform/CMSIS/Include/core_cm4.h	1400;"	d
SCnSCB	platform/CMSIS/Include/core_cm4.h	1409;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	platform/CMSIS/Include/core_cm4.h	634;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	platform/CMSIS/Include/core_cm4.h	633;"	d
SCnSCB_ACTLR_DISFOLD_Msk	platform/CMSIS/Include/core_cm4.h	631;"	d
SCnSCB_ACTLR_DISFOLD_Pos	platform/CMSIS/Include/core_cm4.h	630;"	d
SCnSCB_ACTLR_DISFPCA_Msk	platform/CMSIS/Include/core_cm4.h	628;"	d
SCnSCB_ACTLR_DISFPCA_Pos	platform/CMSIS/Include/core_cm4.h	627;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	platform/CMSIS/Include/core_cm4.h	637;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	platform/CMSIS/Include/core_cm4.h	636;"	d
SCnSCB_ACTLR_DISOOFP_Msk	platform/CMSIS/Include/core_cm4.h	625;"	d
SCnSCB_ACTLR_DISOOFP_Pos	platform/CMSIS/Include/core_cm4.h	624;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	platform/CMSIS/Include/core_cm4.h	621;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	platform/CMSIS/Include/core_cm4.h	620;"	d
SCnSCB_Type	platform/CMSIS/Include/core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon114
SDCARD_CSD_COPY	platform/drivers/inc/fsl_sdmmc_card.h	322;"	d
SDCARD_CSD_DSR_IMP	platform/drivers/inc/fsl_sdmmc_card.h	317;"	d
SDCARD_CSD_ERASE_BLK_ENABLED	platform/drivers/inc/fsl_sdmmc_card.h	318;"	d
SDCARD_CSD_FILE_FORMAT_GROUP	platform/drivers/inc/fsl_sdmmc_card.h	321;"	d
SDCARD_CSD_PERM_WRITE_PROTECT	platform/drivers/inc/fsl_sdmmc_card.h	323;"	d
SDCARD_CSD_READ_BLK_MISALIGN	platform/drivers/inc/fsl_sdmmc_card.h	316;"	d
SDCARD_CSD_READ_BL_PARTIAL	platform/drivers/inc/fsl_sdmmc_card.h	314;"	d
SDCARD_CSD_TMP_WRITE_PROTECT	platform/drivers/inc/fsl_sdmmc_card.h	324;"	d
SDCARD_CSD_WP_GRP_ENABLED	platform/drivers/inc/fsl_sdmmc_card.h	319;"	d
SDCARD_CSD_WRITE_BLK_MISALIGN	platform/drivers/inc/fsl_sdmmc_card.h	315;"	d
SDCARD_CSD_WRITE_BL_PARTIAL	platform/drivers/inc/fsl_sdmmc_card.h	320;"	d
SDCARD_DRV_AllSendCid	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_AllSendCid(sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_AppSendOpCond	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_AppSendOpCond(sdhc_card_t *card,$/;"	f	file:
SDCARD_DRV_CheckReadOnly	platform/composite/src/sdcard/fsl_sdhc_card.c	/^bool SDCARD_DRV_CheckReadOnly(sdhc_card_t *card)$/;"	f
SDCARD_DRV_DecodeCid	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static void SDCARD_DRV_DecodeCid(uint32_t *rawCid, sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_DecodeCsd	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static void SDCARD_DRV_DecodeCsd(uint32_t *rawCsd, sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_DecodeScr	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static void SDCARD_DRV_DecodeScr(uint32_t *rawScr, sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_DelayMsec	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static void SDCARD_DRV_DelayMsec(uint32_t msec)$/;"	f	file:
SDCARD_DRV_Erase	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_Erase(sdhc_card_t *card,$/;"	f	file:
SDCARD_DRV_EraseBlocks	platform/composite/src/sdcard/fsl_sdhc_card.c	/^sdhc_status_t SDCARD_DRV_EraseBlocks(sdhc_card_t *card,$/;"	f
SDCARD_DRV_GoIdle	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_GoIdle(sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_Init	platform/composite/src/sdcard/fsl_sdhc_card.c	/^sdhc_status_t SDCARD_DRV_Init(sdhc_host_t *host, sdhc_card_t *card)$/;"	f
SDCARD_DRV_InitSd	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_InitSd(sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_Read	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_Read(sdhc_card_t *card,$/;"	f	file:
SDCARD_DRV_ReadBlocks	platform/composite/src/sdcard/fsl_sdhc_card.c	/^sdhc_status_t SDCARD_DRV_ReadBlocks(sdhc_card_t *card,$/;"	f
SDCARD_DRV_SelectCard	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_SelectCard(sdhc_card_t *card, bool isSelected)$/;"	f	file:
SDCARD_DRV_SendApplicationCmd	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_SendApplicationCmd(sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_SendCsd	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_SendCsd(sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_SendIfCond	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_SendIfCond(sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_SendRca	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_SendRca(sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_SendScr	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_SendScr(sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_SendStatus	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_SendStatus(sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_SetBlockSize	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_SetBlockSize(sdhc_card_t *card, uint32_t blockSize)$/;"	f	file:
SDCARD_DRV_SetBusWidth	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static uint32_t SDCARD_DRV_SetBusWidth(sdhc_card_t *card,$/;"	f	file:
SDCARD_DRV_Shutdown	platform/composite/src/sdcard/fsl_sdhc_card.c	/^void SDCARD_DRV_Shutdown(sdhc_card_t *card)$/;"	f
SDCARD_DRV_StopTransmission	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_StopTransmission(sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_Switch	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_Switch(sdhc_card_t *card,$/;"	f	file:
SDCARD_DRV_SwitchHighspeed	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_SwitchHighspeed(sdhc_card_t *card)$/;"	f	file:
SDCARD_DRV_Write	platform/composite/src/sdcard/fsl_sdhc_card.c	/^static sdhc_status_t SDCARD_DRV_Write(sdhc_card_t *card,$/;"	f	file:
SDCARD_DRV_WriteBlocks	platform/composite/src/sdcard/fsl_sdhc_card.c	/^sdhc_status_t SDCARD_DRV_WriteBlocks(sdhc_card_t *card,$/;"	f
SDCARD_SCR_DATA_STAT_AFTER_ERASE	platform/drivers/inc/fsl_sdmmc_card.h	343;"	d
SDCARD_SCR_SD_SPEC3	platform/drivers/inc/fsl_sdmmc_card.h	344;"	d
SDHC_ACMD12_ERROR	platform/drivers/inc/fsl_sdhc.h	169;"	d
SDHC_ADMA_ADDRESS	platform/drivers/inc/fsl_sdhc.h	259;"	d
SDHC_ADMA_ERROR	platform/drivers/inc/fsl_sdhc.h	258;"	d
SDHC_ARGUMENT	platform/drivers/inc/fsl_sdhc.h	41;"	d
SDHC_ARGUMENT2	platform/drivers/inc/fsl_sdhc.h	38;"	d
SDHC_BGCTRL_CNTNREQ	platform/drivers/inc/fsl_sdhc.h	104;"	d
SDHC_BGCTRL_INTRATGAP	platform/drivers/inc/fsl_sdhc.h	106;"	d
SDHC_BGCTRL_READWAIT	platform/drivers/inc/fsl_sdhc.h	105;"	d
SDHC_BGCTRL_STPATGAPREQ	platform/drivers/inc/fsl_sdhc.h	103;"	d
SDHC_BLOCK_COUNT	platform/drivers/inc/fsl_sdhc.h	40;"	d
SDHC_BLOCK_GAP_CTRL	platform/drivers/inc/fsl_sdhc.h	102;"	d
SDHC_BLOCK_SIZE	platform/drivers/inc/fsl_sdhc.h	39;"	d
SDHC_BUFFER	platform/drivers/inc/fsl_sdhc.h	64;"	d
SDHC_CLK_CLKGEN_PRG_SEL	platform/drivers/inc/fsl_sdhc.h	117;"	d
SDHC_CLK_FREQ_SEL_LSF	platform/drivers/inc/fsl_sdhc.h	120;"	d
SDHC_CLK_FREQ_SEL_MASK	platform/drivers/inc/fsl_sdhc.h	121;"	d
SDHC_CLK_FREQ_U_LSF	platform/drivers/inc/fsl_sdhc.h	118;"	d
SDHC_CLK_FREQ_U_MASK	platform/drivers/inc/fsl_sdhc.h	119;"	d
SDHC_CLK_INTCLK_EN	platform/drivers/inc/fsl_sdhc.h	114;"	d
SDHC_CLK_INTCLK_STB	platform/drivers/inc/fsl_sdhc.h	115;"	d
SDHC_CLK_SDCLK_EN	platform/drivers/inc/fsl_sdhc.h	116;"	d
SDHC_CLOCK_CONTROL	platform/drivers/inc/fsl_sdhc.h	113;"	d
SDHC_CMD_CMDINDEX_LSF	platform/drivers/inc/fsl_sdhc.h	59;"	d
SDHC_CMD_CMDINDEX_MASK	platform/drivers/inc/fsl_sdhc.h	60;"	d
SDHC_CMD_CMDTYPE_LSF	platform/drivers/inc/fsl_sdhc.h	57;"	d
SDHC_CMD_CMDTYPE_MASK	platform/drivers/inc/fsl_sdhc.h	58;"	d
SDHC_CMD_CRC_CHK	platform/drivers/inc/fsl_sdhc.h	54;"	d
SDHC_CMD_DATA_PRSNT	platform/drivers/inc/fsl_sdhc.h	56;"	d
SDHC_CMD_INDEX_CHK	platform/drivers/inc/fsl_sdhc.h	55;"	d
SDHC_CMD_RESPTYPE_LSF	platform/drivers/inc/fsl_sdhc.h	52;"	d
SDHC_CMD_RESPTYPE_MASK	platform/drivers/inc/fsl_sdhc.h	53;"	d
SDHC_COMMAND	platform/drivers/inc/fsl_sdhc.h	51;"	d
SDHC_CTRL2_ASNYC_INTR_EN	platform/drivers/inc/fsl_sdhc.h	187;"	d
SDHC_CTRL2_DRV_TYPE_A	platform/drivers/inc/fsl_sdhc.h	182;"	d
SDHC_CTRL2_DRV_TYPE_B	platform/drivers/inc/fsl_sdhc.h	181;"	d
SDHC_CTRL2_DRV_TYPE_C	platform/drivers/inc/fsl_sdhc.h	183;"	d
SDHC_CTRL2_DRV_TYPE_D	platform/drivers/inc/fsl_sdhc.h	184;"	d
SDHC_CTRL2_DRV_TYPE_MASK	platform/drivers/inc/fsl_sdhc.h	180;"	d
SDHC_CTRL2_EXEC_TUNING	platform/drivers/inc/fsl_sdhc.h	185;"	d
SDHC_CTRL2_HS_SDR200	platform/drivers/inc/fsl_sdhc.h	178;"	d
SDHC_CTRL2_PRESET_VAL_EN	platform/drivers/inc/fsl_sdhc.h	188;"	d
SDHC_CTRL2_TUNED_CLK	platform/drivers/inc/fsl_sdhc.h	186;"	d
SDHC_CTRL2_UHS_DDR50	platform/drivers/inc/fsl_sdhc.h	177;"	d
SDHC_CTRL2_UHS_MASK	platform/drivers/inc/fsl_sdhc.h	172;"	d
SDHC_CTRL2_UHS_SDR104	platform/drivers/inc/fsl_sdhc.h	176;"	d
SDHC_CTRL2_UHS_SDR12	platform/drivers/inc/fsl_sdhc.h	173;"	d
SDHC_CTRL2_UHS_SDR25	platform/drivers/inc/fsl_sdhc.h	174;"	d
SDHC_CTRL2_UHS_SDR50	platform/drivers/inc/fsl_sdhc.h	175;"	d
SDHC_CTRL2_VDD_180	platform/drivers/inc/fsl_sdhc.h	179;"	d
SDHC_CTRL_4BIT	platform/drivers/inc/fsl_sdhc.h	85;"	d
SDHC_CTRL_8BIT	platform/drivers/inc/fsl_sdhc.h	92;"	d
SDHC_CTRL_CD_SSELECT	platform/drivers/inc/fsl_sdhc.h	94;"	d
SDHC_CTRL_CD_TEST_LVL	platform/drivers/inc/fsl_sdhc.h	93;"	d
SDHC_CTRL_DMA_ADMA32	platform/drivers/inc/fsl_sdhc.h	90;"	d
SDHC_CTRL_DMA_ADMA64	platform/drivers/inc/fsl_sdhc.h	91;"	d
SDHC_CTRL_DMA_LSF	platform/drivers/inc/fsl_sdhc.h	87;"	d
SDHC_CTRL_DMA_MASK	platform/drivers/inc/fsl_sdhc.h	88;"	d
SDHC_CTRL_DMA_SDMA	platform/drivers/inc/fsl_sdhc.h	89;"	d
SDHC_CTRL_HISPD	platform/drivers/inc/fsl_sdhc.h	86;"	d
SDHC_CTRL_LED	platform/drivers/inc/fsl_sdhc.h	84;"	d
SDHC_DMA_ADDRESS	platform/drivers/inc/fsl_sdhc.h	37;"	d
SDHC_DRV_BlockGapIrq	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static void SDHC_DRV_BlockGapIrq(uint32_t instance)$/;"	f	file:
SDHC_DRV_CardDetectIrq	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static void SDHC_DRV_CardDetectIrq(uint32_t instance, uint32_t irq)$/;"	f	file:
SDHC_DRV_CardIntIrq	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static void SDHC_DRV_CardIntIrq(uint32_t instance)$/;"	f	file:
SDHC_DRV_ClearSetInt	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static void SDHC_DRV_ClearSetInt(uint32_t instance,$/;"	f	file:
SDHC_DRV_CmdIrq	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static void SDHC_DRV_CmdIrq(uint32_t instance, uint32_t irq)$/;"	f	file:
SDHC_DRV_ConfigClock	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^sdhc_status_t SDHC_DRV_ConfigClock(uint32_t instance, uint32_t clock)$/;"	f
SDHC_DRV_DataIrq	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static void SDHC_DRV_DataIrq(uint32_t instance, uint32_t irq)$/;"	f	file:
SDHC_DRV_DetectCard	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^sdhc_status_t SDHC_DRV_DetectCard(uint32_t instance)$/;"	f
SDHC_DRV_DoIrq	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^void SDHC_DRV_DoIrq(uint32_t instance)$/;"	f
SDHC_DRV_FillAdma1Table	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static sdhc_status_t SDHC_DRV_FillAdma1Table(uint32_t instance, uint32_t *buffer, uint32_t length)$/;"	f	file:
SDHC_DRV_FillAdma2Table	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static sdhc_status_t SDHC_DRV_FillAdma2Table(uint32_t instance, uint32_t *buffer, uint32_t length)$/;"	f	file:
SDHC_DRV_GetMaxBlockSize	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static uint32_t SDHC_DRV_GetMaxBlockSize(uint32_t instance)$/;"	f	file:
SDHC_DRV_Init	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^sdhc_status_t SDHC_DRV_Init(uint32_t instance,$/;"	f
SDHC_DRV_IsCardPresent	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static bool SDHC_DRV_IsCardPresent(uint32_t instance)$/;"	f	file:
SDHC_DRV_IssueRequestBlocking	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^sdhc_status_t SDHC_DRV_IssueRequestBlocking(uint32_t instance,$/;"	f
SDHC_DRV_PioReadBlock	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static void SDHC_DRV_PioReadBlock(uint32_t instance, sdhc_request_t *req)$/;"	f	file:
SDHC_DRV_PioWriteBlock	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static void SDHC_DRV_PioWriteBlock(uint32_t instance, sdhc_request_t *req)$/;"	f	file:
SDHC_DRV_PrepareData	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static sdhc_status_t SDHC_DRV_PrepareData(uint32_t instance,$/;"	f	file:
SDHC_DRV_Reset	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static sdhc_status_t SDHC_DRV_Reset(uint32_t instance, uint32_t mask)$/;"	f	file:
SDHC_DRV_SelectClock	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static void SDHC_DRV_SelectClock(uint32_t instance)$/;"	f	file:
SDHC_DRV_SendCommand	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static sdhc_status_t SDHC_DRV_SendCommand(uint32_t instance,$/;"	f	file:
SDHC_DRV_SetAdma2Descriptor	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static void SDHC_DRV_SetAdma2Descriptor(uint32_t *table,$/;"	f	file:
SDHC_DRV_SetBusWidth	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^sdhc_status_t SDHC_DRV_SetBusWidth(uint32_t instance, sdhc_buswidth_t busWidth)$/;"	f
SDHC_DRV_SetClock	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static sdhc_status_t SDHC_DRV_SetClock(uint32_t instance, bool enable)$/;"	f	file:
SDHC_DRV_SetRequestError	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static void SDHC_DRV_SetRequestError(sdhc_request_t *req, uint32_t irqFlags)$/;"	f	file:
SDHC_DRV_Shutdown	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^void SDHC_DRV_Shutdown(uint32_t instance)$/;"	f
SDHC_DRV_TransferData	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static sdhc_status_t SDHC_DRV_TransferData(uint32_t instance,$/;"	f	file:
SDHC_DRV_TransferDataDma	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static sdhc_status_t SDHC_DRV_TransferDataDma(uint32_t instance,$/;"	f	file:
SDHC_DRV_TransferDataPio	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static sdhc_status_t SDHC_DRV_TransferDataPio(uint32_t instance,$/;"	f	file:
SDHC_DRV_WaitInt	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static sdhc_status_t SDHC_DRV_WaitInt(uint32_t instance,$/;"	f	file:
SDHC_FEA_E_ACMD_CRC	platform/drivers/inc/fsl_sdhc.h	242;"	d
SDHC_FEA_E_ACMD_END	platform/drivers/inc/fsl_sdhc.h	243;"	d
SDHC_FEA_E_ACMD_INDEX	platform/drivers/inc/fsl_sdhc.h	244;"	d
SDHC_FEA_E_ACMD_TIMEOUT	platform/drivers/inc/fsl_sdhc.h	241;"	d
SDHC_FEA_E_CMD_NOT_BY_ACMD12	platform/drivers/inc/fsl_sdhc.h	245;"	d
SDHC_FEA_E_NO_ACMD12_EXEC	platform/drivers/inc/fsl_sdhc.h	240;"	d
SDHC_FEI_E_ADMA	platform/drivers/inc/fsl_sdhc.h	256;"	d
SDHC_FEI_E_AUTO_CMD	platform/drivers/inc/fsl_sdhc.h	255;"	d
SDHC_FEI_E_CMD_CRC	platform/drivers/inc/fsl_sdhc.h	249;"	d
SDHC_FEI_E_CMD_END_BIT	platform/drivers/inc/fsl_sdhc.h	250;"	d
SDHC_FEI_E_CMD_TIMEOUT	platform/drivers/inc/fsl_sdhc.h	248;"	d
SDHC_FEI_E_CURRENT_LIMIT	platform/drivers/inc/fsl_sdhc.h	254;"	d
SDHC_FEI_E_DATA_CRC	platform/drivers/inc/fsl_sdhc.h	252;"	d
SDHC_FEI_E_DATA_END_BIT	platform/drivers/inc/fsl_sdhc.h	253;"	d
SDHC_FEI_E_DATA_TIMEOUT	platform/drivers/inc/fsl_sdhc.h	251;"	d
SDHC_FRC_EVENT_AUTOCMD	platform/drivers/inc/fsl_sdhc.h	239;"	d
SDHC_FRC_EVENT_ERROR_INTR	platform/drivers/inc/fsl_sdhc.h	247;"	d
SDHC_HAL_ACMD12_CRC_ERR	platform/hal/inc/fsl_sdhc_hal.h	120;"	d
SDHC_HAL_ACMD12_CRC_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	136;"	d
SDHC_HAL_ACMD12_END_BIT_ERR	platform/hal/inc/fsl_sdhc_hal.h	119;"	d
SDHC_HAL_ACMD12_END_BIT_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	137;"	d
SDHC_HAL_ACMD12_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	147;"	d
SDHC_HAL_ACMD12_INDEX_ERR	platform/hal/inc/fsl_sdhc_hal.h	121;"	d
SDHC_HAL_ACMD12_INDEX_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	138;"	d
SDHC_HAL_ACMD12_NOT_EXEC_ERR	platform/hal/inc/fsl_sdhc_hal.h	117;"	d
SDHC_HAL_ACMD12_NOT_EXEC_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	134;"	d
SDHC_HAL_ACMD12_NOT_ISSUE_ERR	platform/hal/inc/fsl_sdhc_hal.h	122;"	d
SDHC_HAL_ACMD12_NOT_ISSUE_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	139;"	d
SDHC_HAL_ACMD12_TIMEOUT_ERR	platform/hal/inc/fsl_sdhc_hal.h	118;"	d
SDHC_HAL_ACMD12_TIMEOUT_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	135;"	d
SDHC_HAL_ADMA1_ADDR_ALIGN	platform/hal/inc/fsl_sdhc_hal.h	181;"	d
SDHC_HAL_ADMA1_DESC_ACT1_MASK	platform/hal/inc/fsl_sdhc_hal.h	214;"	d
SDHC_HAL_ADMA1_DESC_ACT2_MASK	platform/hal/inc/fsl_sdhc_hal.h	215;"	d
SDHC_HAL_ADMA1_DESC_ADDRESS_MASK	platform/hal/inc/fsl_sdhc_hal.h	221;"	d
SDHC_HAL_ADMA1_DESC_ADDRESS_SHIFT	platform/hal/inc/fsl_sdhc_hal.h	220;"	d
SDHC_HAL_ADMA1_DESC_END_MASK	platform/hal/inc/fsl_sdhc_hal.h	212;"	d
SDHC_HAL_ADMA1_DESC_INT_MASK	platform/hal/inc/fsl_sdhc_hal.h	213;"	d
SDHC_HAL_ADMA1_DESC_LEN_MASK	platform/hal/inc/fsl_sdhc_hal.h	223;"	d
SDHC_HAL_ADMA1_DESC_LEN_SHIFT	platform/hal/inc/fsl_sdhc_hal.h	222;"	d
SDHC_HAL_ADMA1_DESC_MAX_LEN_PER_ENTRY	platform/hal/inc/fsl_sdhc_hal.h	224;"	d
SDHC_HAL_ADMA1_DESC_TYPE_LINK	platform/hal/inc/fsl_sdhc_hal.h	218;"	d
SDHC_HAL_ADMA1_DESC_TYPE_NOP	platform/hal/inc/fsl_sdhc_hal.h	216;"	d
SDHC_HAL_ADMA1_DESC_TYPE_SET	platform/hal/inc/fsl_sdhc_hal.h	219;"	d
SDHC_HAL_ADMA1_DESC_TYPE_TRAN	platform/hal/inc/fsl_sdhc_hal.h	217;"	d
SDHC_HAL_ADMA1_DESC_VALID_MASK	platform/hal/inc/fsl_sdhc_hal.h	211;"	d
SDHC_HAL_ADMA1_LEN_ALIGN	platform/hal/inc/fsl_sdhc_hal.h	182;"	d
SDHC_HAL_ADMA2_ADDR_ALIGN	platform/hal/inc/fsl_sdhc_hal.h	183;"	d
SDHC_HAL_ADMA2_DESC_ACT1_MASK	platform/hal/inc/fsl_sdhc_hal.h	257;"	d
SDHC_HAL_ADMA2_DESC_ACT2_MASK	platform/hal/inc/fsl_sdhc_hal.h	258;"	d
SDHC_HAL_ADMA2_DESC_END_MASK	platform/hal/inc/fsl_sdhc_hal.h	255;"	d
SDHC_HAL_ADMA2_DESC_INT_MASK	platform/hal/inc/fsl_sdhc_hal.h	256;"	d
SDHC_HAL_ADMA2_DESC_LEN_MASK	platform/hal/inc/fsl_sdhc_hal.h	264;"	d
SDHC_HAL_ADMA2_DESC_LEN_SHIFT	platform/hal/inc/fsl_sdhc_hal.h	263;"	d
SDHC_HAL_ADMA2_DESC_MAX_LEN_PER_ENTRY	platform/hal/inc/fsl_sdhc_hal.h	265;"	d
SDHC_HAL_ADMA2_DESC_TYPE_LINK	platform/hal/inc/fsl_sdhc_hal.h	262;"	d
SDHC_HAL_ADMA2_DESC_TYPE_NOP	platform/hal/inc/fsl_sdhc_hal.h	259;"	d
SDHC_HAL_ADMA2_DESC_TYPE_RCV	platform/hal/inc/fsl_sdhc_hal.h	260;"	d
SDHC_HAL_ADMA2_DESC_TYPE_TRAN	platform/hal/inc/fsl_sdhc_hal.h	261;"	d
SDHC_HAL_ADMA2_DESC_VALID_MASK	platform/hal/inc/fsl_sdhc_hal.h	254;"	d
SDHC_HAL_ADMA2_LEN_ALIGN	platform/hal/inc/fsl_sdhc_hal.h	184;"	d
SDHC_HAL_ALL_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	111;"	d
SDHC_HAL_AUTO_CMD12_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	92;"	d
SDHC_HAL_BLOCK_GAP_EVENT_INT	platform/hal/inc/fsl_sdhc_hal.h	77;"	d
SDHC_HAL_BUF_READ_READY_INT	platform/hal/inc/fsl_sdhc_hal.h	81;"	d
SDHC_HAL_BUF_WRITE_READY_INT	platform/hal/inc/fsl_sdhc_hal.h	80;"	d
SDHC_HAL_CARD_INSERTION_INT	platform/hal/inc/fsl_sdhc_hal.h	82;"	d
SDHC_HAL_CARD_INT	platform/hal/inc/fsl_sdhc_hal.h	84;"	d
SDHC_HAL_CARD_INT_EVENT	platform/hal/inc/fsl_sdhc_hal.h	148;"	d
SDHC_HAL_CARD_REMOVAL_INT	platform/hal/inc/fsl_sdhc_hal.h	83;"	d
SDHC_HAL_CD_ALL_INT	platform/hal/inc/fsl_sdhc_hal.h	109;"	d
SDHC_HAL_CMD_ALL_INT	platform/hal/inc/fsl_sdhc_hal.h	106;"	d
SDHC_HAL_CMD_COMPLETE_INT	platform/hal/inc/fsl_sdhc_hal.h	75;"	d
SDHC_HAL_CMD_CRC_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	141;"	d
SDHC_HAL_CMD_CRC_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	86;"	d
SDHC_HAL_CMD_END_BIT_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	142;"	d
SDHC_HAL_CMD_END_BIT_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	87;"	d
SDHC_HAL_CMD_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	94;"	d
SDHC_HAL_CMD_INDEX_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	143;"	d
SDHC_HAL_CMD_INDEX_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	88;"	d
SDHC_HAL_CMD_TIMEOUT_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	140;"	d
SDHC_HAL_CMD_TIMEOUT_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	85;"	d
SDHC_HAL_CMD_TYPE_ABORT	platform/hal/inc/fsl_sdhc_hal.h	49;"	d
SDHC_HAL_CMD_TYPE_RESUME	platform/hal/inc/fsl_sdhc_hal.h	48;"	d
SDHC_HAL_CMD_TYPE_SUSPEND	platform/hal/inc/fsl_sdhc_hal.h	47;"	d
SDHC_HAL_ClearIntFlags	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_ClearIntFlags(uint32_t baseAddr, uint32_t mask)$/;"	f
SDHC_HAL_DAT0_LEVEL	platform/hal/inc/fsl_sdhc_hal.h	41;"	d
SDHC_HAL_DATA_ALL_INT	platform/hal/inc/fsl_sdhc_hal.h	101;"	d
SDHC_HAL_DATA_COMPLETE_INT	platform/hal/inc/fsl_sdhc_hal.h	76;"	d
SDHC_HAL_DATA_CRC_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	145;"	d
SDHC_HAL_DATA_CRC_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	90;"	d
SDHC_HAL_DATA_END_BIT_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	146;"	d
SDHC_HAL_DATA_END_BIT_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	91;"	d
SDHC_HAL_DATA_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	98;"	d
SDHC_HAL_DATA_PRESENT	platform/hal/inc/fsl_sdhc_hal.h	62;"	d
SDHC_HAL_DATA_TIMEOUT_ERR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	144;"	d
SDHC_HAL_DATA_TIMEOUT_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	89;"	d
SDHC_HAL_DMA_ERROR_EVENT	platform/hal/inc/fsl_sdhc_hal.h	149;"	d
SDHC_HAL_DMA_ERR_INT	platform/hal/inc/fsl_sdhc_hal.h	79;"	d
SDHC_HAL_DMA_INT	platform/hal/inc/fsl_sdhc_hal.h	78;"	d
SDHC_HAL_DoesHostSupportAdma	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_DoesHostSupportAdma(uint32_t baseAddr)$/;"	f
SDHC_HAL_DoesHostSupportDma	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_DoesHostSupportDma(uint32_t baseAddr)$/;"	f
SDHC_HAL_DoesHostSupportHighspeed	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_DoesHostSupportHighspeed(uint32_t baseAddr)$/;"	f
SDHC_HAL_DoesHostSupportSuspendResume	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_DoesHostSupportSuspendResume(uint32_t baseAddr)$/;"	f
SDHC_HAL_DoesHostSupportV180	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_DoesHostSupportV180(uint32_t baseAddr)$/;"	f
SDHC_HAL_DoesHostSupportV300	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_DoesHostSupportV300(uint32_t baseAddr)$/;"	f
SDHC_HAL_DoesHostSupportV330	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_DoesHostSupportV330(uint32_t baseAddr)$/;"	f
SDHC_HAL_ENABLE_AUTO_CMD12	platform/hal/inc/fsl_sdhc_hal.h	52;"	d
SDHC_HAL_ENABLE_BLOCK_COUNT	platform/hal/inc/fsl_sdhc_hal.h	51;"	d
SDHC_HAL_ENABLE_CRC_CHECK	platform/hal/inc/fsl_sdhc_hal.h	60;"	d
SDHC_HAL_ENABLE_DATA_READ	platform/hal/inc/fsl_sdhc_hal.h	53;"	d
SDHC_HAL_ENABLE_DMA	platform/hal/inc/fsl_sdhc_hal.h	45;"	d
SDHC_HAL_ENABLE_INDEX_CHECK	platform/hal/inc/fsl_sdhc_hal.h	61;"	d
SDHC_HAL_GetAc12Error	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetAc12Error(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetAdmaErrorState	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetAdmaErrorState(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetBlockCount	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetBlockCount(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetBlockSize	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetBlockSize(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetCdTestLevel	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetCdTestLevel(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetData	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetData(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetDataLineLevel	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetDataLineLevel(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetDmaAddress	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetDmaAddress(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetIntFlags	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetIntFlags(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetIntSignal	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetIntSignal(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetIntState	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetIntState(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetMaxBlockLength	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetMaxBlockLength(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetResponse	platform/hal/src/sdhc/fsl_sdhc_hal.c	/^uint32_t SDHC_HAL_GetResponse(uint32_t baseAddr, uint32_t index)$/;"	f
SDHC_HAL_GetSpecificationVersion	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetSpecificationVersion(uint32_t baseAddr)$/;"	f
SDHC_HAL_GetVendorVersion	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_GetVendorVersion(uint32_t baseAddr)$/;"	f
SDHC_HAL_INITIAL_CLKFS	platform/hal/inc/fsl_sdhc_hal.h	67;"	d
SDHC_HAL_INITIAL_DVS	platform/hal/inc/fsl_sdhc_hal.h	66;"	d
SDHC_HAL_Init	platform/hal/src/sdhc/fsl_sdhc_hal.c	/^void SDHC_HAL_Init(uint32_t baseAddr)$/;"	f
SDHC_HAL_InitCard	platform/hal/src/sdhc/fsl_sdhc_hal.c	/^uint32_t SDHC_HAL_InitCard(uint32_t baseAddr, uint32_t timeout)$/;"	f
SDHC_HAL_IsAdmaDescriptionError	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsAdmaDescriptionError(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsAdmaLengthMismatchError	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsAdmaLengthMismatchError(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsBuffReadEnabled	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsBuffReadEnabled(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsBuffWriteEnabled	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsBuffWriteEnabled(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsCardInserted	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsCardInserted(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsCmdInhibit	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsCmdInhibit(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsCmdLineLevelHigh	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsCmdLineLevelHigh(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsD3cdEnabled	platform/hal/inc/fsl_sdhc_hal.h	/^static inline bool SDHC_HAL_IsD3cdEnabled(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsDataInhibit	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsDataInhibit(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsDataLineActive	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsDataLineActive(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsIpgClockOff	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsIpgClockOff(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsPeripheralClockOff	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsPeripheralClockOff(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsReadTransferActive	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsReadTransferActive(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsSdClkOff	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsSdClkOff(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsSdClockOff	platform/hal/inc/fsl_sdhc_hal.h	/^static inline bool SDHC_HAL_IsSdClockOff(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsSdClockStable	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsSdClockStable(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsSysClockOff	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsSysClockOff(uint32_t baseAddr)$/;"	f
SDHC_HAL_IsWriteTransferActive	platform/hal/inc/fsl_sdhc_hal.h	/^static inline uint32_t SDHC_HAL_IsWriteTransferActive(uint32_t baseAddr)$/;"	f
SDHC_HAL_MAX_BLKLEN_1024B	platform/hal/inc/fsl_sdhc_hal.h	272;"	d
SDHC_HAL_MAX_BLKLEN_2048B	platform/hal/inc/fsl_sdhc_hal.h	273;"	d
SDHC_HAL_MAX_BLKLEN_4096B	platform/hal/inc/fsl_sdhc_hal.h	274;"	d
SDHC_HAL_MAX_BLKLEN_512B	platform/hal/inc/fsl_sdhc_hal.h	271;"	d
SDHC_HAL_MAX_BLOCK_COUNT	platform/hal/inc/fsl_sdhc_hal.h	44;"	d
SDHC_HAL_MAX_CLKFS	platform/hal/inc/fsl_sdhc_hal.h	70;"	d
SDHC_HAL_MAX_DVS	platform/hal/inc/fsl_sdhc_hal.h	65;"	d
SDHC_HAL_MULTIPLE_BLOCK	platform/hal/inc/fsl_sdhc_hal.h	54;"	d
SDHC_HAL_NEXT_CLKFS	platform/hal/inc/fsl_sdhc_hal.h	71;"	d
SDHC_HAL_NEXT_DVS	platform/hal/inc/fsl_sdhc_hal.h	68;"	d
SDHC_HAL_PREV_CLKFS	platform/hal/inc/fsl_sdhc_hal.h	72;"	d
SDHC_HAL_PREV_DVS	platform/hal/inc/fsl_sdhc_hal.h	69;"	d
SDHC_HAL_RESP_LEN_136	platform/hal/inc/fsl_sdhc_hal.h	56;"	d
SDHC_HAL_RESP_LEN_48	platform/hal/inc/fsl_sdhc_hal.h	57;"	d
SDHC_HAL_RESP_LEN_48_BC	platform/hal/inc/fsl_sdhc_hal.h	58;"	d
SDHC_HAL_RST_TYPE_ALL	platform/hal/inc/fsl_sdhc_hal.h	267;"	d
SDHC_HAL_RST_TYPE_CMD	platform/hal/inc/fsl_sdhc_hal.h	268;"	d
SDHC_HAL_RST_TYPE_DATA	platform/hal/inc/fsl_sdhc_hal.h	269;"	d
SDHC_HAL_Reset	platform/hal/src/sdhc/fsl_sdhc_hal.c	/^uint32_t SDHC_HAL_Reset(uint32_t baseAddr, uint32_t type, uint32_t timeout)$/;"	f
SDHC_HAL_SUPPORT_1_8_V	platform/hal/inc/fsl_sdhc_hal.h	131;"	d
SDHC_HAL_SUPPORT_3_0_V	platform/hal/inc/fsl_sdhc_hal.h	130;"	d
SDHC_HAL_SUPPORT_3_3_V	platform/hal/inc/fsl_sdhc_hal.h	129;"	d
SDHC_HAL_SUPPORT_ADMA	platform/hal/inc/fsl_sdhc_hal.h	125;"	d
SDHC_HAL_SUPPORT_DMA	platform/hal/inc/fsl_sdhc_hal.h	127;"	d
SDHC_HAL_SUPPORT_HIGHSPEED	platform/hal/inc/fsl_sdhc_hal.h	126;"	d
SDHC_HAL_SUPPORT_SUSPEND_RESUME	platform/hal/inc/fsl_sdhc_hal.h	128;"	d
SDHC_HAL_SendCmd	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SendCmd(uint32_t baseAddr, uint32_t index, uint32_t flags)$/;"	f
SDHC_HAL_SetAdmaAddress	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetAdmaAddress(uint32_t baseAddr, uint32_t address)$/;"	f
SDHC_HAL_SetAutoStopAtBlockGap	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetAutoStopAtBlockGap(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetBlockCount	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetBlockCount(uint32_t baseAddr, uint32_t blockCount)$/;"	f
SDHC_HAL_SetBlockSize	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetBlockSize(uint32_t baseAddr, uint32_t blockSize)$/;"	f
SDHC_HAL_SetBootAck	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetBootAck(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetBootAckTimeout	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetBootAckTimeout(uint32_t baseAddr, uint32_t timeout)$/;"	f
SDHC_HAL_SetBootBlockCount	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetBootBlockCount(uint32_t baseAddr, uint32_t blockCount)$/;"	f
SDHC_HAL_SetBootMode	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetBootMode(uint32_t baseAddr, sdhc_hal_mmcboot_t mode)$/;"	f
SDHC_HAL_SetCdTest	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetCdTest(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetClockDivisor	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetClockDivisor(uint32_t baseAddr, uint32_t divisor)$/;"	f
SDHC_HAL_SetClockFrequency	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetClockFrequency(uint32_t baseAddr, uint32_t frequency)$/;"	f
SDHC_HAL_SetCmdArgument	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetCmdArgument(uint32_t baseAddr, uint32_t arg)$/;"	f
SDHC_HAL_SetContinueRequest	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetContinueRequest(uint32_t baseAddr)$/;"	f
SDHC_HAL_SetD3cd	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetD3cd(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetData	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetData(uint32_t baseAddr, uint32_t data)$/;"	f
SDHC_HAL_SetDataTimeout	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetDataTimeout(uint32_t baseAddr, uint32_t timeout)$/;"	f
SDHC_HAL_SetDataTransferWidth	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetDataTransferWidth(uint32_t baseAddr, sdhc_hal_dtw_t dtw)$/;"	f
SDHC_HAL_SetDmaAddress	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetDmaAddress(uint32_t baseAddr, uint32_t address)$/;"	f
SDHC_HAL_SetDmaMode	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetDmaMode(uint32_t baseAddr, sdhc_hal_dma_mode_t dmaMode)$/;"	f
SDHC_HAL_SetEndian	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetEndian(uint32_t baseAddr, sdhc_hal_endian_t endianMode)$/;"	f
SDHC_HAL_SetExactBlockNumber	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetExactBlockNumber(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetExternalDmaRequest	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetExternalDmaRequest(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetFastboot	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetFastboot(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetForceEventFlags	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetForceEventFlags(uint32_t baseAddr, uint32_t mask)$/;"	f
SDHC_HAL_SetIntSignal	platform/hal/src/sdhc/fsl_sdhc_hal.c	/^void SDHC_HAL_SetIntSignal(uint32_t baseAddr, bool enable, uint32_t mask)$/;"	f
SDHC_HAL_SetIntState	platform/hal/src/sdhc/fsl_sdhc_hal.c	/^void SDHC_HAL_SetIntState(uint32_t baseAddr, bool enable, uint32_t mask)$/;"	f
SDHC_HAL_SetIntStopAtBlockGap	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetIntStopAtBlockGap(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetIpgClock	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetIpgClock(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetLedState	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetLedState(uint32_t baseAddr, sdhc_hal_led_t state)$/;"	f
SDHC_HAL_SetPeripheralClock	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetPeripheralClock(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetReadWaitCtrl	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetReadWaitCtrl(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetReadWatermarkLevel	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetReadWatermarkLevel(uint32_t baseAddr, uint32_t watermark)$/;"	f
SDHC_HAL_SetSdClock	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetSdClock(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetStopAtBlockGap	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetStopAtBlockGap(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetSysClock	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetSysClock(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetWakeupOnCardInsertion	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetWakeupOnCardInsertion(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetWakeupOnCardInt	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetWakeupOnCardInt(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetWakeupOnCardRemoval	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetWakeupOnCardRemoval(uint32_t baseAddr, bool enable)$/;"	f
SDHC_HAL_SetWriteWatermarkLevel	platform/hal/inc/fsl_sdhc_hal.h	/^static inline void SDHC_HAL_SetWriteWatermarkLevel(uint32_t baseAddr, uint32_t watermark)$/;"	f
SDHC_HCAP_CLK_BASE_MASK	platform/drivers/inc/fsl_sdhc.h	193;"	d
SDHC_HCAP_CLK_MUL_LSF	platform/drivers/inc/fsl_sdhc.h	228;"	d
SDHC_HCAP_CLK_MUL_MASK	platform/drivers/inc/fsl_sdhc.h	229;"	d
SDHC_HCAP_DRIVER_TYPE_A	platform/drivers/inc/fsl_sdhc.h	220;"	d
SDHC_HCAP_DRIVER_TYPE_C	platform/drivers/inc/fsl_sdhc.h	221;"	d
SDHC_HCAP_DRIVER_TYPE_D	platform/drivers/inc/fsl_sdhc.h	222;"	d
SDHC_HCAP_MAXBLK_1024	platform/drivers/inc/fsl_sdhc.h	197;"	d
SDHC_HCAP_MAXBLK_2048	platform/drivers/inc/fsl_sdhc.h	198;"	d
SDHC_HCAP_MAXBLK_512	platform/drivers/inc/fsl_sdhc.h	196;"	d
SDHC_HCAP_MAX_BLK_LSF	platform/drivers/inc/fsl_sdhc.h	194;"	d
SDHC_HCAP_MAX_BLK_MASK	platform/drivers/inc/fsl_sdhc.h	195;"	d
SDHC_HCAP_RT_MODE_LSF	platform/drivers/inc/fsl_sdhc.h	226;"	d
SDHC_HCAP_RT_MODE_MASK	platform/drivers/inc/fsl_sdhc.h	227;"	d
SDHC_HCAP_RT_TMCNT_LSF	platform/drivers/inc/fsl_sdhc.h	223;"	d
SDHC_HCAP_RT_TMCNT_MASK	platform/drivers/inc/fsl_sdhc.h	224;"	d
SDHC_HCAP_SLOT_EMBEDDED	platform/drivers/inc/fsl_sdhc.h	213;"	d
SDHC_HCAP_SLOT_REMOVABLE	platform/drivers/inc/fsl_sdhc.h	212;"	d
SDHC_HCAP_SLOT_SHARED	platform/drivers/inc/fsl_sdhc.h	214;"	d
SDHC_HCAP_SLOT_TYPE_LSF	platform/drivers/inc/fsl_sdhc.h	210;"	d
SDHC_HCAP_SLOT_TYPE_MASK	platform/drivers/inc/fsl_sdhc.h	211;"	d
SDHC_HCAP_SUPORT_DDR50	platform/drivers/inc/fsl_sdhc.h	219;"	d
SDHC_HCAP_SUPORT_SDR104	platform/drivers/inc/fsl_sdhc.h	218;"	d
SDHC_HCAP_SUPORT_SDR50	platform/drivers/inc/fsl_sdhc.h	217;"	d
SDHC_HCAP_SUPPORT_64BIT	platform/drivers/inc/fsl_sdhc.h	208;"	d
SDHC_HCAP_SUPPORT_8BIT	platform/drivers/inc/fsl_sdhc.h	199;"	d
SDHC_HCAP_SUPPORT_ADMA1	platform/drivers/inc/fsl_sdhc.h	201;"	d
SDHC_HCAP_SUPPORT_ADMA2	platform/drivers/inc/fsl_sdhc.h	200;"	d
SDHC_HCAP_SUPPORT_ASYNC	platform/drivers/inc/fsl_sdhc.h	209;"	d
SDHC_HCAP_SUPPORT_HISPD	platform/drivers/inc/fsl_sdhc.h	202;"	d
SDHC_HCAP_SUPPORT_SDMA	platform/drivers/inc/fsl_sdhc.h	203;"	d
SDHC_HCAP_SUPPORT_SUSPEND	platform/drivers/inc/fsl_sdhc.h	204;"	d
SDHC_HCAP_SUPPORT_V180	platform/drivers/inc/fsl_sdhc.h	207;"	d
SDHC_HCAP_SUPPORT_V300	platform/drivers/inc/fsl_sdhc.h	206;"	d
SDHC_HCAP_SUPPORT_V330	platform/drivers/inc/fsl_sdhc.h	205;"	d
SDHC_HCAP_TOCKLUINT_MHZ	platform/drivers/inc/fsl_sdhc.h	192;"	d
SDHC_HCAP_TOCLKFREQ_MASK	platform/drivers/inc/fsl_sdhc.h	191;"	d
SDHC_HCAP_USE_SDR50_TUNE	platform/drivers/inc/fsl_sdhc.h	225;"	d
SDHC_HOST_CAPABILITIES	platform/drivers/inc/fsl_sdhc.h	190;"	d
SDHC_HOST_CAPABILITIES_1	platform/drivers/inc/fsl_sdhc.h	216;"	d
SDHC_HOST_CONTROL1	platform/drivers/inc/fsl_sdhc.h	83;"	d
SDHC_HOST_CONTROL2	platform/drivers/inc/fsl_sdhc.h	171;"	d
SDHC_HOST_VERSION	platform/drivers/inc/fsl_sdhc.h	262;"	d
SDHC_INT_ALL_MASK	platform/drivers/inc/fsl_sdhc.h	167;"	d
SDHC_INT_BLKGAP_EVENT	platform/drivers/inc/fsl_sdhc.h	135;"	d
SDHC_INT_CARD_DET_MASK	platform/drivers/inc/fsl_sdhc.h	164;"	d
SDHC_INT_CARD_INSERT	platform/drivers/inc/fsl_sdhc.h	139;"	d
SDHC_INT_CARD_INTR	platform/drivers/inc/fsl_sdhc.h	141;"	d
SDHC_INT_CARD_REMOVE	platform/drivers/inc/fsl_sdhc.h	140;"	d
SDHC_INT_CMD_DONE	platform/drivers/inc/fsl_sdhc.h	133;"	d
SDHC_INT_CMD_MASK	platform/drivers/inc/fsl_sdhc.h	159;"	d
SDHC_INT_DATA_MASK	platform/drivers/inc/fsl_sdhc.h	162;"	d
SDHC_INT_DMA	platform/drivers/inc/fsl_sdhc.h	136;"	d
SDHC_INT_ENABLE	platform/drivers/inc/fsl_sdhc.h	131;"	d
SDHC_INT_ERROR_INTR	platform/drivers/inc/fsl_sdhc.h	146;"	d
SDHC_INT_ERROR_MASK	platform/drivers/inc/fsl_sdhc.h	166;"	d
SDHC_INT_E_ADMA	platform/drivers/inc/fsl_sdhc.h	156;"	d
SDHC_INT_E_AUTOCMD12	platform/drivers/inc/fsl_sdhc.h	155;"	d
SDHC_INT_E_CMD_CRC	platform/drivers/inc/fsl_sdhc.h	148;"	d
SDHC_INT_E_CMD_END_BIT	platform/drivers/inc/fsl_sdhc.h	149;"	d
SDHC_INT_E_CMD_INDEX	platform/drivers/inc/fsl_sdhc.h	150;"	d
SDHC_INT_E_CMD_TIMEOUT	platform/drivers/inc/fsl_sdhc.h	147;"	d
SDHC_INT_E_CUR_LIMIT	platform/drivers/inc/fsl_sdhc.h	154;"	d
SDHC_INT_E_DATA_CRC	platform/drivers/inc/fsl_sdhc.h	152;"	d
SDHC_INT_E_DATA_END_BIT	platform/drivers/inc/fsl_sdhc.h	153;"	d
SDHC_INT_E_DATA_TIMEOUT	platform/drivers/inc/fsl_sdhc.h	151;"	d
SDHC_INT_E_TUNING	platform/drivers/inc/fsl_sdhc.h	157;"	d
SDHC_INT_INT_A	platform/drivers/inc/fsl_sdhc.h	142;"	d
SDHC_INT_INT_B	platform/drivers/inc/fsl_sdhc.h	143;"	d
SDHC_INT_INT_C	platform/drivers/inc/fsl_sdhc.h	144;"	d
SDHC_INT_NORMAL_MASK	platform/drivers/inc/fsl_sdhc.h	165;"	d
SDHC_INT_RBUF_READY	platform/drivers/inc/fsl_sdhc.h	138;"	d
SDHC_INT_RETUNING	platform/drivers/inc/fsl_sdhc.h	145;"	d
SDHC_INT_STATUS	platform/drivers/inc/fsl_sdhc.h	130;"	d
SDHC_INT_TRANSFER_DONE	platform/drivers/inc/fsl_sdhc.h	134;"	d
SDHC_INT_WBUF_READY	platform/drivers/inc/fsl_sdhc.h	137;"	d
SDHC_IRQHandler	platform/drivers/src/sdhc/fsl_sdhc_irq.c	/^void SDHC_IRQHandler(void)$/;"	f
SDHC_MAX_CURRENT	platform/drivers/inc/fsl_sdhc.h	231;"	d
SDHC_MC_180_LSF	platform/drivers/inc/fsl_sdhc.h	236;"	d
SDHC_MC_180_MASK	platform/drivers/inc/fsl_sdhc.h	237;"	d
SDHC_MC_300_LSF	platform/drivers/inc/fsl_sdhc.h	234;"	d
SDHC_MC_300_MASK	platform/drivers/inc/fsl_sdhc.h	235;"	d
SDHC_MC_330_LSF	platform/drivers/inc/fsl_sdhc.h	232;"	d
SDHC_MC_330_MASK	platform/drivers/inc/fsl_sdhc.h	233;"	d
SDHC_POWER_180	platform/drivers/inc/fsl_sdhc.h	98;"	d
SDHC_POWER_300	platform/drivers/inc/fsl_sdhc.h	99;"	d
SDHC_POWER_330	platform/drivers/inc/fsl_sdhc.h	100;"	d
SDHC_POWER_CONTROL	platform/drivers/inc/fsl_sdhc.h	96;"	d
SDHC_POWER_ON	platform/drivers/inc/fsl_sdhc.h	97;"	d
SDHC_PRESENT_STATE	platform/drivers/inc/fsl_sdhc.h	66;"	d
SDHC_PRST_BUFF_RD	platform/drivers/inc/fsl_sdhc.h	74;"	d
SDHC_PRST_BUFF_WR	platform/drivers/inc/fsl_sdhc.h	73;"	d
SDHC_PRST_CARD_INSERTED	platform/drivers/inc/fsl_sdhc.h	75;"	d
SDHC_PRST_CD_LVL	platform/drivers/inc/fsl_sdhc.h	77;"	d
SDHC_PRST_CMD_INHIBIT	platform/drivers/inc/fsl_sdhc.h	67;"	d
SDHC_PRST_CMD_LVL	platform/drivers/inc/fsl_sdhc.h	81;"	d
SDHC_PRST_CSS	platform/drivers/inc/fsl_sdhc.h	76;"	d
SDHC_PRST_DATA_INHIBIT	platform/drivers/inc/fsl_sdhc.h	68;"	d
SDHC_PRST_DLA	platform/drivers/inc/fsl_sdhc.h	69;"	d
SDHC_PRST_DLSL_0_3_LSF	platform/drivers/inc/fsl_sdhc.h	79;"	d
SDHC_PRST_DLSL_0_3_MASK	platform/drivers/inc/fsl_sdhc.h	80;"	d
SDHC_PRST_RD_TRANS_A	platform/drivers/inc/fsl_sdhc.h	72;"	d
SDHC_PRST_RETUNE_REQ	platform/drivers/inc/fsl_sdhc.h	70;"	d
SDHC_PRST_WP_LVL	platform/drivers/inc/fsl_sdhc.h	78;"	d
SDHC_PRST_WR_TRANS_A	platform/drivers/inc/fsl_sdhc.h	71;"	d
SDHC_RESET_ALL	platform/drivers/inc/fsl_sdhc.h	126;"	d
SDHC_RESET_CMD	platform/drivers/inc/fsl_sdhc.h	127;"	d
SDHC_RESET_DATA	platform/drivers/inc/fsl_sdhc.h	128;"	d
SDHC_RESPONSE	platform/drivers/inc/fsl_sdhc.h	62;"	d
SDHC_SIGNAL_ENABLE	platform/drivers/inc/fsl_sdhc.h	132;"	d
SDHC_SLOT_INT_STATUS	platform/drivers/inc/fsl_sdhc.h	261;"	d
SDHC_SOFTWARE_RESET	platform/drivers/inc/fsl_sdhc.h	125;"	d
SDHC_SPEC_100	platform/drivers/inc/fsl_sdhc.h	267;"	d
SDHC_SPEC_200	platform/drivers/inc/fsl_sdhc.h	268;"	d
SDHC_SPEC_300	platform/drivers/inc/fsl_sdhc.h	269;"	d
SDHC_SPEC_VER_LSF	platform/drivers/inc/fsl_sdhc.h	265;"	d
SDHC_SPEC_VER_MASK	platform/drivers/inc/fsl_sdhc.h	266;"	d
SDHC_TIMEOUT_CONTROL	platform/drivers/inc/fsl_sdhc.h	123;"	d
SDHC_TRANSFER_MODE	platform/drivers/inc/fsl_sdhc.h	43;"	d
SDHC_TRNSM_AUTOCMD12	platform/drivers/inc/fsl_sdhc.h	46;"	d
SDHC_TRNSM_AUTOCMD23	platform/drivers/inc/fsl_sdhc.h	47;"	d
SDHC_TRNSM_BLKCNT_EN	platform/drivers/inc/fsl_sdhc.h	45;"	d
SDHC_TRNSM_DMA_EN	platform/drivers/inc/fsl_sdhc.h	44;"	d
SDHC_TRNSM_MULTI	platform/drivers/inc/fsl_sdhc.h	49;"	d
SDHC_TRNSM_READ	platform/drivers/inc/fsl_sdhc.h	48;"	d
SDHC_VENDOR_VER_LSF	platform/drivers/inc/fsl_sdhc.h	263;"	d
SDHC_VENDOR_VER_MASK	platform/drivers/inc/fsl_sdhc.h	264;"	d
SDHC_WAKEUP_CONTROL	platform/drivers/inc/fsl_sdhc.h	108;"	d
SDHC_WAKE_ON_INSERT	platform/drivers/inc/fsl_sdhc.h	110;"	d
SDHC_WAKE_ON_INT	platform/drivers/inc/fsl_sdhc.h	109;"	d
SDHC_WAKE_ON_REMOVE	platform/drivers/inc/fsl_sdhc.h	111;"	d
SDID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t SDID;                              \/**< System Device Identification Register, offset: 0x1024 *\/$/;"	m	struct:__anon97
SDID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_sim_sdid_t SDID;                \/*!< [0x1024] System Device Identification Register *\/$/;"	m	struct:_hw_sim
SDMMC_CARD_BUSY	platform/drivers/inc/fsl_sdmmc_card.h	37;"	d
SDMMC_CARD_CAPS_BUSWIDTH_4BITS	platform/composite/inc/fsl_sdhc_card.h	59;"	d
SDMMC_CARD_CAPS_BUSWIDTH_8BITS	platform/composite/inc/fsl_sdhc_card.h	60;"	d
SDMMC_CARD_CAPS_HIGHCAPACITY	platform/composite/inc/fsl_sdhc_card.h	58;"	d
SDMMC_CARD_CAPS_HIGHSPEED	platform/composite/inc/fsl_sdhc_card.h	57;"	d
SDMMC_CARD_CAPS_SDHC	platform/composite/inc/fsl_sdhc_card.h	61;"	d
SDMMC_CARD_CAPS_SDXC	platform/composite/inc/fsl_sdhc_card.h	62;"	d
SDMMC_CLK_100KHZ	platform/drivers/inc/fsl_sdmmc_card.h	71;"	d
SDMMC_CLK_25MHZ	platform/drivers/inc/fsl_sdmmc_card.h	73;"	d
SDMMC_CLK_400KHZ	platform/drivers/inc/fsl_sdmmc_card.h	72;"	d
SDMMC_CLK_50MHZ	platform/drivers/inc/fsl_sdmmc_card.h	74;"	d
SDMMC_CSD_CCC	platform/composite/inc/fsl_sdcard_spi.h	136;"	d
SDMMC_CSD_COPY	platform/composite/inc/fsl_sdcard_spi.h	215;"	d
SDMMC_CSD_CRC	platform/composite/inc/fsl_sdcard_spi.h	226;"	d
SDMMC_CSD_CSDSTRUCTURE_VERSION	platform/composite/inc/fsl_sdcard_spi.h	119;"	d
SDMMC_CSD_CSIZE	platform/composite/inc/fsl_sdcard_spi.h	155;"	d
SDMMC_CSD_CSIZEMULT	platform/composite/inc/fsl_sdcard_spi.h	175;"	d
SDMMC_CSD_DSRIMP	platform/composite/inc/fsl_sdcard_spi.h	153;"	d
SDMMC_CSD_FILEFORMAT_GRP	platform/composite/inc/fsl_sdcard_spi.h	212;"	d
SDMMC_CSD_FILE_FORMAT	platform/composite/inc/fsl_sdcard_spi.h	221;"	d
SDMMC_CSD_NSAC	platform/composite/inc/fsl_sdcard_spi.h	128;"	d
SDMMC_CSD_R2W_FACTOR	platform/composite/inc/fsl_sdcard_spi.h	203;"	d
SDMMC_CSD_READBLK_LEN	platform/composite/inc/fsl_sdcard_spi.h	139;"	d
SDMMC_CSD_READBLK_MISALIGN	platform/composite/inc/fsl_sdcard_spi.h	150;"	d
SDMMC_CSD_READBLK_PARTIAL	platform/composite/inc/fsl_sdcard_spi.h	143;"	d
SDMMC_CSD_TAAC_TU	platform/composite/inc/fsl_sdcard_spi.h	124;"	d
SDMMC_CSD_TAAC_TV	platform/composite/inc/fsl_sdcard_spi.h	125;"	d
SDMMC_CSD_TRANSPEED_RU	platform/composite/inc/fsl_sdcard_spi.h	132;"	d
SDMMC_CSD_TRANSPEED_TV	platform/composite/inc/fsl_sdcard_spi.h	133;"	d
SDMMC_CSD_VDD_R_CURR_MAX	platform/composite/inc/fsl_sdcard_spi.h	163;"	d
SDMMC_CSD_VDD_R_CURR_MIN	platform/composite/inc/fsl_sdcard_spi.h	159;"	d
SDMMC_CSD_VDD_W_CURR_MAX	platform/composite/inc/fsl_sdcard_spi.h	171;"	d
SDMMC_CSD_VDD_W_CURR_MIN	platform/composite/inc/fsl_sdcard_spi.h	167;"	d
SDMMC_CSD_WP_GRP_ENABLE	platform/composite/inc/fsl_sdcard_spi.h	198;"	d
SDMMC_CSD_WRITEBLK_LEN	platform/composite/inc/fsl_sdcard_spi.h	206;"	d
SDMMC_CSD_WRITEBLK_MISALIGN	platform/composite/inc/fsl_sdcard_spi.h	147;"	d
SDMMC_CSD_WRITEBLK_PARTIAL	platform/composite/inc/fsl_sdcard_spi.h	209;"	d
SDMMC_R1_ADDRESS_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	77;"	d
SDMMC_R1_AKE_SEQ_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	97;"	d
SDMMC_R1_APP_CMD	platform/drivers/inc/fsl_sdmmc_card.h	96;"	d
SDMMC_R1_BLOCK_LEN_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	78;"	d
SDMMC_R1_CARD_ECC_DISABLED	platform/drivers/inc/fsl_sdmmc_card.h	91;"	d
SDMMC_R1_CARD_ECC_FAILED	platform/drivers/inc/fsl_sdmmc_card.h	86;"	d
SDMMC_R1_CARD_IS_LOCKED	platform/drivers/inc/fsl_sdmmc_card.h	82;"	d
SDMMC_R1_CC_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	87;"	d
SDMMC_R1_CID_CSD_OVERWRITE	platform/drivers/inc/fsl_sdmmc_card.h	89;"	d
SDMMC_R1_COM_CRC_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	84;"	d
SDMMC_R1_CURRENT_STATE	platform/drivers/inc/fsl_sdmmc_card.h	115;"	d
SDMMC_R1_ERASE_PARAM	platform/drivers/inc/fsl_sdmmc_card.h	80;"	d
SDMMC_R1_ERASE_RESET	platform/drivers/inc/fsl_sdmmc_card.h	92;"	d
SDMMC_R1_ERASE_SEQ_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	79;"	d
SDMMC_R1_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	88;"	d
SDMMC_R1_ERROR_BITS	platform/drivers/inc/fsl_sdmmc_card.h	98;"	d
SDMMC_R1_ILLEGAL_COMMAND	platform/drivers/inc/fsl_sdmmc_card.h	85;"	d
SDMMC_R1_LOCK_UNLOCK_FAILED	platform/drivers/inc/fsl_sdmmc_card.h	83;"	d
SDMMC_R1_OUT_OF_RANGE	platform/drivers/inc/fsl_sdmmc_card.h	76;"	d
SDMMC_R1_READY_FOR_DATA	platform/drivers/inc/fsl_sdmmc_card.h	94;"	d
SDMMC_R1_STATE_DATA	platform/drivers/inc/fsl_sdmmc_card.h	121;"	d
SDMMC_R1_STATE_DIS	platform/drivers/inc/fsl_sdmmc_card.h	124;"	d
SDMMC_R1_STATE_IDENT	platform/drivers/inc/fsl_sdmmc_card.h	118;"	d
SDMMC_R1_STATE_IDLE	platform/drivers/inc/fsl_sdmmc_card.h	116;"	d
SDMMC_R1_STATE_PRG	platform/drivers/inc/fsl_sdmmc_card.h	123;"	d
SDMMC_R1_STATE_RCV	platform/drivers/inc/fsl_sdmmc_card.h	122;"	d
SDMMC_R1_STATE_READY	platform/drivers/inc/fsl_sdmmc_card.h	117;"	d
SDMMC_R1_STATE_STBY	platform/drivers/inc/fsl_sdmmc_card.h	119;"	d
SDMMC_R1_STATE_TRAN	platform/drivers/inc/fsl_sdmmc_card.h	120;"	d
SDMMC_R1_STATUS	platform/drivers/inc/fsl_sdmmc_card.h	93;"	d
SDMMC_R1_SWITCH_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	95;"	d
SDMMC_R1_WP_ERASE_SKIP	platform/drivers/inc/fsl_sdmmc_card.h	90;"	d
SDMMC_R1_WP_VIOLATION	platform/drivers/inc/fsl_sdmmc_card.h	81;"	d
SDMMC_SD_VERSION_1_0	platform/drivers/inc/fsl_sdmmc_card.h	126;"	d
SDMMC_SD_VERSION_1_1	platform/drivers/inc/fsl_sdmmc_card.h	127;"	d
SDMMC_SD_VERSION_2_0	platform/drivers/inc/fsl_sdmmc_card.h	128;"	d
SDMMC_SD_VERSION_3_0	platform/drivers/inc/fsl_sdmmc_card.h	129;"	d
SDMMC_SPI_DET_CC_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	161;"	d
SDMMC_SPI_DET_ECC_FAILED	platform/drivers/inc/fsl_sdmmc_card.h	162;"	d
SDMMC_SPI_DET_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	160;"	d
SDMMC_SPI_DET_MASK	platform/drivers/inc/fsl_sdmmc_card.h	159;"	d
SDMMC_SPI_DET_OUT_OF_RANGE	platform/drivers/inc/fsl_sdmmc_card.h	163;"	d
SDMMC_SPI_DR_ACCEPTED	platform/drivers/inc/fsl_sdmmc_card.h	172;"	d
SDMMC_SPI_DR_CRC_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	173;"	d
SDMMC_SPI_DR_MASK	platform/drivers/inc/fsl_sdmmc_card.h	171;"	d
SDMMC_SPI_DR_WRITE_ERROR	platform/drivers/inc/fsl_sdmmc_card.h	174;"	d
SDMMC_SPI_DT_START_MULTI_BLK	platform/drivers/inc/fsl_sdmmc_card.h	167;"	d
SDMMC_SPI_DT_START_SINGLE_BLK	platform/drivers/inc/fsl_sdmmc_card.h	166;"	d
SDMMC_SPI_DT_STOP_TRANSFER	platform/drivers/inc/fsl_sdmmc_card.h	168;"	d
SDMMC_SPI_R1_ADDRESS_ERR	platform/drivers/inc/fsl_sdmmc_card.h	137;"	d
SDMMC_SPI_R1_COM_CRC_ERR	platform/drivers/inc/fsl_sdmmc_card.h	135;"	d
SDMMC_SPI_R1_ERASE_RESET	platform/drivers/inc/fsl_sdmmc_card.h	133;"	d
SDMMC_SPI_R1_ERASE_SEQ_ERR	platform/drivers/inc/fsl_sdmmc_card.h	136;"	d
SDMMC_SPI_R1_ILLEGAL_CMD	platform/drivers/inc/fsl_sdmmc_card.h	134;"	d
SDMMC_SPI_R1_IN_IDLE_STATE	platform/drivers/inc/fsl_sdmmc_card.h	132;"	d
SDMMC_SPI_R1_PARAMETER_ERR	platform/drivers/inc/fsl_sdmmc_card.h	138;"	d
SDMMC_SPI_R2_CARD_ECC_FAILED	platform/drivers/inc/fsl_sdmmc_card.h	144;"	d
SDMMC_SPI_R2_CARD_LOCKED	platform/drivers/inc/fsl_sdmmc_card.h	140;"	d
SDMMC_SPI_R2_CC_ERR	platform/drivers/inc/fsl_sdmmc_card.h	143;"	d
SDMMC_SPI_R2_CSD_OVERWRITE	platform/drivers/inc/fsl_sdmmc_card.h	148;"	d
SDMMC_SPI_R2_ERASE_PARAM	platform/drivers/inc/fsl_sdmmc_card.h	146;"	d
SDMMC_SPI_R2_ERR	platform/drivers/inc/fsl_sdmmc_card.h	142;"	d
SDMMC_SPI_R2_OUT_OF_RANGE	platform/drivers/inc/fsl_sdmmc_card.h	147;"	d
SDMMC_SPI_R2_WP_LOCK_FAILED	platform/drivers/inc/fsl_sdmmc_card.h	141;"	d
SDMMC_SPI_R2_WP_VIOLATION	platform/drivers/inc/fsl_sdmmc_card.h	145;"	d
SDMMC_SPI_R7_ECHO_MASK	platform/drivers/inc/fsl_sdmmc_card.h	156;"	d
SDMMC_SPI_R7_ECHO_SHIFT	platform/drivers/inc/fsl_sdmmc_card.h	155;"	d
SDMMC_SPI_R7_VERSION_MASK	platform/drivers/inc/fsl_sdmmc_card.h	151;"	d
SDMMC_SPI_R7_VERSION_SHIFT	platform/drivers/inc/fsl_sdmmc_card.h	150;"	d
SDMMC_SPI_R7_VOLTAGE_27_36	platform/drivers/inc/fsl_sdmmc_card.h	154;"	d
SDMMC_SPI_R7_VOLTAGE_MASK	platform/drivers/inc/fsl_sdmmc_card.h	153;"	d
SDMMC_SPI_R7_VOLTAGE_SHIFT	platform/drivers/inc/fsl_sdmmc_card.h	152;"	d
SDSPI_CAPS_ACCESS_IN_BLOCK	platform/composite/inc/fsl_sdcard_spi.h	88;"	d
SDSPI_CAPS_SDHC	platform/composite/inc/fsl_sdcard_spi.h	86;"	d
SDSPI_CAPS_SDXC	platform/composite/inc/fsl_sdcard_spi.h	87;"	d
SDSPI_DRV_AppSendOpCond	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_AppSendOpCond(sdspi_spi_t *spi,$/;"	f	file:
SDSPI_DRV_CheckCapacity	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static void SDSPI_DRV_CheckCapacity(sdspi_card_t *card)$/;"	f	file:
SDSPI_DRV_CheckReadOnly	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^bool SDSPI_DRV_CheckReadOnly(sdspi_spi_t* spi, sdspi_card_t *card)$/;"	f
SDSPI_DRV_GenerateCRC7	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static uint32_t SDSPI_DRV_GenerateCRC7(uint8_t *buffer,$/;"	f	file:
SDSPI_DRV_GoIdle	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_GoIdle(sdspi_spi_t *spi, sdspi_card_t *card)$/;"	f	file:
SDSPI_DRV_Init	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^sdspi_status_t SDSPI_DRV_Init(sdspi_spi_t *spi, sdspi_card_t *card)$/;"	f
SDSPI_DRV_InitSd	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_InitSd(sdspi_spi_t *spi, sdspi_card_t *card)$/;"	f	file:
SDSPI_DRV_Read	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static uint32_t SDSPI_DRV_Read(sdspi_spi_t *spi, uint8_t *buffer, uint32_t size)$/;"	f	file:
SDSPI_DRV_ReadBlocks	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^sdspi_status_t SDSPI_DRV_ReadBlocks(sdspi_spi_t *spi, sdspi_card_t *card, uint8_t *buffer,$/;"	f
SDSPI_DRV_ReadOcr	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_ReadOcr(sdspi_spi_t *spi, sdspi_card_t *card)$/;"	f	file:
SDSPI_DRV_SendApplicationCmd	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_SendApplicationCmd(sdspi_spi_t *spi)$/;"	f	file:
SDSPI_DRV_SendCid	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_SendCid(sdspi_spi_t *spi, sdspi_card_t *card)$/;"	f	file:
SDSPI_DRV_SendCommand	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_SendCommand(sdspi_spi_t *spi,$/;"	f	file:
SDSPI_DRV_SendCsd	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_SendCsd(sdspi_spi_t *spi, sdspi_card_t *card)$/;"	f	file:
SDSPI_DRV_SendIfCond	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_SendIfCond(sdspi_spi_t *spi,$/;"	f	file:
SDSPI_DRV_SetBlockSize	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_SetBlockSize(sdspi_spi_t *spi, uint32_t blockSize)$/;"	f	file:
SDSPI_DRV_Shutdown	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^void SDSPI_DRV_Shutdown(sdspi_spi_t *spi, sdspi_card_t *card)$/;"	f
SDSPI_DRV_StopTransmission	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_StopTransmission(sdspi_spi_t *spi)$/;"	f	file:
SDSPI_DRV_WaitReady	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static sdspi_status_t SDSPI_DRV_WaitReady(sdspi_spi_t *spi)$/;"	f	file:
SDSPI_DRV_Write	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static uint32_t SDSPI_DRV_Write(sdspi_spi_t *spi, uint8_t *buffer, uint32_t size, uint8_t token)$/;"	f	file:
SDSPI_DRV_WriteBlocks	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^sdspi_status_t SDSPI_DRV_WriteBlocks(sdspi_spi_t *spi, sdspi_card_t *card, uint8_t *buffer,$/;"	f
SDSPI_MAKE_CMD	platform/composite/inc/fsl_sdcard_spi.h	111;"	d
SDSPI_READ_TIMEOUT_VALUE	platform/composite/inc/fsl_sdcard_spi.h	112;"	d
SDSPI_STATE_WRITE_PROTECTED	platform/composite/inc/fsl_sdcard_spi.h	90;"	d
SDSPI_TIMEOUT	platform/composite/inc/fsl_sdcard_spi.h	109;"	d
SDSPI_WRITE_TIMEOUT_VALUE	platform/composite/inc/fsl_sdcard_spi.h	113;"	d
SDV20_CSD_CSIZE	platform/composite/inc/fsl_sdcard_spi.h	156;"	d
SDV20_CSD_CSIZEMULT	platform/composite/inc/fsl_sdcard_spi.h	176;"	d
SDV20_CSD_ERASE_BLK_ENABLE	platform/composite/inc/fsl_sdcard_spi.h	180;"	d
SDV20_CSD_FILEFORMAT_GRP	platform/composite/inc/fsl_sdcard_spi.h	213;"	d
SDV20_CSD_FILE_FORMAT	platform/composite/inc/fsl_sdcard_spi.h	222;"	d
SDV20_CSD_NSAC	platform/composite/inc/fsl_sdcard_spi.h	129;"	d
SDV20_CSD_R2W_FACTOR	platform/composite/inc/fsl_sdcard_spi.h	204;"	d
SDV20_CSD_READBLK_LEN	platform/composite/inc/fsl_sdcard_spi.h	140;"	d
SDV20_CSD_READBLK_MISALIGN	platform/composite/inc/fsl_sdcard_spi.h	151;"	d
SDV20_CSD_READBLK_PARTIAL	platform/composite/inc/fsl_sdcard_spi.h	144;"	d
SDV20_CSD_SECTOR_SIZE	platform/composite/inc/fsl_sdcard_spi.h	184;"	d
SDV20_CSD_VDD_R_CURR_MAX	platform/composite/inc/fsl_sdcard_spi.h	164;"	d
SDV20_CSD_VDD_R_CURR_MIN	platform/composite/inc/fsl_sdcard_spi.h	160;"	d
SDV20_CSD_VDD_W_CURR_MAX	platform/composite/inc/fsl_sdcard_spi.h	172;"	d
SDV20_CSD_VDD_W_CURR_MIN	platform/composite/inc/fsl_sdcard_spi.h	168;"	d
SDV20_CSD_WP_GRP_ENABLE	platform/composite/inc/fsl_sdcard_spi.h	199;"	d
SDV20_CSD_WP_GRP_SIZE	platform/composite/inc/fsl_sdcard_spi.h	193;"	d
SDV20_CSD_WRITEBLK_LEN	platform/composite/inc/fsl_sdcard_spi.h	207;"	d
SDV20_CSD_WRITEBLK_MISALIGN	platform/composite/inc/fsl_sdcard_spi.h	148;"	d
SDV20_CSD_WRITEBLK_PARTIAL	platform/composite/inc/fsl_sdcard_spi.h	210;"	d
SD_CCC_APP_SPEC	platform/drivers/inc/fsl_sdmmc_card.h	48;"	d
SD_CCC_BASIC	platform/drivers/inc/fsl_sdmmc_card.h	42;"	d
SD_CCC_BLOCK_READ	platform/drivers/inc/fsl_sdmmc_card.h	43;"	d
SD_CCC_BLOCK_WRITE	platform/drivers/inc/fsl_sdmmc_card.h	44;"	d
SD_CCC_ERASE	platform/drivers/inc/fsl_sdmmc_card.h	45;"	d
SD_CCC_IO_MODE	platform/drivers/inc/fsl_sdmmc_card.h	49;"	d
SD_CCC_LOCK_CARD	platform/drivers/inc/fsl_sdmmc_card.h	47;"	d
SD_CCC_SWITCH	platform/drivers/inc/fsl_sdmmc_card.h	50;"	d
SD_CCC_WRITE_PROTECTION	platform/drivers/inc/fsl_sdmmc_card.h	46;"	d
SD_CSD_ERASE_BLK_ENABLE	platform/composite/inc/fsl_sdcard_spi.h	179;"	d
SD_CSD_PERM_WRITEPROTECT	platform/composite/inc/fsl_sdcard_spi.h	217;"	d
SD_CSD_SECTOR_SIZE	platform/composite/inc/fsl_sdcard_spi.h	183;"	d
SD_CSD_TEMP_WRITEPROTECT	platform/composite/inc/fsl_sdcard_spi.h	219;"	d
SD_CSD_WP_GRP_SIZE	platform/composite/inc/fsl_sdcard_spi.h	192;"	d
SD_HIGHSPEED_BUSY	platform/drivers/inc/fsl_sdmmc_card.h	58;"	d
SD_HIGHSPEED_SUPPORTED	platform/drivers/inc/fsl_sdmmc_card.h	59;"	d
SD_OCR_CCS	platform/drivers/inc/fsl_sdmmc_card.h	52;"	d
SD_OCR_HCS	platform/drivers/inc/fsl_sdmmc_card.h	53;"	d
SD_OCR_S18A	platform/drivers/inc/fsl_sdmmc_card.h	56;"	d
SD_OCR_S18R	platform/drivers/inc/fsl_sdmmc_card.h	55;"	d
SD_OCR_VDD_27_28	platform/drivers/inc/fsl_sdmmc_card.h	61;"	d
SD_OCR_VDD_28_29	platform/drivers/inc/fsl_sdmmc_card.h	62;"	d
SD_OCR_VDD_29_30	platform/drivers/inc/fsl_sdmmc_card.h	63;"	d
SD_OCR_VDD_30_31	platform/drivers/inc/fsl_sdmmc_card.h	64;"	d
SD_OCR_VDD_31_32	platform/drivers/inc/fsl_sdmmc_card.h	65;"	d
SD_OCR_VDD_32_33	platform/drivers/inc/fsl_sdmmc_card.h	66;"	d
SD_OCR_VDD_33_34	platform/drivers/inc/fsl_sdmmc_card.h	67;"	d
SD_OCR_VDD_34_35	platform/drivers/inc/fsl_sdmmc_card.h	68;"	d
SD_OCR_VDD_35_36	platform/drivers/inc/fsl_sdmmc_card.h	69;"	d
SD_OCR_XPC	platform/drivers/inc/fsl_sdmmc_card.h	54;"	d
SD_SCR_BUS_WIDTHS_1BIT	platform/drivers/inc/fsl_sdmmc_card.h	39;"	d
SD_SCR_BUS_WIDTHS_4BIT	platform/drivers/inc/fsl_sdmmc_card.h	40;"	d
SE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SE : 1;                \/*!< [7] Sample Enable *\/$/;"	m	struct:_hw_cmp_cr1::_hw_cmp_cr1_bitfields
SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SEC : 2;               \/*!< [1:0] Flash Security *\/$/;"	m	struct:_hw_ftfa_fsec::_hw_ftfa_fsec_bitfields
SEC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SEC : 2;               \/*!< [1:0] Flash Security *\/$/;"	m	struct:_hw_nv_fsec::_hw_nv_fsec_bitfields
SECONDS_IN_A_DAY	platform/hal/src/rtc/fsl_rtc_hal.c	47;"	d	file:
SECONDS_IN_A_HOUR	platform/hal/src/rtc/fsl_rtc_hal.c	48;"	d	file:
SECONDS_IN_A_MIN	platform/hal/src/rtc/fsl_rtc_hal.c	49;"	d	file:
SERIESID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SERIESID : 4;         \/*!< [23:20] Kinetis Series ID *\/$/;"	m	struct:_hw_sim_sdid::_hw_sim_sdid_bitfields
SERVICE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    void (* SERVICE)(PCB_PTR, void *);$/;"	m	struct:ENETEcbStruct
SERVICE_COPWDOG_FIRST_VALUE	platform/hal/inc/fsl_cop_hal.h	50;"	d
SERVICE_COPWDOG_SECOND_VALUE	platform/hal/inc/fsl_cop_hal.h	51;"	d
SET16	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	233;"	d
SET32	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	239;"	d
SET8	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	227;"	d
SET_FLASH_INT_BITS	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	217;"	d
SFRWPRIV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SFRWPRIV : 1;         \/*!< [7] Special Function Register Write$/;"	m	struct:_hw_mtb_master::_hw_mtb_master_bitfields
SHCSR	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon72
SHCSR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon113
SHELL	lib/ksdk_platform_lib/armgcc/KL03Z4/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SHEN : 1;              \/*!< [7] Stop Hold Enable *\/$/;"	m	struct:_hw_i2c_flt::_hw_i2c_flt_bitfields
SHP	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon72
SHP	platform/CMSIS/Include/core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon113
SHTF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SHTF1 : 1;             \/*!< [2] SCL High Timeout Flag 1 *\/$/;"	m	struct:_hw_i2c_smb::_hw_i2c_smb_bitfields
SHTF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SHTF2 : 1;             \/*!< [1] SCL High Timeout Flag 2 *\/$/;"	m	struct:_hw_i2c_smb::_hw_i2c_smb_bitfields
SHTF2IE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SHTF2IE : 1;           \/*!< [0] SHTF2 Interrupt Enable *\/$/;"	m	struct:_hw_i2c_smb::_hw_i2c_smb_bitfields
SIICAEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SIICAEN : 1;           \/*!< [5] Second I2C Address Enable *\/$/;"	m	struct:_hw_i2c_smb::_hw_i2c_smb_bitfields
SIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4059;"	d
SIM_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4057;"	d
SIM_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4764;"	d
SIM_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4062;"	d
SIM_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4060;"	d
SIM_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4064;"	d
SIM_CLKDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4087;"	d
SIM_CLKDIV1_OUTDIV1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4005;"	d
SIM_CLKDIV1_OUTDIV1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4003;"	d
SIM_CLKDIV1_OUTDIV1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4004;"	d
SIM_CLKDIV1_OUTDIV4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4002;"	d
SIM_CLKDIV1_OUTDIV4_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4000;"	d
SIM_CLKDIV1_OUTDIV4_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4001;"	d
SIM_CLKDIV1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3884;"	d
SIM_COPC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4093;"	d
SIM_COPC_COPCLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4044;"	d
SIM_COPC_COPCLKSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4042;"	d
SIM_COPC_COPCLKSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4043;"	d
SIM_COPC_COPCLKS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4033;"	d
SIM_COPC_COPCLKS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4034;"	d
SIM_COPC_COPDBGEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4040;"	d
SIM_COPC_COPDBGEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4041;"	d
SIM_COPC_COPSTPEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4038;"	d
SIM_COPC_COPSTPEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4039;"	d
SIM_COPC_COPT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4037;"	d
SIM_COPC_COPT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4035;"	d
SIM_COPC_COPT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4036;"	d
SIM_COPC_COPW_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4031;"	d
SIM_COPC_COPW_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4032;"	d
SIM_COPC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3890;"	d
SIM_FCFG1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4088;"	d
SIM_FCFG1_FLASHDIS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4007;"	d
SIM_FCFG1_FLASHDIS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4008;"	d
SIM_FCFG1_FLASHDOZE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4009;"	d
SIM_FCFG1_FLASHDOZE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4010;"	d
SIM_FCFG1_PFSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4013;"	d
SIM_FCFG1_PFSIZE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4011;"	d
SIM_FCFG1_PFSIZE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4012;"	d
SIM_FCFG1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3885;"	d
SIM_FCFG2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4089;"	d
SIM_FCFG2_MAXADDR0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4017;"	d
SIM_FCFG2_MAXADDR0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4015;"	d
SIM_FCFG2_MAXADDR0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4016;"	d
SIM_FCFG2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3886;"	d
SIM_HAL_DisableClock	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void SIM_HAL_DisableClock(uint32_t baseAddr, sim_clock_gate_name_t name)$/;"	f
SIM_HAL_EnableClock	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void SIM_HAL_EnableClock(uint32_t baseAddr, sim_clock_gate_name_t name)$/;"	f
SIM_HAL_GetAdcAlternativeTriggerCmd	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline bool SIM_HAL_GetAdcAlternativeTriggerCmd(uint32_t baseAddr, uint32_t instance)$/;"	f
SIM_HAL_GetAdcPreTriggerMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline sim_adc_pretrg_sel_t SIM_HAL_GetAdcPreTriggerMode(uint32_t baseAddr,$/;"	f
SIM_HAL_GetAdcTriggerMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline sim_adc_trg_sel_t SIM_HAL_GetAdcTriggerMode(uint32_t baseAddr, uint32_t instance)$/;"	f
SIM_HAL_GetDieId	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline uint32_t SIM_HAL_GetDieId(uint32_t baseAddr)$/;"	f
SIM_HAL_GetFamId	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline uint32_t SIM_HAL_GetFamId(uint32_t baseAddr)$/;"	f
SIM_HAL_GetFlashDisableCmd	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline bool SIM_HAL_GetFlashDisableCmd(uint32_t baseAddr)$/;"	f
SIM_HAL_GetFlashDoze	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline uint32_t SIM_HAL_GetFlashDoze(uint32_t baseAddr)$/;"	f
SIM_HAL_GetFlashMaxAddrBlock0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline uint32_t SIM_HAL_GetFlashMaxAddrBlock0(uint32_t baseAddr)$/;"	f
SIM_HAL_GetGateCmd	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline bool SIM_HAL_GetGateCmd(uint32_t baseAddr, sim_clock_gate_name_t name)$/;"	f
SIM_HAL_GetLpUartOpenDrainCmd	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline bool SIM_HAL_GetLpUartOpenDrainCmd(uint32_t baseAddr, uint32_t instance)$/;"	f
SIM_HAL_GetLpUartRxSrcMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline sim_uart_rxsrc_t SIM_HAL_GetLpUartRxSrcMode(uint32_t baseAddr, uint32_t instance)$/;"	f
SIM_HAL_GetLpUartTxSrcMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline sim_uart_txsrc_t SIM_HAL_GetLpUartTxSrcMode(uint32_t baseAddr, uint32_t instance)$/;"	f
SIM_HAL_GetPinCntId	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline uint32_t SIM_HAL_GetPinCntId(uint32_t baseAddr)$/;"	f
SIM_HAL_GetProgramFlashSize	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline uint32_t SIM_HAL_GetProgramFlashSize(uint32_t baseAddr)$/;"	f
SIM_HAL_GetRevId	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline uint32_t SIM_HAL_GetRevId(uint32_t baseAddr)$/;"	f
SIM_HAL_GetSeriesId	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline uint32_t SIM_HAL_GetSeriesId(uint32_t baseAddr)$/;"	f
SIM_HAL_GetSubFamilyId	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline uint32_t SIM_HAL_GetSubFamilyId(uint32_t baseAddr)$/;"	f
SIM_HAL_GetTpmChSrcMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline sim_tpm_ch_src_t SIM_HAL_GetTpmChSrcMode(uint32_t baseAddr,$/;"	f
SIM_HAL_GetTpmExternalClkPinSelMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.c	/^sim_tpm_clk_sel_t SIM_HAL_GetTpmExternalClkPinSelMode(uint32_t baseAddr, uint32_t instance)$/;"	f
SIM_HAL_SetAdcAlternativeTriggerCmd	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void SIM_HAL_SetAdcAlternativeTriggerCmd(uint32_t baseAddr,$/;"	f
SIM_HAL_SetAdcPreTriggerMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void SIM_HAL_SetAdcPreTriggerMode(uint32_t baseAddr,$/;"	f
SIM_HAL_SetAdcTriggerMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void SIM_HAL_SetAdcTriggerMode(uint32_t baseAddr,$/;"	f
SIM_HAL_SetAdcTriggerModeOneStep	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.c	/^void SIM_HAL_SetAdcTriggerModeOneStep(uint32_t baseAddr,$/;"	f
SIM_HAL_SetFlashDisableCmd	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void SIM_HAL_SetFlashDisableCmd(uint32_t baseAddr, bool disable)$/;"	f
SIM_HAL_SetFlashDoze	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void SIM_HAL_SetFlashDoze(uint32_t baseAddr, uint32_t setting)$/;"	f
SIM_HAL_SetLpUartOpenDrainCmd	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void SIM_HAL_SetLpUartOpenDrainCmd(uint32_t baseAddr, uint32_t instance, bool enable)$/;"	f
SIM_HAL_SetLpUartRxSrcMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void SIM_HAL_SetLpUartRxSrcMode(uint32_t baseAddr, uint32_t instance, sim_uart_rxsrc_t select)$/;"	f
SIM_HAL_SetLpUartTxSrcMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void SIM_HAL_SetLpUartTxSrcMode(uint32_t baseAddr, uint32_t instance, sim_uart_txsrc_t select)$/;"	f
SIM_HAL_SetTpmChSrcMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^static inline void SIM_HAL_SetTpmChSrcMode(uint32_t baseAddr,$/;"	f
SIM_HAL_SetTpmExternalClkPinSelMode	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.c	/^void SIM_HAL_SetTpmExternalClkPinSelMode(uint32_t baseAddr,$/;"	f
SIM_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} SIM_Type, *SIM_MemMapPtr;$/;"	t	typeref:struct:__anon97
SIM_SCGC4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4084;"	d
SIM_SCGC4_CMP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3973;"	d
SIM_SCGC4_CMP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3974;"	d
SIM_SCGC4_I2C0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3971;"	d
SIM_SCGC4_I2C0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3972;"	d
SIM_SCGC4_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3881;"	d
SIM_SCGC4_SPI0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3977;"	d
SIM_SCGC4_SPI0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3978;"	d
SIM_SCGC4_VREF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3975;"	d
SIM_SCGC4_VREF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3976;"	d
SIM_SCGC5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4085;"	d
SIM_SCGC5_LPTMR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3980;"	d
SIM_SCGC5_LPTMR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3981;"	d
SIM_SCGC5_LPUART0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3986;"	d
SIM_SCGC5_LPUART0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3987;"	d
SIM_SCGC5_PORTA_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3982;"	d
SIM_SCGC5_PORTA_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3983;"	d
SIM_SCGC5_PORTB_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3984;"	d
SIM_SCGC5_PORTB_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3985;"	d
SIM_SCGC5_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3882;"	d
SIM_SCGC6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4086;"	d
SIM_SCGC6_ADC0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3995;"	d
SIM_SCGC6_ADC0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3996;"	d
SIM_SCGC6_FTF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3989;"	d
SIM_SCGC6_FTF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3990;"	d
SIM_SCGC6_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3883;"	d
SIM_SCGC6_RTC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3997;"	d
SIM_SCGC6_RTC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3998;"	d
SIM_SCGC6_TPM0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3991;"	d
SIM_SCGC6_TPM0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3992;"	d
SIM_SCGC6_TPM1_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3993;"	d
SIM_SCGC6_TPM1_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3994;"	d
SIM_SDID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4083;"	d
SIM_SDID_DIEID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3954;"	d
SIM_SDID_DIEID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3952;"	d
SIM_SDID_DIEID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3953;"	d
SIM_SDID_FAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3969;"	d
SIM_SDID_FAMID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3967;"	d
SIM_SDID_FAMID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3968;"	d
SIM_SDID_PINID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3951;"	d
SIM_SDID_PINID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3949;"	d
SIM_SDID_PINID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3950;"	d
SIM_SDID_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3880;"	d
SIM_SDID_REVID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3957;"	d
SIM_SDID_REVID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3955;"	d
SIM_SDID_REVID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3956;"	d
SIM_SDID_SERIESID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3963;"	d
SIM_SDID_SERIESID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3961;"	d
SIM_SDID_SERIESID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3962;"	d
SIM_SDID_SRAMSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3960;"	d
SIM_SDID_SRAMSIZE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3958;"	d
SIM_SDID_SRAMSIZE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3959;"	d
SIM_SDID_SUBFAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3966;"	d
SIM_SDID_SUBFAMID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3964;"	d
SIM_SDID_SUBFAMID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3965;"	d
SIM_SOPT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4078;"	d
SIM_SOPT1_OSC32KOUT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3910;"	d
SIM_SOPT1_OSC32KOUT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3908;"	d
SIM_SOPT1_OSC32KOUT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3909;"	d
SIM_SOPT1_OSC32KSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3913;"	d
SIM_SOPT1_OSC32KSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3911;"	d
SIM_SOPT1_OSC32KSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3912;"	d
SIM_SOPT1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3875;"	d
SIM_SOPT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4079;"	d
SIM_SOPT2_CLKOUTSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3919;"	d
SIM_SOPT2_CLKOUTSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3917;"	d
SIM_SOPT2_CLKOUTSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3918;"	d
SIM_SOPT2_LPUART0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3925;"	d
SIM_SOPT2_LPUART0SRC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3923;"	d
SIM_SOPT2_LPUART0SRC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3924;"	d
SIM_SOPT2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3876;"	d
SIM_SOPT2_RTCCLKOUTSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3915;"	d
SIM_SOPT2_RTCCLKOUTSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3916;"	d
SIM_SOPT2_TPMSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3922;"	d
SIM_SOPT2_TPMSRC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3920;"	d
SIM_SOPT2_TPMSRC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3921;"	d
SIM_SOPT4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4080;"	d
SIM_SOPT4_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3877;"	d
SIM_SOPT4_TPM0CLKSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3929;"	d
SIM_SOPT4_TPM0CLKSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3930;"	d
SIM_SOPT4_TPM1CH0SRC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3927;"	d
SIM_SOPT4_TPM1CH0SRC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3928;"	d
SIM_SOPT4_TPM1CLKSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3931;"	d
SIM_SOPT4_TPM1CLKSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3932;"	d
SIM_SOPT5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4081;"	d
SIM_SOPT5_LPUART0ODE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3938;"	d
SIM_SOPT5_LPUART0ODE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3939;"	d
SIM_SOPT5_LPUART0RXSRC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3936;"	d
SIM_SOPT5_LPUART0RXSRC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3937;"	d
SIM_SOPT5_LPUART0TXSRC_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3934;"	d
SIM_SOPT5_LPUART0TXSRC_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3935;"	d
SIM_SOPT5_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3878;"	d
SIM_SOPT7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4082;"	d
SIM_SOPT7_ADC0ALTTRGEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3946;"	d
SIM_SOPT7_ADC0ALTTRGEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3947;"	d
SIM_SOPT7_ADC0PRETRGSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3944;"	d
SIM_SOPT7_ADC0PRETRGSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3945;"	d
SIM_SOPT7_ADC0TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3943;"	d
SIM_SOPT7_ADC0TRGSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3941;"	d
SIM_SOPT7_ADC0TRGSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3942;"	d
SIM_SOPT7_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3879;"	d
SIM_SRVCOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4094;"	d
SIM_SRVCOP_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3891;"	d
SIM_SRVCOP_SRVCOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4048;"	d
SIM_SRVCOP_SRVCOP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4046;"	d
SIM_SRVCOP_SRVCOP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4047;"	d
SIM_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} SIM_Type, *SIM_MemMapPtr;$/;"	t	typeref:struct:__anon97
SIM_UIDL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4092;"	d
SIM_UIDL_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3889;"	d
SIM_UIDL_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4029;"	d
SIM_UIDL_UID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4027;"	d
SIM_UIDL_UID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4028;"	d
SIM_UIDMH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4090;"	d
SIM_UIDMH_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3887;"	d
SIM_UIDMH_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4021;"	d
SIM_UIDMH_UID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4019;"	d
SIM_UIDMH_UID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4020;"	d
SIM_UIDML	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4091;"	d
SIM_UIDML_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	3888;"	d
SIM_UIDML_UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4025;"	d
SIM_UIDML_UID_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4023;"	d
SIM_UIDML_UID_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4024;"	d
SIZE_IN_MMT_UNITS	platform/osa/inc/fsl_os_abstraction_mqx.h	184;"	d
SIZE_OPTIMIZATION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	92;"	d
SIZE_OPTIMIZATION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	94;"	d
SKEAZ1284_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	872;"	d
SKEAZN642_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	396;"	d
SKEAZN84_SERIES	platform/CMSIS/Include/device/fsl_device_registers.h	445;"	d
SLAST	platform/hal/inc/fsl_edma_hal.h	/^    uint32_t SLAST;$/;"	m	struct:EDMASoftwareTcd
SLEEPCNT	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon118
SLOCKUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SLOCKUP : 1;           \/*!< [1] Sticky Core Lockup *\/$/;"	m	struct:_hw_rcm_ssrs1::_hw_rcm_ssrs1_bitfields
SLTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SLTF : 1;              \/*!< [3] SCL Low Timeout Flag *\/$/;"	m	struct:_hw_i2c_smb::_hw_i2c_smb_bitfields
SLTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t SLTH;                               \/**< I2C SCL Low Timeout Register High, offset: 0xA *\/$/;"	m	struct:__anon80
SLTH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_slth_t SLTH;               \/*!< [0xA] I2C SCL Low Timeout Register High *\/$/;"	m	struct:_hw_i2c
SLTL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t SLTL;                               \/**< I2C SCL Low Timeout Register Low, offset: 0xB *\/$/;"	m	struct:__anon80
SLTL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_sltl_t SLTL;               \/*!< [0xB] I2C SCL Low Timeout Register Low *\/$/;"	m	struct:_hw_i2c
SLVD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SLVD : 1;              \/*!< [1] Sticky Low-Voltage Detect Reset *\/$/;"	m	struct:_hw_rcm_ssrs0::_hw_rcm_ssrs0_bitfields
SMB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t SMB;                                \/**< I2C SMBus Control and Status register, offset: 0x8 *\/$/;"	m	struct:__anon80
SMB	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_i2c_smb_t SMB;                 \/*!< [0x8] I2C SMBus Control and Status register *\/$/;"	m	struct:_hw_i2c
SMC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4192;"	d
SMC_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4190;"	d
SMC_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4765;"	d
SMC_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4195;"	d
SMC_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4193;"	d
SMC_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4197;"	d
SMC_HAL_GetLpoMode	platform/hal/src/smc/fsl_smc_hal.c	/^smc_lpo_option_t SMC_HAL_GetLpoMode(uint32_t baseAddr)$/;"	f
SMC_HAL_GetLpwuiMode	platform/hal/src/smc/fsl_smc_hal.c	/^smc_lpwui_option_t SMC_HAL_GetLpwuiMode(uint32_t baseAddr)$/;"	f
SMC_HAL_GetPorMode	platform/hal/src/smc/fsl_smc_hal.c	/^smc_por_option_t SMC_HAL_GetPorMode(uint32_t baseAddr)$/;"	f
SMC_HAL_GetProtectionMode	platform/hal/src/smc/fsl_smc_hal.c	/^bool SMC_HAL_GetProtectionMode(uint32_t baseAddr, power_modes_protect_t protect)$/;"	f
SMC_HAL_GetPstopMode	platform/hal/src/smc/fsl_smc_hal.c	/^smc_pstop_option_t SMC_HAL_GetPstopMode(uint32_t baseAddr)$/;"	f
SMC_HAL_GetRam2Mode	platform/hal/src/smc/fsl_smc_hal.c	/^smc_ram2_option_t SMC_HAL_GetRam2Mode(uint32_t baseAddr)$/;"	f
SMC_HAL_GetRunMode	platform/hal/src/smc/fsl_smc_hal.c	/^smc_run_mode_t SMC_HAL_GetRunMode(uint32_t baseAddr)$/;"	f
SMC_HAL_GetStat	platform/hal/src/smc/fsl_smc_hal.c	/^power_mode_stat_t SMC_HAL_GetStat(uint32_t baseAddr)$/;"	f
SMC_HAL_GetStopMode	platform/hal/src/smc/fsl_smc_hal.c	/^smc_stop_mode_t SMC_HAL_GetStopMode(uint32_t baseAddr)$/;"	f
SMC_HAL_GetStopSubMode	platform/hal/src/smc/fsl_smc_hal.c	/^smc_stop_submode_t SMC_HAL_GetStopSubMode(uint32_t baseAddr)$/;"	f
SMC_HAL_SetLpoMode	platform/hal/src/smc/fsl_smc_hal.c	/^void SMC_HAL_SetLpoMode(uint32_t baseAddr, smc_lpo_option_t option)$/;"	f
SMC_HAL_SetLpwuiMode	platform/hal/src/smc/fsl_smc_hal.c	/^void SMC_HAL_SetLpwuiMode(uint32_t baseAddr, smc_lpwui_option_t option)$/;"	f
SMC_HAL_SetMode	platform/hal/src/smc/fsl_smc_hal.c	/^smc_hal_error_code_t SMC_HAL_SetMode(uint32_t baseAddr, const smc_power_mode_config_t *powerModeConfig)$/;"	f
SMC_HAL_SetPorMode	platform/hal/src/smc/fsl_smc_hal.c	/^void SMC_HAL_SetPorMode(uint32_t baseAddr, smc_por_option_t option)$/;"	f
SMC_HAL_SetProtection	platform/hal/src/smc/fsl_smc_hal.c	/^void SMC_HAL_SetProtection(uint32_t baseAddr, smc_power_mode_protection_config_t *protectConfig)$/;"	f
SMC_HAL_SetProtectionMode	platform/hal/src/smc/fsl_smc_hal.c	/^void SMC_HAL_SetProtectionMode(uint32_t baseAddr, power_modes_protect_t protect, bool allow)$/;"	f
SMC_HAL_SetPstopMode	platform/hal/src/smc/fsl_smc_hal.c	/^void SMC_HAL_SetPstopMode(uint32_t baseAddr, smc_pstop_option_t option)$/;"	f
SMC_HAL_SetRam2Mode	platform/hal/src/smc/fsl_smc_hal.c	/^void SMC_HAL_SetRam2Mode(uint32_t baseAddr, smc_ram2_option_t option)$/;"	f
SMC_HAL_SetRunMode	platform/hal/src/smc/fsl_smc_hal.c	/^void SMC_HAL_SetRunMode(uint32_t baseAddr, smc_run_mode_t runMode)$/;"	f
SMC_HAL_SetStopMode	platform/hal/src/smc/fsl_smc_hal.c	/^void SMC_HAL_SetStopMode(uint32_t baseAddr, smc_stop_mode_t stopMode)$/;"	f
SMC_HAL_SetStopSubMode	platform/hal/src/smc/fsl_smc_hal.c	/^void SMC_HAL_SetStopSubMode(uint32_t baseAddr, smc_stop_submode_t stopSubMode)$/;"	f
SMC_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} SMC_Type, *SMC_MemMapPtr;$/;"	t	typeref:struct:__anon98
SMC_PMCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4212;"	d
SMC_PMCTRL_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4135;"	d
SMC_PMCTRL_RUNM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4166;"	d
SMC_PMCTRL_RUNM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4164;"	d
SMC_PMCTRL_RUNM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4165;"	d
SMC_PMCTRL_STOPA_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4162;"	d
SMC_PMCTRL_STOPA_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4163;"	d
SMC_PMCTRL_STOPM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4161;"	d
SMC_PMCTRL_STOPM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4159;"	d
SMC_PMCTRL_STOPM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4160;"	d
SMC_PMCTRL_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	158;"	d
SMC_PMCTRL_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	180;"	d
SMC_PMCTRL_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	202;"	d
SMC_PMCTRL_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	224;"	d
SMC_PMPROT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4211;"	d
SMC_PMPROT_AVLLS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4154;"	d
SMC_PMPROT_AVLLS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4155;"	d
SMC_PMPROT_AVLP_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4156;"	d
SMC_PMPROT_AVLP_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4157;"	d
SMC_PMPROT_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4134;"	d
SMC_PMSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4214;"	d
SMC_PMSTAT_PMSTAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4181;"	d
SMC_PMSTAT_PMSTAT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4179;"	d
SMC_PMSTAT_PMSTAT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4180;"	d
SMC_PMSTAT_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4137;"	d
SMC_STOPCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4213;"	d
SMC_STOPCTRL_LPOPO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4171;"	d
SMC_STOPCTRL_LPOPO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4172;"	d
SMC_STOPCTRL_PORPO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4173;"	d
SMC_STOPCTRL_PORPO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4174;"	d
SMC_STOPCTRL_PSTOPO	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4177;"	d
SMC_STOPCTRL_PSTOPO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4175;"	d
SMC_STOPCTRL_PSTOPO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4176;"	d
SMC_STOPCTRL_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4136;"	d
SMC_STOPCTRL_VLLSM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4170;"	d
SMC_STOPCTRL_VLLSM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4168;"	d
SMC_STOPCTRL_VLLSM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4169;"	d
SMC_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} SMC_Type, *SMC_MemMapPtr;$/;"	t	typeref:struct:__anon98
SMDM_AP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SMDM_AP : 1;           \/*!< [3] Sticky MDM-AP System Reset Request *\/$/;"	m	struct:_hw_rcm_ssrs1::_hw_rcm_ssrs1_bitfields
SND_GetStatus	platform/composite/src/soundcard/fsl_soundcard.c	/^ void SND_GetStatus(sound_card_t *card, snd_state_t *status)$/;"	f
SND_GetVolume	platform/composite/src/soundcard/fsl_soundcard.c	/^uint32_t SND_GetVolume(sound_card_t * card)$/;"	f
SND_RxCallback	platform/composite/src/soundcard/fsl_soundcard.c	/^void SND_RxCallback(void *param)$/;"	f
SND_RxConfigDataFormat	platform/composite/src/soundcard/fsl_soundcard.c	/^snd_status_t SND_RxConfigDataFormat(sound_card_t *card, ctrl_data_format_t *format)$/;"	f
SND_RxDeinit	platform/composite/src/soundcard/fsl_soundcard.c	/^snd_status_t SND_RxDeinit(sound_card_t *card)$/;"	f
SND_RxDmaCallback	platform/composite/src/soundcard/fsl_soundcard.c	/^void SND_RxDmaCallback(void *param, edma_chn_status_t status)$/;"	f
SND_RxInit	platform/composite/src/soundcard/fsl_soundcard.c	/^snd_status_t SND_RxInit($/;"	f
SND_RxStart	platform/composite/src/soundcard/fsl_soundcard.c	/^void SND_RxStart(sound_card_t *card)$/;"	f
SND_RxStop	platform/composite/inc/fsl_soundcard.h	/^static inline void SND_RxStop(sound_card_t *card)$/;"	f
SND_RxUpdateStatus	platform/composite/src/soundcard/fsl_soundcard.c	/^uint32_t SND_RxUpdateStatus(sound_card_t * card, uint32_t len)$/;"	f
SND_SetMuteCmd	platform/composite/src/soundcard/fsl_soundcard.c	/^snd_status_t SND_SetMuteCmd(sound_card_t * card,bool enable)$/;"	f
SND_SetVolume	platform/composite/src/soundcard/fsl_soundcard.c	/^snd_status_t SND_SetVolume(sound_card_t * card,uint32_t volume)$/;"	f
SND_TxCallback	platform/composite/src/soundcard/fsl_soundcard.c	/^void SND_TxCallback(void *param)$/;"	f
SND_TxConfigDataFormat	platform/composite/src/soundcard/fsl_soundcard.c	/^snd_status_t SND_TxConfigDataFormat(sound_card_t *card, ctrl_data_format_t *format)$/;"	f
SND_TxDeinit	platform/composite/src/soundcard/fsl_soundcard.c	/^snd_status_t SND_TxDeinit(sound_card_t *card)$/;"	f
SND_TxDmaCallback	platform/composite/src/soundcard/fsl_soundcard.c	/^void SND_TxDmaCallback(void *param, edma_chn_status_t status)$/;"	f
SND_TxInit	platform/composite/src/soundcard/fsl_soundcard.c	/^snd_status_t SND_TxInit($/;"	f
SND_TxStart	platform/composite/src/soundcard/fsl_soundcard.c	/^void SND_TxStart(sound_card_t *card)$/;"	f
SND_TxStop	platform/composite/inc/fsl_soundcard.h	/^static inline void SND_TxStop(sound_card_t *card)$/;"	f
SND_TxUpdateStatus	platform/composite/src/soundcard/fsl_soundcard.c	/^uint32_t SND_TxUpdateStatus(sound_card_t * card, uint32_t len)$/;"	f
SND_WaitEvent	platform/composite/src/soundcard/fsl_soundcard.c	/^void SND_WaitEvent(sound_card_t *card)$/;"	f
SOFF	platform/hal/inc/fsl_edma_hal.h	/^    uint16_t SOFF;$/;"	m	struct:EDMASoftwareTcd
SOPT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SOPT1;                             \/**< System Options Register 1, offset: 0x0 *\/$/;"	m	struct:__anon97
SOPT1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_sim_sopt1_t SOPT1;             \/*!< [0x0] System Options Register 1 *\/$/;"	m	struct:_hw_sim
SOPT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SOPT2;                             \/**< System Options Register 2, offset: 0x1004 *\/$/;"	m	struct:__anon97
SOPT2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_sim_sopt2_t SOPT2;             \/*!< [0x1004] System Options Register 2 *\/$/;"	m	struct:_hw_sim
SOPT4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SOPT4;                             \/**< System Options Register 4, offset: 0x100C *\/$/;"	m	struct:__anon97
SOPT4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_sim_sopt4_t SOPT4;             \/*!< [0x100C] System Options Register 4 *\/$/;"	m	struct:_hw_sim
SOPT5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SOPT5;                             \/**< System Options Register 5, offset: 0x1010 *\/$/;"	m	struct:__anon97
SOPT5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_sim_sopt5_t SOPT5;             \/*!< [0x1010] System Options Register 5 *\/$/;"	m	struct:_hw_sim
SOPT7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SOPT7;                             \/**< System Options Register 7, offset: 0x1018 *\/$/;"	m	struct:__anon97
SOPT7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_sim_sopt7_t SOPT7;             \/*!< [0x1018] System Options Register 7 *\/$/;"	m	struct:_hw_sim
SOUNDCARD_USE_STATIC_MEM	platform/composite/inc/fsl_soundcard.h	50;"	d
SOURCE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    _enet_address    SOURCE;   \/*!< source Mac address*\/$/;"	m	struct:enet_header
SPC0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPC0 : 1;              \/*!< [0] SPI Pin Control 0 *\/$/;"	m	struct:_hw_spi_c2::_hw_spi_c2_bitfields
SPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPE : 1;               \/*!< [6] SPI System Enable *\/$/;"	m	struct:_hw_spi_c1::_hw_spi_c1_bitfields
SPI0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4340;"	d
SPI0_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4338;"	d
SPI0_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4341;"	d
SPI0_BR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4362;"	d
SPI0_C1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4364;"	d
SPI0_C2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4363;"	d
SPI0_D	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4366;"	d
SPI0_IRQHandler	platform/drivers/src/dspi/fsl_dspi_edma_irq.c	/^void SPI0_IRQHandler(void)$/;"	f
SPI0_IRQHandler	platform/drivers/src/dspi/fsl_dspi_irq.c	/^void SPI0_IRQHandler(void)$/;"	f
SPI0_IRQHandler	platform/drivers/src/spi/fsl_spi_dma_irq.c	/^void SPI0_IRQHandler(void)$/;"	f
SPI0_IRQHandler	platform/drivers/src/spi/fsl_spi_irq.c	/^void SPI0_IRQHandler(void)$/;"	f
SPI0_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^SPI0_IRQHandler$/;"	l
SPI0_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  SPI0_IRQn                    = 10,               \/**< SPI0 single interrupt vector for all sources *\/$/;"	e	enum:IRQn
SPI0_M	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4365;"	d
SPI0_S	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4361;"	d
SPI0b	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SPI0b : 1;            \/*!< [22] SPI0 Clock Gate Control *\/$/;"	m	struct:_hw_sim_scgc4::_hw_sim_scgc4_bitfields
SPI1_IRQHandler	platform/drivers/src/dspi/fsl_dspi_edma_irq.c	/^void SPI1_IRQHandler(void)$/;"	f
SPI1_IRQHandler	platform/drivers/src/dspi/fsl_dspi_irq.c	/^void SPI1_IRQHandler(void)$/;"	f
SPI1_IRQHandler	platform/drivers/src/spi/fsl_spi_dma_irq.c	/^void SPI1_IRQHandler(void)$/;"	f
SPI1_IRQHandler	platform/drivers/src/spi/fsl_spi_irq.c	/^void SPI1_IRQHandler(void)$/;"	f
SPI2_IRQHandler	platform/drivers/src/dspi/fsl_dspi_edma_irq.c	/^void SPI2_IRQHandler(void)$/;"	f
SPI2_IRQHandler	platform/drivers/src/dspi/fsl_dspi_irq.c	/^void SPI2_IRQHandler(void)$/;"	f
SPIDmaSlaveState	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^typedef struct SPIDmaSlaveState {$/;"	s
SPIDmaSlaveUserConfig	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^typedef struct SPIDmaSlaveUserConfig {$/;"	s
SPIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPIE : 1;              \/*!< [7] SPI Interrupt Enable: for SPRF and MODF *\/$/;"	m	struct:_hw_spi_c1::_hw_spi_c1_bitfields
SPIMasterState	platform/drivers/inc/fsl_spi_master_driver.h	/^typedef struct SPIMasterState {$/;"	s
SPIN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPIN : 1;              \/*!< [6] Sticky External Reset Pin *\/$/;"	m	struct:_hw_rcm_ssrs0::_hw_rcm_ssrs0_bitfields
SPISWAI	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPISWAI : 1;           \/*!< [1] SPI Stop in Wait Mode *\/$/;"	m	struct:_hw_spi_c2::_hw_spi_c2_bitfields
SPISlaveState	platform/drivers/inc/fsl_spi_slave_driver.h	/^typedef struct SPISlaveState {$/;"	s
SPISlaveUserConfig	platform/drivers/inc/fsl_spi_slave_driver.h	/^typedef struct SPISlaveUserConfig {$/;"	s
SPIUserConfig	platform/drivers/inc/fsl_spi_master_driver.h	/^typedef struct SPIUserConfig {$/;"	s
SPI_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4766;"	d
SPI_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4343;"	d
SPI_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4345;"	d
SPI_BR_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4258;"	d
SPI_BR_SPPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4293;"	d
SPI_BR_SPPR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4291;"	d
SPI_BR_SPPR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4292;"	d
SPI_BR_SPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4290;"	d
SPI_BR_SPR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4288;"	d
SPI_BR_SPR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4289;"	d
SPI_C1_CPHA_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4310;"	d
SPI_C1_CPHA_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4311;"	d
SPI_C1_CPOL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4312;"	d
SPI_C1_CPOL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4313;"	d
SPI_C1_LSBFE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4306;"	d
SPI_C1_LSBFE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4307;"	d
SPI_C1_MSTR_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4314;"	d
SPI_C1_MSTR_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4315;"	d
SPI_C1_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4260;"	d
SPI_C1_SPE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4318;"	d
SPI_C1_SPE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4319;"	d
SPI_C1_SPIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4320;"	d
SPI_C1_SPIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4321;"	d
SPI_C1_SPTIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4316;"	d
SPI_C1_SPTIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4317;"	d
SPI_C1_SSOE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4308;"	d
SPI_C1_SSOE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4309;"	d
SPI_C2_BIDIROE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4299;"	d
SPI_C2_BIDIROE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4300;"	d
SPI_C2_MODFEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4301;"	d
SPI_C2_MODFEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4302;"	d
SPI_C2_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4259;"	d
SPI_C2_SPC0_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4295;"	d
SPI_C2_SPC0_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4296;"	d
SPI_C2_SPISWAI_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4297;"	d
SPI_C2_SPISWAI_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4298;"	d
SPI_C2_SPMIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4303;"	d
SPI_C2_SPMIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4304;"	d
SPI_DEFAULT_DUMMY_PATTERN	platform/drivers/inc/fsl_spi_slave_driver.h	45;"	d
SPI_DMA_DEFAULT_DUMMY_PATTERN	platform/drivers/inc/fsl_spi_dma_slave_driver.h	46;"	d
SPI_DRV_DmaIRQHandler	platform/drivers/src/spi/fsl_spi_dma_shared_function.c	/^void SPI_DRV_DmaIRQHandler(uint32_t instance)$/;"	f
SPI_DRV_DmaMasterAbortTransfer	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^spi_status_t SPI_DRV_DmaMasterAbortTransfer(uint32_t instance)$/;"	f
SPI_DRV_DmaMasterCallback	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^void SPI_DRV_DmaMasterCallback(void *param, dma_channel_status_t chanStatus)$/;"	f
SPI_DRV_DmaMasterCompleteTransfer	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^static void SPI_DRV_DmaMasterCompleteTransfer(uint32_t instance)$/;"	f	file:
SPI_DRV_DmaMasterConfigureBus	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^void SPI_DRV_DmaMasterConfigureBus(uint32_t instance,$/;"	f
SPI_DRV_DmaMasterDeinit	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^void SPI_DRV_DmaMasterDeinit(uint32_t instance)$/;"	f
SPI_DRV_DmaMasterGetTransferStatus	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^spi_status_t SPI_DRV_DmaMasterGetTransferStatus(uint32_t instance,$/;"	f
SPI_DRV_DmaMasterIRQHandler	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^void SPI_DRV_DmaMasterIRQHandler(uint32_t instance)$/;"	f
SPI_DRV_DmaMasterInit	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^void SPI_DRV_DmaMasterInit(uint32_t instance, spi_dma_master_state_t * spiDmaState)$/;"	f
SPI_DRV_DmaMasterStartTransfer	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^spi_status_t SPI_DRV_DmaMasterStartTransfer(uint32_t instance,$/;"	f
SPI_DRV_DmaMasterTransfer	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^spi_status_t SPI_DRV_DmaMasterTransfer(uint32_t instance,$/;"	f
SPI_DRV_DmaMasterTransferBlocking	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^spi_status_t SPI_DRV_DmaMasterTransferBlocking(uint32_t instance,$/;"	f
SPI_DRV_DmaSlaveAbortTransfer	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^spi_status_t SPI_DRV_DmaSlaveAbortTransfer(uint32_t instance)$/;"	f
SPI_DRV_DmaSlaveCallback	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^void SPI_DRV_DmaSlaveCallback(void *param, dma_channel_status_t chanStatus)$/;"	f
SPI_DRV_DmaSlaveCompleteTransfer	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^static void SPI_DRV_DmaSlaveCompleteTransfer(uint32_t instance)$/;"	f	file:
SPI_DRV_DmaSlaveDeinit	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^void SPI_DRV_DmaSlaveDeinit(uint32_t instance)$/;"	f
SPI_DRV_DmaSlaveGetTransferStatus	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^spi_status_t SPI_DRV_DmaSlaveGetTransferStatus(uint32_t instance,$/;"	f
SPI_DRV_DmaSlaveIRQHandler	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^void SPI_DRV_DmaSlaveIRQHandler(uint32_t instance)$/;"	f
SPI_DRV_DmaSlaveInit	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^spi_status_t SPI_DRV_DmaSlaveInit(uint32_t instance, spi_dma_slave_state_t * spiState,$/;"	f
SPI_DRV_DmaSlaveStartTransfer	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^static spi_status_t SPI_DRV_DmaSlaveStartTransfer(uint32_t instance)$/;"	f	file:
SPI_DRV_DmaSlaveTransfer	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^spi_status_t SPI_DRV_DmaSlaveTransfer(uint32_t instance,$/;"	f
SPI_DRV_DmaSlaveTransferBlocking	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^spi_status_t SPI_DRV_DmaSlaveTransferBlocking(uint32_t instance,$/;"	f
SPI_DRV_IRQHandler	platform/drivers/src/spi/fsl_spi_shared_function.c	/^void SPI_DRV_IRQHandler(uint32_t instance)$/;"	f
SPI_DRV_MasterAbortTransfer	platform/drivers/src/spi/fsl_spi_master_driver.c	/^spi_status_t SPI_DRV_MasterAbortTransfer(uint32_t instance)$/;"	f
SPI_DRV_MasterCompleteTransfer	platform/drivers/src/spi/fsl_spi_master_driver.c	/^static void SPI_DRV_MasterCompleteTransfer(uint32_t instance)$/;"	f	file:
SPI_DRV_MasterConfigureBus	platform/drivers/src/spi/fsl_spi_master_driver.c	/^void SPI_DRV_MasterConfigureBus(uint32_t instance,$/;"	f
SPI_DRV_MasterDeinit	platform/drivers/src/spi/fsl_spi_master_driver.c	/^void SPI_DRV_MasterDeinit(uint32_t instance)$/;"	f
SPI_DRV_MasterFillupTxFifo	platform/drivers/src/spi/fsl_spi_master_driver.c	/^static void SPI_DRV_MasterFillupTxFifo(uint32_t instance)$/;"	f	file:
SPI_DRV_MasterGetTransferStatus	platform/drivers/src/spi/fsl_spi_master_driver.c	/^spi_status_t SPI_DRV_MasterGetTransferStatus(uint32_t instance,$/;"	f
SPI_DRV_MasterIRQHandler	platform/drivers/src/spi/fsl_spi_master_driver.c	/^void SPI_DRV_MasterIRQHandler(uint32_t instance)$/;"	f
SPI_DRV_MasterInit	platform/drivers/src/spi/fsl_spi_master_driver.c	/^void SPI_DRV_MasterInit(uint32_t instance, spi_master_state_t * spiState)$/;"	f
SPI_DRV_MasterStartTransfer	platform/drivers/src/spi/fsl_spi_master_driver.c	/^static spi_status_t SPI_DRV_MasterStartTransfer(uint32_t instance,$/;"	f	file:
SPI_DRV_MasterTransfer	platform/drivers/src/spi/fsl_spi_master_driver.c	/^spi_status_t SPI_DRV_MasterTransfer(uint32_t instance,$/;"	f
SPI_DRV_MasterTransferBlocking	platform/drivers/src/spi/fsl_spi_master_driver.c	/^spi_status_t SPI_DRV_MasterTransferBlocking(uint32_t instance,$/;"	f
SPI_DRV_SlaveAbortTransfer	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^spi_status_t SPI_DRV_SlaveAbortTransfer(uint32_t instance)$/;"	f
SPI_DRV_SlaveCompleteTransfer	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^static void SPI_DRV_SlaveCompleteTransfer(uint32_t instance)$/;"	f	file:
SPI_DRV_SlaveDeinit	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^void SPI_DRV_SlaveDeinit(uint32_t instance)$/;"	f
SPI_DRV_SlaveFillupTxFifo	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^static void SPI_DRV_SlaveFillupTxFifo(uint32_t instance)$/;"	f	file:
SPI_DRV_SlaveGetTransferStatus	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^spi_status_t SPI_DRV_SlaveGetTransferStatus(uint32_t instance,$/;"	f
SPI_DRV_SlaveIRQHandler	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^void SPI_DRV_SlaveIRQHandler(uint32_t instance)$/;"	f
SPI_DRV_SlaveInit	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^spi_status_t SPI_DRV_SlaveInit(uint32_t instance, spi_slave_state_t * spiState,$/;"	f
SPI_DRV_SlaveStartTransfer	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^static spi_status_t SPI_DRV_SlaveStartTransfer(uint32_t instance)$/;"	f	file:
SPI_DRV_SlaveTransfer	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^spi_status_t SPI_DRV_SlaveTransfer(uint32_t instance,$/;"	f
SPI_DRV_SlaveTransferBlocking	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^spi_status_t SPI_DRV_SlaveTransferBlocking(uint32_t instance,$/;"	f
SPI_D_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4329;"	d
SPI_D_Bits_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4327;"	d
SPI_D_Bits_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4328;"	d
SPI_D_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4262;"	d
SPI_HAL_ClearFifoIntUsingBitWrite	platform/hal/src/spi/fsl_spi_hal.c	/^void SPI_HAL_ClearFifoIntUsingBitWrite(uint32_t baseAddr, spi_w1c_interrupt_t intSrc)$/;"	f
SPI_HAL_ClearMatchFlag	platform/hal/src/spi/fsl_spi_hal.c	/^void SPI_HAL_ClearMatchFlag(uint32_t baseAddr)$/;"	f
SPI_HAL_ClearModeFaultFlag	platform/hal/src/spi/fsl_spi_hal.c	/^void SPI_HAL_ClearModeFaultFlag(uint32_t baseAddr)$/;"	f
SPI_HAL_ConfigureStopInWaitMode	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_ConfigureStopInWaitMode(uint32_t baseAddr, bool enable)$/;"	f
SPI_HAL_Disable	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_Disable(uint32_t baseAddr)$/;"	f
SPI_HAL_Enable	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_Enable(uint32_t baseAddr)$/;"	f
SPI_HAL_Get8or16BitMode	platform/hal/inc/fsl_spi_hal.h	/^static inline spi_data_bitcount_mode_t SPI_HAL_Get8or16BitMode(uint32_t baseAddr)$/;"	f
SPI_HAL_GetDataRegAddr	platform/hal/inc/fsl_spi_hal.h	/^static inline uint32_t SPI_HAL_GetDataRegAddr(uint32_t baseAddr)$/;"	f
SPI_HAL_GetFifoCmd	platform/hal/inc/fsl_spi_hal.h	/^static inline bool SPI_HAL_GetFifoCmd(uint32_t baseAddr)$/;"	f
SPI_HAL_GetFifoErrorFlag	platform/hal/inc/fsl_spi_hal.h	/^static inline spi_fifo_error_flag_t SPI_HAL_GetFifoErrorFlag(uint32_t baseAddr)$/;"	f
SPI_HAL_GetFifoIntMode	platform/hal/src/spi/fsl_spi_hal.c	/^bool SPI_HAL_GetFifoIntMode(uint32_t baseAddr, spi_fifo_interrupt_source_t intSrc)$/;"	f
SPI_HAL_GetFifoStatusFlag	platform/hal/inc/fsl_spi_hal.h	/^static inline bool SPI_HAL_GetFifoStatusFlag(uint32_t baseAddr, spi_fifo_status_flag_t status)$/;"	f
SPI_HAL_GetIntClearCmd	platform/hal/inc/fsl_spi_hal.h	/^static inline bool SPI_HAL_GetIntClearCmd(uint32_t baseAddr)$/;"	f
SPI_HAL_GetMatchIntCmd	platform/hal/inc/fsl_spi_hal.h	/^static inline bool SPI_HAL_GetMatchIntCmd(uint32_t baseAddr)$/;"	f
SPI_HAL_GetReceiveAndFaultIntCmd	platform/hal/inc/fsl_spi_hal.h	/^static inline bool SPI_HAL_GetReceiveAndFaultIntCmd(uint32_t baseAddr)$/;"	f
SPI_HAL_GetRxfifoWatermark	platform/hal/inc/fsl_spi_hal.h	/^static inline spi_rxfifo_watermark_t SPI_HAL_GetRxfifoWatermark(uint32_t baseAddr)$/;"	f
SPI_HAL_GetTransmitIntCmd	platform/hal/inc/fsl_spi_hal.h	/^static inline bool SPI_HAL_GetTransmitIntCmd(uint32_t baseAddr)$/;"	f
SPI_HAL_GetTxfifoWatermark	platform/hal/inc/fsl_spi_hal.h	/^static inline spi_txfifo_watermark_t SPI_HAL_GetTxfifoWatermark(uint32_t baseAddr)$/;"	f
SPI_HAL_Init	platform/hal/src/spi/fsl_spi_hal.c	/^void SPI_HAL_Init(uint32_t baseAddr)$/;"	f
SPI_HAL_IsMaster	platform/hal/inc/fsl_spi_hal.h	/^static inline bool SPI_HAL_IsMaster(uint32_t baseAddr)$/;"	f
SPI_HAL_IsMatchPending	platform/hal/inc/fsl_spi_hal.h	/^static inline bool SPI_HAL_IsMatchPending(uint32_t baseAddr)$/;"	f
SPI_HAL_IsModeFaultPending	platform/hal/inc/fsl_spi_hal.h	/^static inline bool SPI_HAL_IsModeFaultPending(uint32_t baseAddr)$/;"	f
SPI_HAL_IsReadBuffFullPending	platform/hal/inc/fsl_spi_hal.h	/^static inline bool SPI_HAL_IsReadBuffFullPending(uint32_t baseAddr)$/;"	f
SPI_HAL_IsTxBuffEmptyPending	platform/hal/inc/fsl_spi_hal.h	/^static inline bool SPI_HAL_IsTxBuffEmptyPending(uint32_t baseAddr)$/;"	f
SPI_HAL_ReadData	platform/hal/inc/fsl_spi_hal.h	/^static inline uint8_t SPI_HAL_ReadData(uint32_t baseAddr)$/;"	f
SPI_HAL_ReadDataHigh	platform/hal/inc/fsl_spi_hal.h	/^static inline uint8_t SPI_HAL_ReadDataHigh(uint32_t baseAddr)$/;"	f
SPI_HAL_ReadDataLow	platform/hal/inc/fsl_spi_hal.h	/^static inline uint8_t SPI_HAL_ReadDataLow(uint32_t baseAddr)$/;"	f
SPI_HAL_Set8or16BitMode	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_Set8or16BitMode(uint32_t baseAddr, spi_data_bitcount_mode_t mode)$/;"	f
SPI_HAL_SetBaud	platform/hal/src/spi/fsl_spi_hal.c	/^uint32_t SPI_HAL_SetBaud(uint32_t baseAddr, uint32_t bitsPerSec, uint32_t sourceClockInHz)$/;"	f
SPI_HAL_SetBaudDivisors	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_SetBaudDivisors(uint32_t baseAddr, uint32_t prescaleDivisor,$/;"	f
SPI_HAL_SetDataFormat	platform/hal/src/spi/fsl_spi_hal.c	/^void SPI_HAL_SetDataFormat(uint32_t baseAddr,$/;"	f
SPI_HAL_SetFifoIntCmd	platform/hal/src/spi/fsl_spi_hal.c	/^void SPI_HAL_SetFifoIntCmd(uint32_t baseAddr, spi_fifo_interrupt_source_t intSrc,$/;"	f
SPI_HAL_SetFifoMode	platform/hal/src/spi/fsl_spi_hal.c	/^void SPI_HAL_SetFifoMode(uint32_t baseAddr, bool enable,$/;"	f
SPI_HAL_SetIntClearCmd	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_SetIntClearCmd(uint32_t baseAddr, bool enable)$/;"	f
SPI_HAL_SetMasterSlave	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_SetMasterSlave(uint32_t baseAddr, spi_master_slave_mode_t mode)$/;"	f
SPI_HAL_SetMatchIntCmd	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_SetMatchIntCmd(uint32_t baseAddr, bool enable)$/;"	f
SPI_HAL_SetMatchValue	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_SetMatchValue(uint32_t baseAddr, uint8_t matchByte)$/;"	f
SPI_HAL_SetMatchValueHigh	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_SetMatchValueHigh(uint32_t baseAddr, uint8_t matchByte)$/;"	f
SPI_HAL_SetMatchValueLow	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_SetMatchValueLow(uint32_t baseAddr, uint8_t matchByte)$/;"	f
SPI_HAL_SetPinMode	platform/hal/src/spi/fsl_spi_hal.c	/^void SPI_HAL_SetPinMode(uint32_t baseAddr, spi_pin_mode_t mode)$/;"	f
SPI_HAL_SetReceiveAndFaultIntCmd	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_SetReceiveAndFaultIntCmd(uint32_t baseAddr, bool enable)$/;"	f
SPI_HAL_SetRxDmaCmd	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_SetRxDmaCmd(uint32_t baseAddr, bool enableReceive)$/;"	f
SPI_HAL_SetSlaveSelectOutputMode	platform/hal/src/spi/fsl_spi_hal.c	/^void SPI_HAL_SetSlaveSelectOutputMode(uint32_t baseAddr, spi_ss_output_mode_t mode)$/;"	f
SPI_HAL_SetTransmitIntCmd	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_SetTransmitIntCmd(uint32_t baseAddr, bool enable)$/;"	f
SPI_HAL_SetTxDmaCmd	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_SetTxDmaCmd(uint32_t baseAddr, bool enableTransmit)$/;"	f
SPI_HAL_WriteData	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_WriteData(uint32_t baseAddr, uint8_t data)$/;"	f
SPI_HAL_WriteDataBlocking	platform/hal/src/spi/fsl_spi_hal.c	/^void SPI_HAL_WriteDataBlocking(uint32_t baseAddr, spi_data_bitcount_mode_t bitCount,$/;"	f
SPI_HAL_WriteDataBlocking	platform/hal/src/spi/fsl_spi_hal.c	/^void SPI_HAL_WriteDataBlocking(uint32_t baseAddr, uint8_t data)$/;"	f
SPI_HAL_WriteDataHigh	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_WriteDataHigh(uint32_t baseAddr, uint8_t data)$/;"	f
SPI_HAL_WriteDataLow	platform/hal/inc/fsl_spi_hal.h	/^static inline void SPI_HAL_WriteDataLow(uint32_t baseAddr, uint8_t data)$/;"	f
SPI_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4347;"	d
SPI_M_Bits	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4325;"	d
SPI_M_Bits_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4323;"	d
SPI_M_Bits_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4324;"	d
SPI_M_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4261;"	d
SPI_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} SPI_Type, *SPI_MemMapPtr;$/;"	t	typeref:struct:__anon99
SPI_S_MODF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4279;"	d
SPI_S_MODF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4280;"	d
SPI_S_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4257;"	d
SPI_S_SPMF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4283;"	d
SPI_S_SPMF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4284;"	d
SPI_S_SPRF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4285;"	d
SPI_S_SPRF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4286;"	d
SPI_S_SPTEF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4281;"	d
SPI_S_SPTEF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4282;"	d
SPI_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} SPI_Type, *SPI_MemMapPtr;$/;"	t	typeref:struct:__anon99
SPMF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPMF : 1;              \/*!< [6] SPI Match Flag *\/$/;"	m	struct:_hw_spi_s::_hw_spi_s_bitfields
SPMIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPMIE : 1;             \/*!< [7] SPI Match Interrupt Enable *\/$/;"	m	struct:_hw_spi_c2::_hw_spi_c2_bitfields
SPOR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPOR : 1;              \/*!< [7] Sticky Power-On Reset *\/$/;"	m	struct:_hw_rcm_ssrs0::_hw_rcm_ssrs0_bitfields
SPPR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon119
SPPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPPR : 3;              \/*!< [6:4] SPI Baud Rate Prescale Divisor *\/$/;"	m	struct:_hw_spi_br::_hw_spi_br_bitfields
SPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPR : 4;               \/*!< [3:0] SPI Baud Rate Divisor *\/$/;"	m	struct:_hw_spi_br::_hw_spi_br_bitfields
SPRF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPRF : 1;              \/*!< [7] SPI Read Buffer Full Flag *\/$/;"	m	struct:_hw_spi_s::_hw_spi_s_bitfields
SPSEL	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon69::__anon70
SPSEL	platform/CMSIS/Include/core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon110::__anon111
SPTEF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPTEF : 1;             \/*!< [5] SPI Transmit Buffer Empty Flag *\/$/;"	m	struct:_hw_spi_s::_hw_spi_s_bitfields
SPTIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SPTIE : 1;             \/*!< [5] SPI Transmit Interrupt Enable *\/$/;"	m	struct:_hw_spi_c1::_hw_spi_c1_bitfields
SR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t SR;                                \/**< RTC Status Register, offset: 0x14 *\/$/;"	m	struct:__anon96
SR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rtc_sr_t SR;                   \/*!< [0x14] RTC Status Register *\/$/;"	m	struct:_hw_rtc
SRAMSIZE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SRAMSIZE : 4;         \/*!< [19:16] System SRAM Size *\/$/;"	m	struct:_hw_sim_sdid::_hw_sim_sdid_bitfields
SRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SRE : 1;              \/*!< [2] Slew Rate Enable *\/$/;"	m	struct:_hw_port_pcrn::_hw_port_pcrn_bitfields
SRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SRL : 1;              \/*!< [5] Status Register Lock *\/$/;"	m	struct:_hw_rtc_lr::_hw_rtc_lr_bitfields
SRS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t SRS0;                               \/**< System Reset Status Register 0, offset: 0x0 *\/$/;"	m	struct:__anon93
SRS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rcm_srs0_t SRS0;                \/*!< [0x0] System Reset Status Register 0 *\/$/;"	m	struct:_hw_rcm
SRS1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint8_t SRS1;                               \/**< System Reset Status Register 1, offset: 0x1 *\/$/;"	m	struct:__anon93
SRS1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rcm_srs1_t SRS1;                \/*!< [0x1] System Reset Status Register 1 *\/$/;"	m	struct:_hw_rcm
SRVCOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __O  uint32_t SRVCOP;                            \/**< Service COP, offset: 0x1104 *\/$/;"	m	struct:__anon97
SRVCOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SRVCOP : 8;           \/*!< [7:0] Service COP Register *\/$/;"	m	struct:_hw_sim_srvcop::_hw_sim_srvcop_bitfields
SRVCOP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __O hw_sim_srvcop_t SRVCOP;            \/*!< [0x1104] Service COP *\/$/;"	m	struct:_hw_sim
SRW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SRW : 1;               \/*!< [2] Slave Read\/Write *\/$/;"	m	struct:_hw_i2c_s::_hw_i2c_s_bitfields
SSACKERR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SSACKERR : 1;          \/*!< [5] Sticky Stop Mode Acknowledge Error$/;"	m	struct:_hw_rcm_ssrs1::_hw_rcm_ssrs1_bitfields
SSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SSIE : 1;              \/*!< [5] I2C Bus Stop or Start Interrupt Enable *\/$/;"	m	struct:_hw_i2c_flt::_hw_i2c_flt_bitfields
SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SSLT : 8;              \/*!< [7:0]  *\/$/;"	m	struct:_hw_i2c_slth::_hw_i2c_slth_bitfields
SSLT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SSLT : 8;              \/*!< [7:0]  *\/$/;"	m	struct:_hw_i2c_sltl::_hw_i2c_sltl_bitfields
SSOE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SSOE : 1;              \/*!< [1] Slave Select Output Enable *\/$/;"	m	struct:_hw_spi_c1::_hw_spi_c1_bitfields
SSPSR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon119
SSRS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t SSRS0;                              \/**< Sticky System Reset Status Register 0, offset: 0x8 *\/$/;"	m	struct:__anon93
SSRS0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rcm_ssrs0_t SSRS0;             \/*!< [0x8] Sticky System Reset Status Register 0 *\/$/;"	m	struct:_hw_rcm
SSRS1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t SSRS1;                              \/**< Sticky System Reset Status Register 1, offset: 0x9 *\/$/;"	m	struct:__anon93
SSRS1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rcm_ssrs1_t SSRS1;             \/*!< [0x9] Sticky System Reset Status Register 1 *\/$/;"	m	struct:_hw_rcm
SSW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SSW : 1;               \/*!< [2] Sticky Software *\/$/;"	m	struct:_hw_rcm_ssrs1::_hw_rcm_ssrs1_bitfields
STARTF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t STARTF : 1;            \/*!< [4] I2C Bus Start Detect Flag *\/$/;"	m	struct:_hw_i2c_flt::_hw_i2c_flt_bitfields
STAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t STAT;                              \/**< LPUART Status Register, offset: 0x4 *\/$/;"	m	struct:__anon83
STAT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_lpuart_stat_t STAT;            \/*!< [0x4] LPUART Status Register *\/$/;"	m	struct:_hw_lpuart
STATUS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t STATUS;                            \/**< Capture and Compare Status, offset: 0x50 *\/$/;"	m	struct:__anon100
STATUS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_tpm_status_t STATUS;           \/*!< [0x50] Capture and Compare Status *\/$/;"	m	struct:_hw_tpm
STCD_ADDR	platform/drivers/inc/fsl_edma_driver.h	67;"	d
STCD_SIZE	platform/drivers/inc/fsl_edma_driver.h	66;"	d
STIR	platform/CMSIS/Include/core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon112
STOPA	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t STOPA : 1;             \/*!< [3] Stop Aborted *\/$/;"	m	struct:_hw_smc_pmctrl::_hw_smc_pmctrl_bitfields
STOPCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t STOPCTRL;                           \/**< Stop Control Register, offset: 0x2 *\/$/;"	m	struct:__anon98
STOPCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_smc_stopctrl_t STOPCTRL;       \/*!< [0x2] Stop Control Register *\/$/;"	m	struct:_hw_smc
STOPF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t STOPF : 1;             \/*!< [6] I2C Bus Stop Detect Flag *\/$/;"	m	struct:_hw_i2c_flt::_hw_i2c_flt_bitfields
STOPM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t STOPM : 3;             \/*!< [2:0] Stop Mode Control *\/$/;"	m	struct:_hw_smc_pmctrl::_hw_smc_pmctrl_bitfields
ST_RX_ALIGN	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_ALIGN;          \/*!< Frame Alignment error*\/$/;"	m	struct:enet_stats
ST_RX_COPY_LARGE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_COPY_LARGE;     \/*!< Driver had to copy packet *\/$/;"	m	struct:enet_stats
ST_RX_COPY_SMALL	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_COPY_SMALL;     \/*!< Driver had to copy packet *\/$/;"	m	struct:enet_stats
ST_RX_DISCARDED	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_DISCARDED;     \/*!< Discarded a protocol that was not recognized*\/$/;"	m	struct:enet_commom_stats_struct
ST_RX_ERRORS	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_ERRORS;        \/*!< Discarded error during reception*\/$/;"	m	struct:enet_commom_stats_struct
ST_RX_FCS	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_FCS;            \/*!< CRC error  *\/$/;"	m	struct:enet_stats
ST_RX_GIANT	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_GIANT;          \/*!< Giant packet received*\/$/;"	m	struct:enet_stats
ST_RX_LATECOLL	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_LATECOLL;       \/*!< Late collision *\/$/;"	m	struct:enet_stats
ST_RX_MISSED	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_MISSED;        \/*!<  Number of missed packets*\/$/;"	m	struct:enet_commom_stats_struct
ST_RX_OVERRUN	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_OVERRUN;        \/*!< DMA overrun*\/$/;"	m	struct:enet_stats
ST_RX_RUNT	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_RUNT;           \/*!< Runt packet received *\/$/;"	m	struct:enet_stats
ST_RX_TOTAL	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_RX_TOTAL;         \/*!< Total number of received packets*\/$/;"	m	struct:enet_commom_stats_struct
ST_TX_CARRIER	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_CARRIER;        \/*!< Carrier sense lost*\/$/;"	m	struct:enet_stats
ST_TX_COPY_LARGE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_COPY_LARGE;     \/*!< Driver had to copy packet *\/$/;"	m	struct:enet_stats
ST_TX_COPY_SMALL	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_COPY_SMALL;     \/*!< Driver had to copy packet *\/$/;"	m	struct:enet_stats
ST_TX_DEFERRED	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_DEFERRED;       \/*!< Transmission deferred*\/$/;"	m	struct:enet_stats
ST_TX_DISCARDED	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_DISCARDED;     \/*!< Discarded bad packet*\/$/;"	m	struct:enet_commom_stats_struct
ST_TX_ERRORS	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_ERRORS;        \/*!< Error during transmission*\/$/;"	m	struct:enet_commom_stats_struct
ST_TX_EXCESSCOLL	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_EXCESSCOLL;     \/*!< Excessive collisions*\/$/;"	m	struct:enet_stats
ST_TX_LATECOLL	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_LATECOLL;       \/*!< Late collision*\/$/;"	m	struct:enet_stats
ST_TX_MISSED	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_MISSED;        \/*!< Discarded transmit ring full*\/$/;"	m	struct:enet_commom_stats_struct
ST_TX_SQE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_SQE;            \/*!< Heartbeat lost*\/$/;"	m	struct:enet_stats
ST_TX_TOTAL	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_TOTAL;         \/*!< Total number of transmitted packets*\/$/;"	m	struct:enet_commom_stats_struct
ST_TX_UNDERRUN	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     ST_TX_UNDERRUN;       \/*!< DMA underrun*\/$/;"	m	struct:enet_stats
SUBFAMID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SUBFAMID : 4;         \/*!< [27:24] Kinetis Sub-Family ID *\/$/;"	m	struct:_hw_sim_sdid::_hw_sim_sdid_bitfields
SUFFIXES	lib/ksdk_platform_lib/armgcc/KL03Z4/Makefile	/^SUFFIXES =$/;"	m
SUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SUP : 1;              \/*!< [2] Supervisor Access *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
SVCall_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  SVCall_IRQn                  = -5,               \/**< Cortex-M0 SV Call Interrupt *\/$/;"	e	enum:IRQn
SW	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SW : 1;                \/*!< [2] Software *\/$/;"	m	struct:_hw_rcm_srs1::_hw_rcm_srs1_bitfields
SWAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SWAKEUP : 1;           \/*!< [0] Sticky Low Leakage Wakeup Reset *\/$/;"	m	struct:_hw_rcm_ssrs0::_hw_rcm_ssrs0_bitfields
SWAP_M	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	75;"	d
SWDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t SWDOG : 1;             \/*!< [5] Sticky Watchdog *\/$/;"	m	struct:_hw_rcm_ssrs0::_hw_rcm_ssrs0_bitfields
SWR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SWR : 1;              \/*!< [0] Software Reset *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
SYSACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t SYSACCESS;                         \/**< System Access Register, offset: 0xFCC *\/$/;"	m	struct:__anon95
SYSACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t SYSACCESS : 32;       \/*!< [31:0]  *\/$/;"	m	struct:_hw_rom_sysaccess::_hw_rom_sysaccess_bitfields
SYSACCESS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_sysaccess_t SYSACCESS;      \/*!< [0xFCC] System Access Register *\/$/;"	m	struct:_hw_rom
SYSTEM_LITTLE_ENDIAN	platform/hal/inc/fsl_enet_hal.h	48;"	d
SYSTEM_MKL03Z4_H_	platform/startup/MKL03Z4/system_MKL03Z4.h	88;"	d
SYSTEM_SIM_CLKDIV1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	160;"	d
SYSTEM_SIM_CLKDIV1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	182;"	d
SYSTEM_SIM_CLKDIV1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	204;"	d
SYSTEM_SIM_CLKDIV1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	226;"	d
SYSTEM_SIM_SOPT1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	162;"	d
SYSTEM_SIM_SOPT1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	184;"	d
SYSTEM_SIM_SOPT1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	206;"	d
SYSTEM_SIM_SOPT1_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	228;"	d
SYSTEM_SIM_SOPT2_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	164;"	d
SYSTEM_SIM_SOPT2_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	186;"	d
SYSTEM_SIM_SOPT2_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	208;"	d
SYSTEM_SIM_SOPT2_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	230;"	d
SYSTEM_SMC_PMPROT_VALUE	platform/startup/MKL03Z4/system_MKL03Z4.h	141;"	d
SaiAudioDataFormat	platform/drivers/inc/fsl_sai_driver.h	/^typedef struct SaiAudioDataFormat$/;"	s
SaiUserConfig	platform/drivers/inc/fsl_sai_driver.h	/^typedef struct SaiUserConfig$/;"	s
SdCid	platform/drivers/inc/fsl_sdmmc_card.h	/^typedef struct SdCid {$/;"	s
SdCsd	platform/drivers/inc/fsl_sdmmc_card.h	/^typedef struct SdCsd {$/;"	s
SdScr	platform/drivers/inc/fsl_sdmmc_card.h	/^typedef struct SdScr {$/;"	s
SdSpiCard	platform/composite/inc/fsl_sdcard_spi.h	/^typedef struct SdSpiCard {$/;"	s
SdSpiDevice	platform/composite/inc/fsl_sdcard_spi.h	/^typedef struct SdSpiDevice {$/;"	s
SdSpiOps	platform/composite/inc/fsl_sdcard_spi.h	/^typedef struct SdSpiOps {$/;"	s
SdSpiRequest	platform/composite/inc/fsl_sdcard_spi.h	/^typedef struct SdSpiRequest {$/;"	s
SdhcCard	platform/composite/inc/fsl_sdhc_card.h	/^typedef struct SdhcCard {$/;"	s
SdhcData	platform/drivers/inc/fsl_sdhc_driver.h	/^typedef struct SdhcData$/;"	s
SdhcHalAdma2Descriptor	platform/hal/inc/fsl_sdhc_hal.h	/^typedef struct SdhcHalAdma2Descriptor {$/;"	s
SdhcHostDevice	platform/drivers/inc/fsl_sdhc_driver.h	/^typedef struct SdhcHostDevice$/;"	s
SdhcRequest	platform/drivers/inc/fsl_sdhc_driver.h	/^typedef struct SdhcRequest$/;"	s
SdhcUserConfig	platform/drivers/inc/fsl_sdhc_driver.h	/^typedef struct SdhcUserConfig$/;"	s
Semaphore	platform/osa/inc/fsl_os_abstraction_bm.h	/^typedef struct Semaphore$/;"	s
Send	platform/utilities/src/fsl_debug_console.c	/^    void (* Send)(uint32_t baseAddr, const uint8_t *buf, uint32_t count);$/;"	m	struct:DebugConsoleOperationFunctions	file:
SetEEEEnable	platform/drivers/src/flash/C90TFS/drvsrc/source/SetEEEEnable.c	/^uint32_t SIZE_OPTIMIZATION SetEEEEnable(PFLASH_SSD_CONFIG pSSDConfig, uint8_t EEEEnable, pFLASHCOMMANDSEQUENCE pFlashCommandSequence)$/;"	f
Sint	platform/CMSIS/Include/arm_math.h	/^    arm_cfft_instance_f32 Sint;      \/**< Internal CFFT structure. *\/$/;"	m	struct:__anon33
Soundcard	platform/composite/inc/fsl_soundcard.h	/^typedef struct Soundcard$/;"	s
SoundcardState	platform/composite/inc/fsl_soundcard.h	/^ typedef struct SoundcardState$/;"	s
SpiDmaMasterState	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^typedef struct SpiDmaMasterState {$/;"	s
SpiDmaUserConfig	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^typedef struct SpiDmaUserConfig {$/;"	s
SysTick	platform/CMSIS/Include/core_cm0plus.h	611;"	d
SysTick	platform/CMSIS/Include/core_cm4.h	1411;"	d
SysTick_BASE	platform/CMSIS/Include/core_cm0plus.h	606;"	d
SysTick_BASE	platform/CMSIS/Include/core_cm4.h	1405;"	d
SysTick_CALIB_NOREF_Msk	platform/CMSIS/Include/core_cm0plus.h	491;"	d
SysTick_CALIB_NOREF_Msk	platform/CMSIS/Include/core_cm4.h	681;"	d
SysTick_CALIB_NOREF_Pos	platform/CMSIS/Include/core_cm0plus.h	490;"	d
SysTick_CALIB_NOREF_Pos	platform/CMSIS/Include/core_cm4.h	680;"	d
SysTick_CALIB_SKEW_Msk	platform/CMSIS/Include/core_cm0plus.h	494;"	d
SysTick_CALIB_SKEW_Msk	platform/CMSIS/Include/core_cm4.h	684;"	d
SysTick_CALIB_SKEW_Pos	platform/CMSIS/Include/core_cm0plus.h	493;"	d
SysTick_CALIB_SKEW_Pos	platform/CMSIS/Include/core_cm4.h	683;"	d
SysTick_CALIB_TENMS_Msk	platform/CMSIS/Include/core_cm0plus.h	497;"	d
SysTick_CALIB_TENMS_Msk	platform/CMSIS/Include/core_cm4.h	687;"	d
SysTick_CALIB_TENMS_Pos	platform/CMSIS/Include/core_cm0plus.h	496;"	d
SysTick_CALIB_TENMS_Pos	platform/CMSIS/Include/core_cm4.h	686;"	d
SysTick_CTRL_CLKSOURCE_Msk	platform/CMSIS/Include/core_cm0plus.h	473;"	d
SysTick_CTRL_CLKSOURCE_Msk	platform/CMSIS/Include/core_cm4.h	663;"	d
SysTick_CTRL_CLKSOURCE_Pos	platform/CMSIS/Include/core_cm0plus.h	472;"	d
SysTick_CTRL_CLKSOURCE_Pos	platform/CMSIS/Include/core_cm4.h	662;"	d
SysTick_CTRL_COUNTFLAG_Msk	platform/CMSIS/Include/core_cm0plus.h	470;"	d
SysTick_CTRL_COUNTFLAG_Msk	platform/CMSIS/Include/core_cm4.h	660;"	d
SysTick_CTRL_COUNTFLAG_Pos	platform/CMSIS/Include/core_cm0plus.h	469;"	d
SysTick_CTRL_COUNTFLAG_Pos	platform/CMSIS/Include/core_cm4.h	659;"	d
SysTick_CTRL_ENABLE_Msk	platform/CMSIS/Include/core_cm0plus.h	479;"	d
SysTick_CTRL_ENABLE_Msk	platform/CMSIS/Include/core_cm4.h	669;"	d
SysTick_CTRL_ENABLE_Pos	platform/CMSIS/Include/core_cm0plus.h	478;"	d
SysTick_CTRL_ENABLE_Pos	platform/CMSIS/Include/core_cm4.h	668;"	d
SysTick_CTRL_TICKINT_Msk	platform/CMSIS/Include/core_cm0plus.h	476;"	d
SysTick_CTRL_TICKINT_Msk	platform/CMSIS/Include/core_cm4.h	666;"	d
SysTick_CTRL_TICKINT_Pos	platform/CMSIS/Include/core_cm0plus.h	475;"	d
SysTick_CTRL_TICKINT_Pos	platform/CMSIS/Include/core_cm4.h	665;"	d
SysTick_Config	platform/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	platform/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  SysTick_IRQn                 = -1,               \/**< Cortex-M0 System Tick Interrupt *\/$/;"	e	enum:IRQn
SysTick_LOAD_RELOAD_Msk	platform/CMSIS/Include/core_cm0plus.h	483;"	d
SysTick_LOAD_RELOAD_Msk	platform/CMSIS/Include/core_cm4.h	673;"	d
SysTick_LOAD_RELOAD_Pos	platform/CMSIS/Include/core_cm0plus.h	482;"	d
SysTick_LOAD_RELOAD_Pos	platform/CMSIS/Include/core_cm4.h	672;"	d
SysTick_Type	platform/CMSIS/Include/core_cm0plus.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon73
SysTick_Type	platform/CMSIS/Include/core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon115
SysTick_VAL_CURRENT_Msk	platform/CMSIS/Include/core_cm0plus.h	487;"	d
SysTick_VAL_CURRENT_Msk	platform/CMSIS/Include/core_cm4.h	677;"	d
SysTick_VAL_CURRENT_Pos	platform/CMSIS/Include/core_cm0plus.h	486;"	d
SysTick_VAL_CURRENT_Pos	platform/CMSIS/Include/core_cm4.h	676;"	d
SystemCoreClock	platform/startup/MKL03Z4/system_MKL03Z4.c	/^uint32_t SystemCoreClock = DEFAULT_SYSTEM_CLOCK;$/;"	v
SystemCoreClockUpdate	platform/startup/MKL03Z4/system_MKL03Z4.c	/^void SystemCoreClockUpdate (void) {$/;"	f
SystemInit	platform/startup/MKL03Z4/system_MKL03Z4.c	/^void SystemInit (void) {$/;"	f
T	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon67::__anon68
T	platform/CMSIS/Include/core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon108::__anon109
TABLEMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t TABLEMARK;                         \/**< End of Table Marker Register, offset: 0xC *\/$/;"	m	struct:__anon95
TABLEMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_rom_tablemark_t TABLEMARK;      \/*!< [0xC] End of Table Marker Register *\/$/;"	m	struct:_hw_rom
TABLE_SIZE	platform/CMSIS/Include/arm_math.h	330;"	d
TABLE_SPACING_Q15	platform/CMSIS/Include/arm_math.h	332;"	d
TABLE_SPACING_Q31	platform/CMSIS/Include/arm_math.h	331;"	d
TAF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TAF : 1;              \/*!< [2] Time Alarm Flag *\/$/;"	m	struct:_hw_rtc_sr::_hw_rtc_sr_bitfields
TAG	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^   unsigned char    TAG[2];     \/*!< ENET 8021tag header tag region*\/$/;"	m	struct:enet_8021qtag_header
TAGCLEAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t TAGCLEAR;                          \/**< Claim TAG Clear Register, offset: 0xFA4 *\/$/;"	m	struct:__anon86
TAGCLEAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TAGCLEAR : 32;        \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_tagclear::_hw_mtb_tagclear_bitfields
TAGCLEAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_tagclear_t TAGCLEAR;        \/*!< [0xFA4] Claim TAG Clear Register *\/$/;"	m	struct:_hw_mtb
TAGSET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t TAGSET;                            \/**< Claim TAG Set Register, offset: 0xFA0 *\/$/;"	m	struct:__anon86
TAGSET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TAGSET : 32;          \/*!< [31:0]  *\/$/;"	m	struct:_hw_mtb_tagset::_hw_mtb_tagset_bitfields
TAGSET	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_mtb_tagset_t TAGSET;            \/*!< [0xFA0] Claim TAG Set Register *\/$/;"	m	struct:_hw_mtb
TAIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TAIE : 1;             \/*!< [2] Time Alarm Interrupt Enable *\/$/;"	m	struct:_hw_rtc_ier::_hw_rtc_ier_bitfields
TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t TAR;                               \/**< RTC Time Alarm Register, offset: 0x8 *\/$/;"	m	struct:__anon96
TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TAR : 32;             \/*!< [31:0] Time Alarm Register *\/$/;"	m	struct:_hw_rtc_tar::_hw_rtc_tar_bitfields
TAR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rtc_tar_t TAR;                 \/*!< [0x8] RTC Time Alarm Register *\/$/;"	m	struct:_hw_rtc
TASK_MAX_NUM	platform/osa/inc/fsl_os_abstraction_bm.h	114;"	d
TBCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t TBCTRL;                            \/**< MTB_DWT Trace Buffer Control Register, offset: 0x200 *\/$/;"	m	struct:__anon87
TBCTRL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_mtbdwt_tbctrl_t TBCTRL;        \/*!< [0x200] MTB_DWT Trace Buffer Control Register *\/$/;"	m	struct:_hw_mtbdwt
TC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TC : 1;               \/*!< [22] Transmission Complete Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
TCE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TCE : 1;              \/*!< [4] Time Counter Enable *\/$/;"	m	struct:_hw_rtc_sr::_hw_rtc_sr_bitfields
TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TCF : 1;              \/*!< [7] Timer Compare Flag *\/$/;"	m	struct:_hw_lptmr_csr::_hw_lptmr_csr_bitfields
TCF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t TCF : 1;               \/*!< [7] Transfer Complete Flag *\/$/;"	m	struct:_hw_i2c_s::_hw_i2c_s_bitfields
TCIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TCIE : 1;             \/*!< [22] Transmission Complete Interrupt Enable$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
TCKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t TCKSEL : 1;            \/*!< [4] Timeout Counter Clock Select *\/$/;"	m	struct:_hw_i2c_smb::_hw_i2c_smb_bitfields
TCL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TCL : 1;              \/*!< [3] Time Compensation Lock *\/$/;"	m	struct:_hw_rtc_lr::_hw_rtc_lr_bitfields
TCR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon116
TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t TCR;                               \/**< RTC Time Compensation Register, offset: 0xC *\/$/;"	m	struct:__anon96
TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TCR : 8;              \/*!< [7:0] Time Compensation Register *\/$/;"	m	struct:_hw_rtc_tcr::_hw_rtc_tcr_bitfields
TCR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rtc_tcr_t TCR;                 \/*!< [0xC] RTC Time Compensation Register *\/$/;"	m	struct:_hw_rtc
TCV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TCV : 8;              \/*!< [23:16] Time Compensation Value *\/$/;"	m	struct:_hw_rtc_tcr::_hw_rtc_tcr_bitfields
TDRE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TDRE : 1;             \/*!< [23] Transmit Data Register Empty Flag *\/$/;"	m	struct:_hw_lpuart_stat::_hw_lpuart_stat_bitfields
TE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TE : 1;               \/*!< [19] Transmitter Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
TEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TEN : 1;              \/*!< [0] Timer Enable *\/$/;"	m	struct:_hw_lptmr_csr::_hw_lptmr_csr_bitfields
TER	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon116
TEST16	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	235;"	d
TEST32	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	241;"	d
TEST8	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	229;"	d
TFC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TFC : 1;              \/*!< [2] Timer Free-Running Counter *\/$/;"	m	struct:_hw_lptmr_csr::_hw_lptmr_csr_bitfields
TICKS_TO_MSEC	platform/osa/src/fsl_os_abstraction_ucosii.c	44;"	d	file:
TICKS_TO_MSEC	platform/osa/src/fsl_os_abstraction_ucosiii.c	45;"	d	file:
TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TIE : 1;              \/*!< [23] Transmit Interrupt Enable *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
TIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TIE : 1;              \/*!< [6] Timer Interrupt Enable *\/$/;"	m	struct:_hw_lptmr_csr::_hw_lptmr_csr_bitfields
TIF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TIF : 1;              \/*!< [0] Time Invalid Flag *\/$/;"	m	struct:_hw_rtc_sr::_hw_rtc_sr_bitfields
TIIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TIIE : 1;             \/*!< [0] Time Invalid Interrupt Enable *\/$/;"	m	struct:_hw_rtc_ier::_hw_rtc_ier_bitfields
TMS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TMS : 1;              \/*!< [1] Timer Mode Select *\/$/;"	m	struct:_hw_lptmr_csr::_hw_lptmr_csr_bitfields
TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TOF : 1;              \/*!< [1] Time Overflow Flag *\/$/;"	m	struct:_hw_rtc_sr::_hw_rtc_sr_bitfields
TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TOF : 1;              \/*!< [7] Timer Overflow Flag *\/$/;"	m	struct:_hw_tpm_sc::_hw_tpm_sc_bitfields
TOF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TOF : 1;              \/*!< [8] Timer Overflow Flag *\/$/;"	m	struct:_hw_tpm_status::_hw_tpm_status_bitfields
TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TOIE : 1;             \/*!< [1] Time Overflow Interrupt Enable *\/$/;"	m	struct:_hw_rtc_ier::_hw_rtc_ier_bitfields
TOIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TOIE : 1;             \/*!< [6] Timer Overflow Interrupt Enable *\/$/;"	m	struct:_hw_tpm_sc::_hw_tpm_sc_bitfields
TPI	platform/CMSIS/Include/core_cm4.h	1415;"	d
TPI_ACPR_PRESCALER_Msk	platform/CMSIS/Include/core_cm4.h	976;"	d
TPI_ACPR_PRESCALER_Pos	platform/CMSIS/Include/core_cm4.h	975;"	d
TPI_BASE	platform/CMSIS/Include/core_cm4.h	1403;"	d
TPI_DEVID_AsynClkIn_Msk	platform/CMSIS/Include/core_cm4.h	1076;"	d
TPI_DEVID_AsynClkIn_Pos	platform/CMSIS/Include/core_cm4.h	1075;"	d
TPI_DEVID_MANCVALID_Msk	platform/CMSIS/Include/core_cm4.h	1067;"	d
TPI_DEVID_MANCVALID_Pos	platform/CMSIS/Include/core_cm4.h	1066;"	d
TPI_DEVID_MinBufSz_Msk	platform/CMSIS/Include/core_cm4.h	1073;"	d
TPI_DEVID_MinBufSz_Pos	platform/CMSIS/Include/core_cm4.h	1072;"	d
TPI_DEVID_NRZVALID_Msk	platform/CMSIS/Include/core_cm4.h	1064;"	d
TPI_DEVID_NRZVALID_Pos	platform/CMSIS/Include/core_cm4.h	1063;"	d
TPI_DEVID_NrTraceInput_Msk	platform/CMSIS/Include/core_cm4.h	1079;"	d
TPI_DEVID_NrTraceInput_Pos	platform/CMSIS/Include/core_cm4.h	1078;"	d
TPI_DEVID_PTINVALID_Msk	platform/CMSIS/Include/core_cm4.h	1070;"	d
TPI_DEVID_PTINVALID_Pos	platform/CMSIS/Include/core_cm4.h	1069;"	d
TPI_DEVTYPE_MajorType_Msk	platform/CMSIS/Include/core_cm4.h	1086;"	d
TPI_DEVTYPE_MajorType_Pos	platform/CMSIS/Include/core_cm4.h	1085;"	d
TPI_DEVTYPE_SubType_Msk	platform/CMSIS/Include/core_cm4.h	1083;"	d
TPI_DEVTYPE_SubType_Pos	platform/CMSIS/Include/core_cm4.h	1082;"	d
TPI_FFCR_EnFCont_Msk	platform/CMSIS/Include/core_cm4.h	1000;"	d
TPI_FFCR_EnFCont_Pos	platform/CMSIS/Include/core_cm4.h	999;"	d
TPI_FFCR_TrigIn_Msk	platform/CMSIS/Include/core_cm4.h	997;"	d
TPI_FFCR_TrigIn_Pos	platform/CMSIS/Include/core_cm4.h	996;"	d
TPI_FFSR_FlInProg_Msk	platform/CMSIS/Include/core_cm4.h	993;"	d
TPI_FFSR_FlInProg_Pos	platform/CMSIS/Include/core_cm4.h	992;"	d
TPI_FFSR_FtNonStop_Msk	platform/CMSIS/Include/core_cm4.h	984;"	d
TPI_FFSR_FtNonStop_Pos	platform/CMSIS/Include/core_cm4.h	983;"	d
TPI_FFSR_FtStopped_Msk	platform/CMSIS/Include/core_cm4.h	990;"	d
TPI_FFSR_FtStopped_Pos	platform/CMSIS/Include/core_cm4.h	989;"	d
TPI_FFSR_TCPresent_Msk	platform/CMSIS/Include/core_cm4.h	987;"	d
TPI_FFSR_TCPresent_Pos	platform/CMSIS/Include/core_cm4.h	986;"	d
TPI_FIFO0_ETM0_Msk	platform/CMSIS/Include/core_cm4.h	1026;"	d
TPI_FIFO0_ETM0_Pos	platform/CMSIS/Include/core_cm4.h	1025;"	d
TPI_FIFO0_ETM1_Msk	platform/CMSIS/Include/core_cm4.h	1023;"	d
TPI_FIFO0_ETM1_Pos	platform/CMSIS/Include/core_cm4.h	1022;"	d
TPI_FIFO0_ETM2_Msk	platform/CMSIS/Include/core_cm4.h	1020;"	d
TPI_FIFO0_ETM2_Pos	platform/CMSIS/Include/core_cm4.h	1019;"	d
TPI_FIFO0_ETM_ATVALID_Msk	platform/CMSIS/Include/core_cm4.h	1014;"	d
TPI_FIFO0_ETM_ATVALID_Pos	platform/CMSIS/Include/core_cm4.h	1013;"	d
TPI_FIFO0_ETM_bytecount_Msk	platform/CMSIS/Include/core_cm4.h	1017;"	d
TPI_FIFO0_ETM_bytecount_Pos	platform/CMSIS/Include/core_cm4.h	1016;"	d
TPI_FIFO0_ITM_ATVALID_Msk	platform/CMSIS/Include/core_cm4.h	1008;"	d
TPI_FIFO0_ITM_ATVALID_Pos	platform/CMSIS/Include/core_cm4.h	1007;"	d
TPI_FIFO0_ITM_bytecount_Msk	platform/CMSIS/Include/core_cm4.h	1011;"	d
TPI_FIFO0_ITM_bytecount_Pos	platform/CMSIS/Include/core_cm4.h	1010;"	d
TPI_FIFO1_ETM_ATVALID_Msk	platform/CMSIS/Include/core_cm4.h	1040;"	d
TPI_FIFO1_ETM_ATVALID_Pos	platform/CMSIS/Include/core_cm4.h	1039;"	d
TPI_FIFO1_ETM_bytecount_Msk	platform/CMSIS/Include/core_cm4.h	1043;"	d
TPI_FIFO1_ETM_bytecount_Pos	platform/CMSIS/Include/core_cm4.h	1042;"	d
TPI_FIFO1_ITM0_Msk	platform/CMSIS/Include/core_cm4.h	1052;"	d
TPI_FIFO1_ITM0_Pos	platform/CMSIS/Include/core_cm4.h	1051;"	d
TPI_FIFO1_ITM1_Msk	platform/CMSIS/Include/core_cm4.h	1049;"	d
TPI_FIFO1_ITM1_Pos	platform/CMSIS/Include/core_cm4.h	1048;"	d
TPI_FIFO1_ITM2_Msk	platform/CMSIS/Include/core_cm4.h	1046;"	d
TPI_FIFO1_ITM2_Pos	platform/CMSIS/Include/core_cm4.h	1045;"	d
TPI_FIFO1_ITM_ATVALID_Msk	platform/CMSIS/Include/core_cm4.h	1034;"	d
TPI_FIFO1_ITM_ATVALID_Pos	platform/CMSIS/Include/core_cm4.h	1033;"	d
TPI_FIFO1_ITM_bytecount_Msk	platform/CMSIS/Include/core_cm4.h	1037;"	d
TPI_FIFO1_ITM_bytecount_Pos	platform/CMSIS/Include/core_cm4.h	1036;"	d
TPI_ITATBCTR0_ATREADY_Msk	platform/CMSIS/Include/core_cm4.h	1056;"	d
TPI_ITATBCTR0_ATREADY_Pos	platform/CMSIS/Include/core_cm4.h	1055;"	d
TPI_ITATBCTR2_ATREADY_Msk	platform/CMSIS/Include/core_cm4.h	1030;"	d
TPI_ITATBCTR2_ATREADY_Pos	platform/CMSIS/Include/core_cm4.h	1029;"	d
TPI_ITCTRL_Mode_Msk	platform/CMSIS/Include/core_cm4.h	1060;"	d
TPI_ITCTRL_Mode_Pos	platform/CMSIS/Include/core_cm4.h	1059;"	d
TPI_SPPR_TXMODE_Msk	platform/CMSIS/Include/core_cm4.h	980;"	d
TPI_SPPR_TXMODE_Pos	platform/CMSIS/Include/core_cm4.h	979;"	d
TPI_TRIGGER_TRIGGER_Msk	platform/CMSIS/Include/core_cm4.h	1004;"	d
TPI_TRIGGER_TRIGGER_Pos	platform/CMSIS/Include/core_cm4.h	1003;"	d
TPI_Type	platform/CMSIS/Include/core_cm4.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon119
TPM0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4507;"	d
TPM0CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TPM0CLKSEL : 1;       \/*!< [24] TPM0 External Clock Pin Select *\/$/;"	m	struct:_hw_sim_sopt4::_hw_sim_sopt4_bitfields
TPM0_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4505;"	d
TPM0_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4508;"	d
TPM0_C0SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4536;"	d
TPM0_C0V	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4537;"	d
TPM0_C1SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4538;"	d
TPM0_C1V	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4539;"	d
TPM0_CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4534;"	d
TPM0_CONF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4541;"	d
TPM0_CnSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4554;"	d
TPM0_CnV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4556;"	d
TPM0_IRQHandler	platform/drivers/src/tpm/fsl_tpm_irq.c	/^void TPM0_IRQHandler(void)$/;"	f
TPM0_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^TPM0_IRQHandler$/;"	l
TPM0_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  TPM0_IRQn                    = 17,               \/**< TPM0 single interrupt vector for all sources *\/$/;"	e	enum:IRQn
TPM0_MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4535;"	d
TPM0_SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4533;"	d
TPM0_STATUS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4540;"	d
TPM0b	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TPM0b : 1;            \/*!< [24] TPM0 Clock Gate Control *\/$/;"	m	struct:_hw_sim_scgc6::_hw_sim_scgc6_bitfields
TPM1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4512;"	d
TPM1CH0SRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TPM1CH0SRC : 1;       \/*!< [18] TPM1 Channel 0 Input Capture$/;"	m	struct:_hw_sim_sopt4::_hw_sim_sopt4_bitfields
TPM1CLKSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TPM1CLKSEL : 1;       \/*!< [25] TPM1 External Clock Pin Select *\/$/;"	m	struct:_hw_sim_sopt4::_hw_sim_sopt4_bitfields
TPM1_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4510;"	d
TPM1_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4513;"	d
TPM1_C0SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4546;"	d
TPM1_C0V	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4547;"	d
TPM1_C1SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4548;"	d
TPM1_C1V	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4549;"	d
TPM1_CNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4544;"	d
TPM1_CONF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4551;"	d
TPM1_CnSC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4555;"	d
TPM1_CnV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4557;"	d
TPM1_IRQHandler	platform/drivers/src/tpm/fsl_tpm_irq.c	/^void TPM1_IRQHandler(void)$/;"	f
TPM1_IRQHandler	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^TPM1_IRQHandler$/;"	l
TPM1_IRQn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  TPM1_IRQn                    = 18,               \/**< TPM1 single interrupt vector for all sources *\/$/;"	e	enum:IRQn
TPM1_MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4545;"	d
TPM1_SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4543;"	d
TPM1_STATUS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4550;"	d
TPM1b	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TPM1b : 1;            \/*!< [25] TPM1 Clock Gate Control *\/$/;"	m	struct:_hw_sim_scgc6::_hw_sim_scgc6_bitfields
TPM2_IRQHandler	platform/drivers/src/tpm/fsl_tpm_irq.c	/^void TPM2_IRQHandler(void)$/;"	f
TPMSRC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TPMSRC : 2;           \/*!< [25:24] TPM Clock Source Select *\/$/;"	m	struct:_hw_sim_sopt2::_hw_sim_sopt2_bitfields
TPM_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4767;"	d
TPM_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4515;"	d
TPM_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4517;"	d
TPM_CNT_COUNT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4451;"	d
TPM_CNT_COUNT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4449;"	d
TPM_CNT_COUNT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4450;"	d
TPM_CNT_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4414;"	d
TPM_CONF_CROT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4492;"	d
TPM_CONF_CROT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4493;"	d
TPM_CONF_CSOO_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4490;"	d
TPM_CONF_CSOO_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4491;"	d
TPM_CONF_CSOT_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4488;"	d
TPM_CONF_CSOT_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4489;"	d
TPM_CONF_DBGMODE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4485;"	d
TPM_CONF_DBGMODE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4483;"	d
TPM_CONF_DBGMODE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4484;"	d
TPM_CONF_DOZEEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4481;"	d
TPM_CONF_DOZEEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4482;"	d
TPM_CONF_GTBEEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4486;"	d
TPM_CONF_GTBEEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4487;"	d
TPM_CONF_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4419;"	d
TPM_CONF_TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4496;"	d
TPM_CONF_TRGSEL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4494;"	d
TPM_CONF_TRGSEL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4495;"	d
TPM_CnSC_CHF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4467;"	d
TPM_CnSC_CHF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4468;"	d
TPM_CnSC_CHIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4465;"	d
TPM_CnSC_CHIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4466;"	d
TPM_CnSC_ELSA_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4457;"	d
TPM_CnSC_ELSA_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4458;"	d
TPM_CnSC_ELSB_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4459;"	d
TPM_CnSC_ELSB_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4460;"	d
TPM_CnSC_MSA_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4461;"	d
TPM_CnSC_MSA_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4462;"	d
TPM_CnSC_MSB_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4463;"	d
TPM_CnSC_MSB_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4464;"	d
TPM_CnSC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4416;"	d
TPM_CnV_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4417;"	d
TPM_CnV_VAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4472;"	d
TPM_CnV_VAL_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4470;"	d
TPM_CnV_VAL_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4471;"	d
TPM_DRV_CounterRead	platform/drivers/src/tpm/fsl_tpm_driver.c	/^uint32_t TPM_DRV_CounterRead(uint8_t instance)$/;"	f
TPM_DRV_CounterStart	platform/drivers/src/tpm/fsl_tpm_driver.c	/^void TPM_DRV_CounterStart(uint8_t instance, tpm_counting_mode_t countMode, uint32_t countFinalVal,$/;"	f
TPM_DRV_CounterStop	platform/drivers/src/tpm/fsl_tpm_driver.c	/^void TPM_DRV_CounterStop(uint8_t instance)$/;"	f
TPM_DRV_Deinit	platform/drivers/src/tpm/fsl_tpm_driver.c	/^void TPM_DRV_Deinit(uint8_t instance)$/;"	f
TPM_DRV_GetChnVal	platform/drivers/src/tpm/fsl_tpm_driver.c	/^uint32_t TPM_DRV_GetChnVal(uint8_t instance, uint8_t channel)$/;"	f
TPM_DRV_GetClock	platform/drivers/src/tpm/fsl_tpm_driver.c	/^uint32_t TPM_DRV_GetClock(uint8_t instance)$/;"	f
TPM_DRV_IRQHandler	platform/drivers/src/tpm/fsl_tpm_driver.c	/^void TPM_DRV_IRQHandler(uint8_t instance)$/;"	f
TPM_DRV_Init	platform/drivers/src/tpm/fsl_tpm_driver.c	/^void TPM_DRV_Init(uint8_t instance, tpm_general_config_t * info)$/;"	f
TPM_DRV_InputCaptureEnable	platform/drivers/src/tpm/fsl_tpm_driver.c	/^void TPM_DRV_InputCaptureEnable(uint8_t instance, uint8_t channel, tpm_input_capture_mode_t mode,$/;"	f
TPM_DRV_OutputCompareEnable	platform/drivers/src/tpm/fsl_tpm_driver.c	/^void TPM_DRV_OutputCompareEnable(uint8_t instance, uint8_t channel, tpm_output_compare_mode_t mode,$/;"	f
TPM_DRV_PwmStart	platform/drivers/src/tpm/fsl_tpm_driver.c	/^bool TPM_DRV_PwmStart(uint8_t instance, tpm_pwm_param_t *param, uint8_t channel)$/;"	f
TPM_DRV_PwmStop	platform/drivers/src/tpm/fsl_tpm_driver.c	/^void TPM_DRV_PwmStop(uint8_t instance, tpm_pwm_param_t *param, uint8_t channel)$/;"	f
TPM_DRV_SetChnIntCmd	platform/drivers/src/tpm/fsl_tpm_driver.c	/^void TPM_DRV_SetChnIntCmd(uint32_t instance, uint8_t channelNum, bool enable)$/;"	f
TPM_DRV_SetClock	platform/drivers/src/tpm/fsl_tpm_driver.c	/^void TPM_DRV_SetClock(uint8_t instance, tpm_clock_source_t clock, tpm_clock_ps_t clockPs)$/;"	f
TPM_DRV_SetTimeOverflowIntCmd	platform/drivers/src/tpm/fsl_tpm_driver.c	/^void TPM_DRV_SetTimeOverflowIntCmd(uint32_t instance, bool overflowEnable)$/;"	f
TPM_EXT_CLK_COUNT	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.h	46;"	d
TPM_HAL_ClearChnInt	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_ClearChnInt(uint32_t baseAddr, uint8_t channel)$/;"	f
TPM_HAL_ClearCounter	platform/hal/inc/fsl_tpm_hal.h	/^static inline void  TPM_HAL_ClearCounter(uint32_t baseAddr)$/;"	f
TPM_HAL_ClearStatusReg	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_ClearStatusReg(uint32_t baseAddr, uint16_t tpm_status)$/;"	f
TPM_HAL_ClearTimerOverflowFlag	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_ClearTimerOverflowFlag(uint32_t baseAddr)$/;"	f
TPM_HAL_DisableChn	platform/hal/src/tpm/fsl_tpm_hal.c	/^void TPM_HAL_DisableChn(uint32_t baseAddr, uint8_t channel)$/;"	f
TPM_HAL_DisableChnInt	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_DisableChnInt(uint32_t baseAddr, uint8_t channel)$/;"	f
TPM_HAL_DisableTimerOverflowInt	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_DisableTimerOverflowInt(uint32_t baseAddr)$/;"	f
TPM_HAL_EnableChnInt	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_EnableChnInt(uint32_t baseAddr, uint8_t channel)$/;"	f
TPM_HAL_EnableGlobalTimeBase	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_EnableGlobalTimeBase(uint32_t baseAddr, bool enable)$/;"	f
TPM_HAL_EnablePwmMode	platform/hal/src/tpm/fsl_tpm_hal.c	/^void TPM_HAL_EnablePwmMode(uint32_t baseAddr, tpm_pwm_param_t *config, uint8_t channel)$/;"	f
TPM_HAL_EnableTimerOverflowInt	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_EnableTimerOverflowInt(uint32_t baseAddr)$/;"	f
TPM_HAL_GetChnCountVal	platform/hal/inc/fsl_tpm_hal.h	/^static inline uint16_t TPM_HAL_GetChnCountVal(uint32_t baseAddr, uint8_t channel)$/;"	f
TPM_HAL_GetChnElsnbaVal	platform/hal/inc/fsl_tpm_hal.h	/^static inline uint8_t TPM_HAL_GetChnElsnbaVal(uint32_t baseAddr, uint8_t channel)$/;"	f
TPM_HAL_GetChnMsnbaVal	platform/hal/inc/fsl_tpm_hal.h	/^static inline uint8_t TPM_HAL_GetChnMsnbaVal(uint32_t baseAddr, uint8_t channel)$/;"	f
TPM_HAL_GetChnStatus	platform/hal/inc/fsl_tpm_hal.h	/^static inline bool TPM_HAL_GetChnStatus(uint32_t baseAddr, uint8_t channel)$/;"	f
TPM_HAL_GetClockDiv	platform/hal/inc/fsl_tpm_hal.h	/^static inline tpm_clock_ps_t TPM_HAL_GetClockDiv(uint32_t baseAddr)$/;"	f
TPM_HAL_GetClockMode	platform/hal/inc/fsl_tpm_hal.h	/^static inline tpm_clock_mode_t TPM_HAL_GetClockMode(uint32_t baseAddr)$/;"	f
TPM_HAL_GetCounterVal	platform/hal/inc/fsl_tpm_hal.h	/^static inline uint16_t  TPM_HAL_GetCounterVal(uint32_t baseAddr)$/;"	f
TPM_HAL_GetCpwms	platform/hal/inc/fsl_tpm_hal.h	/^static inline bool TPM_HAL_GetCpwms(uint32_t baseAddr)$/;"	f
TPM_HAL_GetMod	platform/hal/inc/fsl_tpm_hal.h	/^static inline uint16_t  TPM_HAL_GetMod(uint32_t baseAddr)$/;"	f
TPM_HAL_GetStatusRegVal	platform/hal/inc/fsl_tpm_hal.h	/^static inline uint32_t TPM_HAL_GetStatusRegVal(uint32_t baseAddr)$/;"	f
TPM_HAL_GetTimerOverflowStatus	platform/hal/inc/fsl_tpm_hal.h	/^static inline bool TPM_HAL_GetTimerOverflowStatus(uint32_t baseAddr)$/;"	f
TPM_HAL_IsChnIntEnabled	platform/hal/inc/fsl_tpm_hal.h	/^static inline bool TPM_HAL_IsChnIntEnabled(uint32_t baseAddr, uint8_t channel)$/;"	f
TPM_HAL_IsOverflowIntEnabled	platform/hal/inc/fsl_tpm_hal.h	/^static inline bool TPM_HAL_IsOverflowIntEnabled(uint32_t baseAddr)$/;"	f
TPM_HAL_Reset	platform/hal/src/tpm/fsl_tpm_hal.c	/^void TPM_HAL_Reset(uint32_t baseAddr, uint32_t instance)$/;"	f
TPM_HAL_SetChnCountVal	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetChnCountVal(uint32_t baseAddr, uint8_t channel, uint16_t val)$/;"	f
TPM_HAL_SetChnMsnbaElsnbaVal	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetChnMsnbaElsnbaVal(uint32_t baseAddr, uint8_t channel, uint8_t value)$/;"	f
TPM_HAL_SetClockDiv	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetClockDiv(uint32_t baseAddr, tpm_clock_ps_t ps)$/;"	f
TPM_HAL_SetClockMode	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetClockMode(uint32_t baseAddr, tpm_clock_mode_t mode)$/;"	f
TPM_HAL_SetCpwms	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetCpwms(uint32_t baseAddr, uint8_t mode)$/;"	f
TPM_HAL_SetDbgMode	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetDbgMode(uint32_t baseAddr, bool enable)$/;"	f
TPM_HAL_SetMod	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetMod(uint32_t baseAddr, uint16_t val)$/;"	f
TPM_HAL_SetReloadOnTriggerMode	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetReloadOnTriggerMode(uint32_t baseAddr, bool enable)$/;"	f
TPM_HAL_SetStopOnOverflowMode	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetStopOnOverflowMode(uint32_t baseAddr, bool enable)$/;"	f
TPM_HAL_SetTriggerMode	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetTriggerMode(uint32_t baseAddr, bool enable)$/;"	f
TPM_HAL_SetTriggerSrc	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetTriggerSrc(uint32_t baseAddr, tpm_trigger_source_t trigger_num)$/;"	f
TPM_HAL_SetWaitMode	platform/hal/inc/fsl_tpm_hal.h	/^static inline void TPM_HAL_SetWaitMode(uint32_t baseAddr, bool enable)$/;"	f
TPM_IRQS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4519;"	d
TPM_MOD_MOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4455;"	d
TPM_MOD_MOD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4453;"	d
TPM_MOD_MOD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4454;"	d
TPM_MOD_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4415;"	d
TPM_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} TPM_Type, *TPM_MemMapPtr;$/;"	t	typeref:struct:__anon100
TPM_SC_CMOD	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4441;"	d
TPM_SC_CMOD_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4439;"	d
TPM_SC_CMOD_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4440;"	d
TPM_SC_CPWMS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4442;"	d
TPM_SC_CPWMS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4443;"	d
TPM_SC_PS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4438;"	d
TPM_SC_PS_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4436;"	d
TPM_SC_PS_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4437;"	d
TPM_SC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4413;"	d
TPM_SC_TOF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4446;"	d
TPM_SC_TOF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4447;"	d
TPM_SC_TOIE_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4444;"	d
TPM_SC_TOIE_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4445;"	d
TPM_STATUS_CH0F_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4474;"	d
TPM_STATUS_CH0F_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4475;"	d
TPM_STATUS_CH1F_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4476;"	d
TPM_STATUS_CH1F_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4477;"	d
TPM_STATUS_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4418;"	d
TPM_STATUS_TOF_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4478;"	d
TPM_STATUS_TOF_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4479;"	d
TPM_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} TPM_Type, *TPM_MemMapPtr;$/;"	t	typeref:struct:__anon100
TPP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TPP : 1;              \/*!< [3] Timer Pin Polarity *\/$/;"	m	struct:_hw_lptmr_csr::_hw_lptmr_csr_bitfields
TPR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon116
TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t TPR;                               \/**< RTC Time Prescaler Register, offset: 0x4 *\/$/;"	m	struct:__anon96
TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TPR : 16;             \/*!< [15:0] Time Prescaler Register *\/$/;"	m	struct:_hw_rtc_tpr::_hw_rtc_tpr_bitfields
TPR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rtc_tpr_t TPR;                 \/*!< [0x4] RTC Time Prescaler Register *\/$/;"	m	struct:_hw_rtc
TPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TPS : 2;              \/*!< [5:4] Timer Pin Select *\/$/;"	m	struct:_hw_lptmr_csr::_hw_lptmr_csr_bitfields
TRGSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TRGSEL : 4;           \/*!< [27:24] Trigger Select *\/$/;"	m	struct:_hw_tpm_conf::_hw_tpm_conf_bitfields
TRIGGER	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon119
TRIGM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t TRIGM : 1;             \/*!< [5] Trigger Mode Enable *\/$/;"	m	struct:_hw_cmp_cr1::_hw_cmp_cr1_bitfields
TRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t TRIM : 6;              \/*!< [5:0] Trim bits *\/$/;"	m	struct:_hw_vref_trm::_hw_vref_trm_bitfields
TRM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint8_t TRM;                                \/**< VREF Trim Register, offset: 0x0 *\/$/;"	m	struct:__anon102
TRM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_vref_trm_t TRM;                \/*!< [0x0] VREF Trim Register *\/$/;"	m	struct:_hw_vref
TRUE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	56;"	d
TSI0_IRQHandler	platform/drivers/src/tsi/fsl_tsi_irq.c	/^void TSI0_IRQHandler(void)$/;"	f
TSIE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TSIE : 1;             \/*!< [4] Time Seconds Interrupt Enable *\/$/;"	m	struct:_hw_rtc_ier::_hw_rtc_ier_bitfields
TSI_DRV_AbortMeasure	platform/drivers/src/tsi/fsl_tsi_driver.c	/^tsi_status_t TSI_DRV_AbortMeasure(const uint32_t instance)$/;"	f
TSI_DRV_ChangeMode	platform/drivers/src/tsi/fsl_tsi_v2_driver_specific.c	/^tsi_status_t TSI_DRV_ChangeMode(const uint32_t instance, const tsi_modes_t mode)$/;"	f
TSI_DRV_ChangeMode	platform/drivers/src/tsi/fsl_tsi_v4_driver_specific.c	/^tsi_status_t TSI_DRV_ChangeMode(const uint32_t instance, const tsi_modes_t mode)$/;"	f
TSI_DRV_DeInit	platform/drivers/src/tsi/fsl_tsi_driver.c	/^tsi_status_t TSI_DRV_DeInit(const uint32_t instance)$/;"	f
TSI_DRV_DisableLowPower	platform/drivers/src/tsi/fsl_tsi_driver.c	/^tsi_status_t TSI_DRV_DisableLowPower(const uint32_t instance, const tsi_modes_t mode)$/;"	f
TSI_DRV_EnableElectrode	platform/drivers/src/tsi/fsl_tsi_v2_driver_specific.c	/^tsi_status_t TSI_DRV_EnableElectrode(const uint32_t instance, const uint32_t channel, const bool enable)$/;"	f
TSI_DRV_EnableElectrode	platform/drivers/src/tsi/fsl_tsi_v4_driver_specific.c	/^tsi_status_t TSI_DRV_EnableElectrode(const uint32_t instance, const uint32_t channel, const bool enable)$/;"	f
TSI_DRV_EnableLowPower	platform/drivers/src/tsi/fsl_tsi_v2_driver_specific.c	/^tsi_status_t TSI_DRV_EnableLowPower(const uint32_t instance)$/;"	f
TSI_DRV_EnableLowPower	platform/drivers/src/tsi/fsl_tsi_v4_driver_specific.c	/^tsi_status_t TSI_DRV_EnableLowPower(const uint32_t instance)$/;"	f
TSI_DRV_GetCounter	platform/drivers/src/tsi/fsl_tsi_v2_driver_specific.c	/^tsi_status_t TSI_DRV_GetCounter(const uint32_t instance, const uint32_t channel, uint16_t * counter)$/;"	f
TSI_DRV_GetCounter	platform/drivers/src/tsi/fsl_tsi_v4_driver_specific.c	/^tsi_status_t TSI_DRV_GetCounter(const uint32_t instance, const uint32_t channel, uint16_t * counter)$/;"	f
TSI_DRV_GetEnabledElectrodes	platform/drivers/src/tsi/fsl_tsi_driver.c	/^uint32_t TSI_DRV_GetEnabledElectrodes(const uint32_t instance)$/;"	f
TSI_DRV_GetMode	platform/drivers/src/tsi/fsl_tsi_driver.c	/^tsi_modes_t TSI_DRV_GetMode(const uint32_t instance)$/;"	f
TSI_DRV_GetStatus	platform/drivers/src/tsi/fsl_tsi_driver.c	/^tsi_status_t TSI_DRV_GetStatus(const uint32_t instance)$/;"	f
TSI_DRV_IRQHandler	platform/drivers/src/tsi/fsl_tsi_v2_driver_specific.c	/^void TSI_DRV_IRQHandler(uint32_t instance)$/;"	f
TSI_DRV_IRQHandler	platform/drivers/src/tsi/fsl_tsi_v4_driver_specific.c	/^void TSI_DRV_IRQHandler(uint32_t instance)$/;"	f
TSI_DRV_Init	platform/drivers/src/tsi/fsl_tsi_driver.c	/^tsi_status_t TSI_DRV_Init(const uint32_t instance, tsi_state_t * tsiState, const tsi_user_config_t * tsiUserConfig)$/;"	f
TSI_DRV_LoadConfiguration	platform/drivers/src/tsi/fsl_tsi_v2_driver_specific.c	/^tsi_status_t TSI_DRV_LoadConfiguration(const uint32_t instance, const tsi_modes_t mode, const tsi_operation_mode_t * operationMode)$/;"	f
TSI_DRV_LoadConfiguration	platform/drivers/src/tsi/fsl_tsi_v4_driver_specific.c	/^tsi_status_t TSI_DRV_LoadConfiguration(const uint32_t instance, const tsi_modes_t mode, const tsi_operation_mode_t * operationMode)$/;"	f
TSI_DRV_Measure	platform/drivers/src/tsi/fsl_tsi_v2_driver_specific.c	/^tsi_status_t TSI_DRV_Measure(const uint32_t instance)$/;"	f
TSI_DRV_Measure	platform/drivers/src/tsi/fsl_tsi_v4_driver_specific.c	/^tsi_status_t TSI_DRV_Measure(const uint32_t instance)$/;"	f
TSI_DRV_MeasureBlocking	platform/drivers/src/tsi/fsl_tsi_driver.c	/^tsi_status_t TSI_DRV_MeasureBlocking(const uint32_t instance)$/;"	f
TSI_DRV_Recalibrate	platform/drivers/src/tsi/fsl_tsi_driver.c	/^tsi_status_t TSI_DRV_Recalibrate(const uint32_t instance, uint32_t * lowestSignal)$/;"	f
TSI_DRV_SaveConfiguration	platform/drivers/src/tsi/fsl_tsi_driver.c	/^tsi_status_t TSI_DRV_SaveConfiguration(const uint32_t instance, const tsi_modes_t mode, tsi_operation_mode_t * operationMode)$/;"	f
TSI_DRV_SetCallBackFunc	platform/drivers/src/tsi/fsl_tsi_driver.c	/^tsi_status_t TSI_DRV_SetCallBackFunc(const uint32_t instance, const tsi_callback_t pFuncCallBack, void * usrData)$/;"	f
TSI_HAL_ClearEndOfScanFlag	platform/hal/inc/fsl_tsi_hal.h	/^static inline void TSI_HAL_ClearEndOfScanFlag(uint32_t baseAddr)$/;"	f
TSI_HAL_ClearExternalElectrodeErrorFlag	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_ClearExternalElectrodeErrorFlag(uint32_t baseAddr)$/;"	f
TSI_HAL_ClearOutOfRangeFlag	platform/hal/inc/fsl_tsi_hal.h	/^static inline void TSI_HAL_ClearOutOfRangeFlag(uint32_t baseAddr)$/;"	f
TSI_HAL_ClearOverrunFlag	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_ClearOverrunFlag(uint32_t baseAddr)$/;"	f
TSI_HAL_CurrentSourcePairNotSwapped	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_CurrentSourcePairNotSwapped(uint32_t baseAddr)$/;"	f
TSI_HAL_CurrentSourcePairSwapped	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_CurrentSourcePairSwapped(uint32_t baseAddr)$/;"	f
TSI_HAL_DisableChannel	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_DisableChannel(uint32_t baseAddr, uint32_t channel)$/;"	f
TSI_HAL_DisableChannels	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_DisableChannels(uint32_t baseAddr, uint32_t channelsMask)$/;"	f
TSI_HAL_DisableErrorInterrupt	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_DisableErrorInterrupt(uint32_t baseAddr)$/;"	f
TSI_HAL_DisableInterrupt	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_DisableInterrupt(uint32_t baseAddr)$/;"	f
TSI_HAL_DisableInterrupt	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_DisableInterrupt(uint32_t baseAddr)$/;"	f
TSI_HAL_DisableLowPower	platform/hal/src/tsi/fsl_tsi_hal.c	/^void TSI_HAL_DisableLowPower(uint32_t baseAddr)$/;"	f
TSI_HAL_DisableModule	platform/hal/inc/fsl_tsi_hal.h	/^static inline void TSI_HAL_DisableModule(uint32_t baseAddr)$/;"	f
TSI_HAL_DisableStop	platform/hal/inc/fsl_tsi_hal.h	/^static inline void TSI_HAL_DisableStop(uint32_t baseAddr)$/;"	f
TSI_HAL_DmaTransferDisable	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_DmaTransferDisable(uint32_t baseAddr)$/;"	f
TSI_HAL_DmaTransferEnable	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_DmaTransferEnable(uint32_t baseAddr)$/;"	f
TSI_HAL_EnableChannel	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_EnableChannel(uint32_t baseAddr, uint32_t channel)$/;"	f
TSI_HAL_EnableChannels	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_EnableChannels(uint32_t baseAddr, uint32_t channelsMask)$/;"	f
TSI_HAL_EnableEndOfScanInterrupt	platform/hal/inc/fsl_tsi_hal.h	/^static inline void TSI_HAL_EnableEndOfScanInterrupt(uint32_t baseAddr)$/;"	f
TSI_HAL_EnableErrorInterrupt	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_EnableErrorInterrupt(uint32_t baseAddr)$/;"	f
TSI_HAL_EnableHardwareTriggerScan	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_EnableHardwareTriggerScan(uint32_t baseAddr)$/;"	f
TSI_HAL_EnableInterrupt	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_EnableInterrupt(uint32_t baseAddr)$/;"	f
TSI_HAL_EnableInterrupt	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_EnableInterrupt(uint32_t baseAddr)$/;"	f
TSI_HAL_EnableLowPower	platform/hal/src/tsi/fsl_tsi_v2_hal_specific.c	/^void TSI_HAL_EnableLowPower(uint32_t baseAddr)$/;"	f
TSI_HAL_EnableLowPower	platform/hal/src/tsi/fsl_tsi_v4_hal_specific.c	/^void TSI_HAL_EnableLowPower(uint32_t baseAddr)$/;"	f
TSI_HAL_EnableModule	platform/hal/inc/fsl_tsi_hal.h	/^static inline void TSI_HAL_EnableModule(uint32_t baseAddr)$/;"	f
TSI_HAL_EnableOutOfRangeInterrupt	platform/hal/inc/fsl_tsi_hal.h	/^static inline void TSI_HAL_EnableOutOfRangeInterrupt(uint32_t baseAddr)$/;"	f
TSI_HAL_EnablePeriodicalScan	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_EnablePeriodicalScan(uint32_t baseAddr)$/;"	f
TSI_HAL_EnableSoftwareTriggerScan	platform/hal/inc/fsl_tsi_hal.h	/^static inline void TSI_HAL_EnableSoftwareTriggerScan(uint32_t baseAddr)$/;"	f
TSI_HAL_EnableStop	platform/hal/inc/fsl_tsi_hal.h	/^static inline void TSI_HAL_EnableStop(uint32_t baseAddr)$/;"	f
TSI_HAL_GetActiveModeClockDivider	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_GetActiveModeClockDivider(uint32_t baseAddr)$/;"	f
TSI_HAL_GetActiveModePrescaler	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_GetActiveModePrescaler(uint32_t baseAddr)$/;"	f
TSI_HAL_GetActiveModeSource	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_GetActiveModeSource(uint32_t baseAddr)$/;"	f
TSI_HAL_GetCounter	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_GetCounter(uint32_t baseAddr, uint32_t channel)$/;"	f
TSI_HAL_GetCounter	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline uint32_t TSI_HAL_GetCounter(uint32_t baseAddr)$/;"	f
TSI_HAL_GetCurrentSourcePairSwapped	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline uint32_t TSI_HAL_GetCurrentSourcePairSwapped(uint32_t baseAddr)$/;"	f
TSI_HAL_GetDeltaVoltage	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_GetDeltaVoltage(uint32_t baseAddr)$/;"	f
TSI_HAL_GetElectrodeChargeCurrent	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline tsi_external_osc_charge_current_t TSI_HAL_GetElectrodeChargeCurrent(uint32_t baseAddr)$/;"	f
TSI_HAL_GetElectrodeChargeCurrent	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline tsi_external_osc_charge_current_t TSI_HAL_GetElectrodeChargeCurrent(uint32_t baseAddr)$/;"	f
TSI_HAL_GetEnableStop	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline uint32_t TSI_HAL_GetEnableStop(uint32_t baseAddr)$/;"	f
TSI_HAL_GetEnabledChannel	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_GetEnabledChannel(uint32_t baseAddr, uint32_t channel)$/;"	f
TSI_HAL_GetEnabledChannels	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_GetEnabledChannels(uint32_t baseAddr)$/;"	f
TSI_HAL_GetEndOfScanFlag	platform/hal/inc/fsl_tsi_hal.h	/^static inline uint32_t TSI_HAL_GetEndOfScanFlag(uint32_t baseAddr)$/;"	f
TSI_HAL_GetExternalElectrodeErrorFlag	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_GetExternalElectrodeErrorFlag(uint32_t baseAddr)$/;"	f
TSI_HAL_GetInternalCapacitanceTrim	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline tsi_internal_cap_trim_t TSI_HAL_GetInternalCapacitanceTrim(uint32_t baseAddr)$/;"	f
TSI_HAL_GetLowPowerChannel	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_GetLowPowerChannel(uint32_t baseAddr)$/;"	f
TSI_HAL_GetLowPowerClock	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_GetLowPowerClock(uint32_t baseAddr)$/;"	f
TSI_HAL_GetLowPowerScanInterval	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline tsi_low_power_interval_t TSI_HAL_GetLowPowerScanInterval(uint32_t baseAddr)$/;"	f
TSI_HAL_GetMeasuredChannelNumber	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline uint32_t TSI_HAL_GetMeasuredChannelNumber(uint32_t baseAddr)$/;"	f
TSI_HAL_GetMode	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline tsi_analog_mode_select_t TSI_HAL_GetMode(uint32_t baseAddr)$/;"	f
TSI_HAL_GetNumberOfScans	platform/hal/inc/fsl_tsi_hal.h	/^static inline tsi_n_consecutive_scans_t TSI_HAL_GetNumberOfScans(uint32_t baseAddr)$/;"	f
TSI_HAL_GetOscilatorVoltageRails	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline tsi_oscilator_voltage_rails_t TSI_HAL_GetOscilatorVoltageRails(uint32_t baseAddr)$/;"	f
TSI_HAL_GetOutOfRangeFlag	platform/hal/inc/fsl_tsi_hal.h	/^static inline uint32_t TSI_HAL_GetOutOfRangeFlag(uint32_t baseAddr)$/;"	f
TSI_HAL_GetPrescaler	platform/hal/inc/fsl_tsi_hal.h	/^static inline tsi_electrode_osc_prescaler_t TSI_HAL_GetPrescaler(uint32_t baseAddr)$/;"	f
TSI_HAL_GetReferenceChargeCurrent	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline tsi_reference_osc_charge_current_t TSI_HAL_GetReferenceChargeCurrent(uint32_t baseAddr)$/;"	f
TSI_HAL_GetReferenceChargeCurrent	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline tsi_reference_osc_charge_current_t TSI_HAL_GetReferenceChargeCurrent(uint32_t baseAddr)$/;"	f
TSI_HAL_GetScanModulo	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_GetScanModulo(uint32_t baseAddr)$/;"	f
TSI_HAL_GetScanTriggerMode	platform/hal/inc/fsl_tsi_hal.h	/^static inline uint32_t TSI_HAL_GetScanTriggerMode(uint32_t baseAddr)$/;"	f
TSI_HAL_GetWakeUpChannelCounter	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint16_t TSI_HAL_GetWakeUpChannelCounter(uint32_t baseAddr)$/;"	f
TSI_HAL_Init	platform/hal/src/tsi/fsl_tsi_v2_hal_specific.c	/^void TSI_HAL_Init(uint32_t baseAddr)$/;"	f
TSI_HAL_Init	platform/hal/src/tsi/fsl_tsi_v4_hal_specific.c	/^void TSI_HAL_Init(uint32_t baseAddr)$/;"	f
TSI_HAL_IsDmaTransferEnable	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline uint32_t TSI_HAL_IsDmaTransferEnable(uint32_t baseAddr)$/;"	f
TSI_HAL_IsInterruptEnabled	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_IsInterruptEnabled(uint32_t baseAddr)$/;"	f
TSI_HAL_IsInterruptEnabled	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline uint32_t TSI_HAL_IsInterruptEnabled(uint32_t baseAddr)$/;"	f
TSI_HAL_IsModuleEnabled	platform/hal/inc/fsl_tsi_hal.h	/^static inline uint32_t TSI_HAL_IsModuleEnabled(uint32_t baseAddr)$/;"	f
TSI_HAL_IsOverrun	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline uint32_t TSI_HAL_IsOverrun(uint32_t baseAddr)$/;"	f
TSI_HAL_IsScanInProgress	platform/hal/inc/fsl_tsi_hal.h	/^static inline uint32_t TSI_HAL_IsScanInProgress(uint32_t baseAddr)$/;"	f
TSI_HAL_MeasurementBlocking	platform/hal/src/tsi/fsl_tsi_v2_hal_specific.c	/^static int32_t TSI_HAL_MeasurementBlocking(uint32_t baseAddr)$/;"	f	file:
TSI_HAL_MeasurementBlocking	platform/hal/src/tsi/fsl_tsi_v4_hal_specific.c	/^static int32_t TSI_HAL_MeasurementBlocking(uint32_t baseAddr, uint32_t electrode)$/;"	f	file:
TSI_HAL_Recalibrate	platform/hal/src/tsi/fsl_tsi_v2_hal_specific.c	/^uint32_t TSI_HAL_Recalibrate(uint32_t baseAddr, tsi_config_t *config, const uint32_t electrodes, const tsi_parameter_limits_t *parLimits)$/;"	f
TSI_HAL_Recalibrate	platform/hal/src/tsi/fsl_tsi_v4_hal_specific.c	/^uint32_t TSI_HAL_Recalibrate(uint32_t baseAddr, tsi_config_t *config, const uint32_t electrodes, const tsi_parameter_limits_t *parLimits)$/;"	f
TSI_HAL_SetActiveModeClockDivider	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetActiveModeClockDivider(uint32_t baseAddr, uint32_t divider)$/;"	f
TSI_HAL_SetActiveModePrescaler	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetActiveModePrescaler(uint32_t baseAddr, tsi_active_mode_prescaler_t prescaler)$/;"	f
TSI_HAL_SetActiveModeSource	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetActiveModeSource(uint32_t baseAddr, uint32_t source)$/;"	f
TSI_HAL_SetConfiguration	platform/hal/src/tsi/fsl_tsi_v2_hal_specific.c	/^void TSI_HAL_SetConfiguration(uint32_t baseAddr, tsi_config_t *config)$/;"	f
TSI_HAL_SetConfiguration	platform/hal/src/tsi/fsl_tsi_v4_hal_specific.c	/^void TSI_HAL_SetConfiguration(uint32_t baseAddr, tsi_config_t *config)$/;"	f
TSI_HAL_SetDeltaVoltage	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetDeltaVoltage(uint32_t baseAddr, uint32_t voltage)$/;"	f
TSI_HAL_SetDisableStop	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_SetDisableStop(uint32_t baseAddr)$/;"	f
TSI_HAL_SetElectrodeChargeCurrent	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetElectrodeChargeCurrent(uint32_t baseAddr, tsi_external_osc_charge_current_t current)$/;"	f
TSI_HAL_SetElectrodeChargeCurrent	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_SetElectrodeChargeCurrent(uint32_t baseAddr, tsi_external_osc_charge_current_t current)$/;"	f
TSI_HAL_SetEnableStop	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_SetEnableStop(uint32_t baseAddr)$/;"	f
TSI_HAL_SetHighThreshold	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetHighThreshold(uint32_t baseAddr, uint32_t high_threshold)$/;"	f
TSI_HAL_SetHighThreshold	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_SetHighThreshold(uint32_t baseAddr, uint32_t high_threshold)$/;"	f
TSI_HAL_SetInternalCapacitanceTrim	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetInternalCapacitanceTrim(uint32_t baseAddr, tsi_internal_cap_trim_t trim)$/;"	f
TSI_HAL_SetLowPowerChannel	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetLowPowerChannel(uint32_t baseAddr, uint32_t channel)$/;"	f
TSI_HAL_SetLowPowerClock	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetLowPowerClock(uint32_t baseAddr, uint32_t clock)$/;"	f
TSI_HAL_SetLowPowerScanInterval	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetLowPowerScanInterval(uint32_t baseAddr, tsi_low_power_interval_t interval)$/;"	f
TSI_HAL_SetLowThreshold	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetLowThreshold(uint32_t baseAddr, uint32_t low_threshold)$/;"	f
TSI_HAL_SetLowThreshold	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_SetLowThreshold(uint32_t baseAddr, uint32_t low_threshold)$/;"	f
TSI_HAL_SetMeasuredChannelNumber	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_SetMeasuredChannelNumber(uint32_t baseAddr, uint32_t channel)$/;"	f
TSI_HAL_SetMode	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_SetMode(uint32_t baseAddr, tsi_analog_mode_select_t mode)$/;"	f
TSI_HAL_SetNumberOfScans	platform/hal/inc/fsl_tsi_hal.h	/^static inline void TSI_HAL_SetNumberOfScans(uint32_t baseAddr, tsi_n_consecutive_scans_t number)$/;"	f
TSI_HAL_SetOscilatorVoltageRails	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_SetOscilatorVoltageRails(uint32_t baseAddr, tsi_oscilator_voltage_rails_t dvolt)$/;"	f
TSI_HAL_SetPrescaler	platform/hal/inc/fsl_tsi_hal.h	/^static inline void TSI_HAL_SetPrescaler(uint32_t baseAddr, tsi_electrode_osc_prescaler_t prescaler)$/;"	f
TSI_HAL_SetReferenceChargeCurrent	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetReferenceChargeCurrent(uint32_t baseAddr, tsi_reference_osc_charge_current_t current)$/;"	f
TSI_HAL_SetReferenceChargeCurrent	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_SetReferenceChargeCurrent(uint32_t baseAddr, tsi_reference_osc_charge_current_t current)$/;"	f
TSI_HAL_SetScanModulo	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_SetScanModulo(uint32_t baseAddr, uint32_t modulo)$/;"	f
TSI_HAL_StartSoftwareTrigger	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^static inline void TSI_HAL_StartSoftwareTrigger(uint32_t baseAddr)$/;"	f
TSI_HAL_StartSoftwareTrigger	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^static inline void TSI_HAL_StartSoftwareTrigger(uint32_t baseAddr)$/;"	f
TSI_RECALIBRATE_MAX_SIGNAL_VAL	platform/hal/src/tsi/fsl_tsi_v2_hal_specific.c	102;"	d	file:
TSI_RECALIBRATE_MAX_SIGNAL_VAL	platform/hal/src/tsi/fsl_tsi_v4_hal_specific.c	85;"	d	file:
TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __IO uint32_t TSR;                               \/**< RTC Time Seconds Register, offset: 0x0 *\/$/;"	m	struct:__anon96
TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TSR : 32;             \/*!< [31:0] Time Seconds Register *\/$/;"	m	struct:_hw_rtc_tsr::_hw_rtc_tsr_bitfields
TSR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __IO hw_rtc_tsr_t TSR;                 \/*!< [0x0] RTC Time Seconds Register *\/$/;"	m	struct:_hw_rtc
TSTARTEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TSTARTEN : 1;         \/*!< [5] Trace Start Input Enable *\/$/;"	m	struct:_hw_mtb_master::_hw_mtb_master_bitfields
TSTOPEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TSTOPEN : 1;          \/*!< [6] Trace Stop Input Enable *\/$/;"	m	struct:_hw_mtb_master::_hw_mtb_master_bitfields
TX	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t TX : 1;                \/*!< [4] Transmit Mode Select *\/$/;"	m	struct:_hw_i2c_c1::_hw_i2c_c1_bitfields
TXAK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t TXAK : 1;              \/*!< [3] Transmit Acknowledge Enable *\/$/;"	m	struct:_hw_i2c_c1::_hw_i2c_c1_bitfields
TXDIR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TXDIR : 1;            \/*!< [29] LPUART_TX Pin Direction in Single-Wire$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
TXINV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t TXINV : 1;            \/*!< [28] Transmit Data Inversion *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
TX_ALIGNED	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     TX_ALIGNED;$/;"	m	struct:enet_stats
TX_ALL_ALIGNED	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     TX_ALL_ALIGNED;$/;"	m	struct:enet_stats
TX_HISTOGRAM	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint32_t     TX_HISTOGRAM[ENET_HISTOGRAM_ENTRIES];$/;"	m	struct:enet_stats
TYPE	platform/CMSIS/Include/core_cm0plus.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon74
TYPE	platform/CMSIS/Include/core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon120
TYPE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint16_t  TYPE;$/;"	m	struct:ENETEcbStruct
TYPE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    unsigned char    TYPE[2];  \/*!< protocol type*\/$/;"	m	struct:enet_header
TYPE	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^   unsigned char    TYPE[2];    \/*!< ENET 8021tag header type region*\/$/;"	m	struct:enet_8021qtag_header
TaskControlBlock	platform/osa/inc/fsl_os_abstraction_bm.h	/^typedef struct TaskControlBlock$/;"	s
TpmGeneralConfig	platform/drivers/inc/fsl_tpm_driver.h	/^typedef struct TpmGeneralConfig {$/;"	s
TpmPwmParam	platform/hal/inc/fsl_tpm_hal.h	/^typedef struct TpmPwmParam$/;"	s
TsiConfig	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef struct TsiConfig {$/;"	s
TsiConfig	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^typedef struct TsiConfig {$/;"	s
TsiModes	platform/drivers/inc/fsl_tsi_driver.h	/^typedef enum TsiModes$/;"	g
TsiOperationMode	platform/drivers/inc/fsl_tsi_driver.h	/^typedef struct TsiOperationMode$/;"	s
TsiState	platform/drivers/inc/fsl_tsi_driver.h	/^typedef struct TsiState {$/;"	s
TsiUserConfig	platform/drivers/inc/fsl_tsi_driver.h	/^typedef struct TsiUserConfig {$/;"	s
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint16_t U;$/;"	m	union:_hw_mcm_plamc
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint16_t U;$/;"	m	union:_hw_mcm_plasc
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_cfg1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_cfg2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_clp0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_clp1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_clp2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_clp3
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_clp4
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_clpd
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_clps
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_cv1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_cv2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_ofs
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_pg
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_rn
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_sc1n
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_sc2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_adc_sc3
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_fgpio_pcor
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_fgpio_pddr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_fgpio_pdir
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_fgpio_pdor
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_fgpio_psor
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_fgpio_ptor
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_gpio_pcor
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_gpio_pddr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_gpio_pdir
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_gpio_pdor
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_gpio_psor
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_gpio_ptor
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_lptmr_cmr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_lptmr_cnr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_lptmr_csr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_lptmr_psr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_lpuart_baud
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_lpuart_ctrl
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_lpuart_data
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_lpuart_match
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_lpuart_stat
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mcm_cpo
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mcm_placr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_authstat
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_base
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_compidn
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_devicearch
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_devicecfg
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_devicetypid
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_flow
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_lockaccess
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_lockstat
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_master
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_modectrl
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_periphid0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_periphid1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_periphid2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_periphid3
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_periphid4
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_periphid5
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_periphid6
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_periphid7
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_position
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_tagclear
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtb_tagset
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_comp0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_comp1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_compidn
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_ctrl
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_devicecfg
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_devicetypid
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_fct0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_fct1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_mask0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_mask1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_periphid0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_periphid1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_periphid2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_periphid3
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_periphid4
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_periphid5
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_periphid6
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_periphid7
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_mtbdwt_tbctrl
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_port_gpchr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_port_gpclr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_port_isfr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_port_pcrn
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rfsys_regn
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_compidn
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_entryn
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_periphid0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_periphid1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_periphid2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_periphid3
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_periphid4
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_periphid5
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_periphid6
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_periphid7
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_sysaccess
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rom_tablemark
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rtc_cr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rtc_ier
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rtc_lr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rtc_sr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rtc_tar
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rtc_tcr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rtc_tpr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_rtc_tsr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_clkdiv1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_copc
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_fcfg1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_fcfg2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_scgc4
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_scgc5
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_scgc6
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_sdid
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_sopt1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_sopt2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_sopt4
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_sopt5
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_sopt7
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_srvcop
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_uidl
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_uidmh
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_sim_uidml
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_tpm_cnsc
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_tpm_cnt
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_tpm_cnv
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_tpm_conf
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_tpm_mod
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_tpm_sc
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint32_t U;$/;"	m	union:_hw_tpm_status
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_cmp_cr0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_cmp_cr1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_cmp_daccr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_cmp_fpr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_cmp_muxcr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_cmp_scr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccob0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccob1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccob2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccob3
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccob4
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccob5
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccob6
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccob7
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccob8
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccob9
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccoba
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fccobb
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fcnfg
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fopt
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fprot0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fprot1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fprot2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fprot3
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fsec
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_ftfa_fstat
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_a1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_a2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_c1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_c2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_d
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_f
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_flt
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_ra
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_s
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_s2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_slth
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_sltl
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_i2c_smb
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_llwu_f1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_llwu_f3
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_llwu_filt1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_llwu_filt2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_llwu_me
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_llwu_pe1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_llwu_pe2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_mcg_c1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_mcg_c2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_mcg_mc
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_mcg_s
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_mcg_sc
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_backkey0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_backkey1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_backkey2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_backkey3
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_backkey4
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_backkey5
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_backkey6
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_backkey7
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_fopt
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_fprot0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_fprot1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_fprot2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_fprot3
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_nv_fsec
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_osc_cr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_pmc_lvdsc1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_pmc_lvdsc2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_pmc_regsc
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_rcm_fm
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_rcm_mr
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_rcm_rpfc
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_rcm_rpfw
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_rcm_srs0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_rcm_srs1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_rcm_ssrs0
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_rcm_ssrs1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_smc_pmctrl
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_smc_pmprot
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_smc_pmstat
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_smc_stopctrl
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_spi_br
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_spi_c1
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_spi_c2
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_spi_d
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_spi_m
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_spi_s
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_vref_sc
U	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t U;$/;"	m	union:_hw_vref_trm
U	platform/hal/inc/fsl_cop_hal.h	/^  uint32_t U;$/;"	m	union:_cop_common_config
U	platform/hal/inc/fsl_edma_hal.h	/^    } U;$/;"	m	union:EDMAErrorStatusAll	typeref:struct:EDMAErrorStatusAll::__anon128
U	platform/hal/inc/fsl_ewm_hal.h	/^    uint8_t U;$/;"	m	union:_ewm_common_config
U	platform/hal/inc/fsl_wdog_hal.h	/^    uint32_t U;$/;"	m	union:_wdog_common_config
UART0_IRQHandler	platform/drivers/src/lpsci/fsl_lpsci_irq.c	/^void UART0_IRQHandler(void)$/;"	f
UART0_IRQHandler	platform/drivers/src/uart/fsl_uart_irq.c	/^void UART0_IRQHandler(void)$/;"	f
UART0_RX_TX_IRQHandler	platform/drivers/src/uart/fsl_uart_irq.c	/^void UART0_RX_TX_IRQHandler(void)$/;"	f
UART0_Receive	platform/utilities/src/fsl_debug_console.c	/^        lpsci_status_t (* UART0_Receive)(uint32_t baseAddr, uint8_t *buf, uint32_t count);$/;"	m	union:DebugConsoleOperationFunctions::__anon127	file:
UART1_IRQHandler	platform/drivers/src/uart/fsl_uart_irq.c	/^void UART1_IRQHandler(void)$/;"	f
UART1_RX_TX_IRQHandler	platform/drivers/src/uart/fsl_uart_irq.c	/^void UART1_RX_TX_IRQHandler(void)$/;"	f
UART2_FLEXIO_IRQHandler	platform/drivers/src/uart/fsl_uart_irq.c	/^void UART2_FLEXIO_IRQHandler(void)$/;"	f
UART2_IRQHandler	platform/drivers/src/uart/fsl_uart_irq.c	/^void UART2_IRQHandler(void)$/;"	f
UART2_RX_TX_IRQHandler	platform/drivers/src/uart/fsl_uart_irq.c	/^void UART2_RX_TX_IRQHandler(void)$/;"	f
UART3_RX_TX_IRQHandler	platform/drivers/src/uart/fsl_uart_irq.c	/^void UART3_RX_TX_IRQHandler(void)$/;"	f
UART4_RX_TX_IRQHandler	platform/drivers/src/uart/fsl_uart_irq.c	/^void UART4_RX_TX_IRQHandler(void)$/;"	f
UART5_RX_TX_IRQHandler	platform/drivers/src/uart/fsl_uart_irq.c	/^void UART5_RX_TX_IRQHandler(void)$/;"	f
UART_DRV_AbortReceivingData	platform/drivers/src/uart/fsl_uart_driver.c	/^uart_status_t UART_DRV_AbortReceivingData(uint32_t instance)$/;"	f
UART_DRV_AbortSendingData	platform/drivers/src/uart/fsl_uart_driver.c	/^uart_status_t UART_DRV_AbortSendingData(uint32_t instance)$/;"	f
UART_DRV_CompleteReceiveData	platform/drivers/src/uart/fsl_uart_driver.c	/^static void UART_DRV_CompleteReceiveData(uint32_t instance)$/;"	f	file:
UART_DRV_CompleteSendData	platform/drivers/src/uart/fsl_uart_driver.c	/^static void UART_DRV_CompleteSendData(uint32_t instance)$/;"	f	file:
UART_DRV_Deinit	platform/drivers/src/uart/fsl_uart_driver.c	/^void UART_DRV_Deinit(uint32_t instance)$/;"	f
UART_DRV_EdmaAbortReceivingData	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^uart_status_t UART_DRV_EdmaAbortReceivingData(uint32_t instance)$/;"	f
UART_DRV_EdmaAbortSendingData	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^uart_status_t UART_DRV_EdmaAbortSendingData(uint32_t instance)$/;"	f
UART_DRV_EdmaCompleteReceiveData	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^static void UART_DRV_EdmaCompleteReceiveData(uint32_t instance)$/;"	f	file:
UART_DRV_EdmaCompleteSendData	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^static void UART_DRV_EdmaCompleteSendData(uint32_t instance)$/;"	f	file:
UART_DRV_EdmaDeinit	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^void UART_DRV_EdmaDeinit(uint32_t instance)$/;"	f
UART_DRV_EdmaGetReceiveStatus	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^uart_status_t UART_DRV_EdmaGetReceiveStatus(uint32_t instance,$/;"	f
UART_DRV_EdmaGetTransmitStatus	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^uart_status_t UART_DRV_EdmaGetTransmitStatus(uint32_t instance,$/;"	f
UART_DRV_EdmaInit	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^uart_status_t UART_DRV_EdmaInit(uint32_t instance,$/;"	f
UART_DRV_EdmaReceiveData	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^uart_status_t UART_DRV_EdmaReceiveData(uint32_t instance,$/;"	f
UART_DRV_EdmaReceiveDataBlocking	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^uart_status_t UART_DRV_EdmaReceiveDataBlocking(uint32_t instance,$/;"	f
UART_DRV_EdmaRxCallback	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^static void UART_DRV_EdmaRxCallback(void *param, edma_chn_status_t status)$/;"	f	file:
UART_DRV_EdmaSendData	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^uart_status_t UART_DRV_EdmaSendData(uint32_t instance,$/;"	f
UART_DRV_EdmaSendDataBlocking	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^uart_status_t UART_DRV_EdmaSendDataBlocking(uint32_t instance,$/;"	f
UART_DRV_EdmaStartReceiveData	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^static uart_status_t UART_DRV_EdmaStartReceiveData(uint32_t instance,$/;"	f	file:
UART_DRV_EdmaStartSendData	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^static uart_status_t UART_DRV_EdmaStartSendData(uint32_t instance, $/;"	f	file:
UART_DRV_EdmaTxCallback	platform/drivers/src/uart/fsl_uart_edma_driver.c	/^static void UART_DRV_EdmaTxCallback(void *param, edma_chn_status_t status)$/;"	f	file:
UART_DRV_GetReceiveStatus	platform/drivers/src/uart/fsl_uart_driver.c	/^uart_status_t UART_DRV_GetReceiveStatus(uint32_t instance,$/;"	f
UART_DRV_GetTransmitStatus	platform/drivers/src/uart/fsl_uart_driver.c	/^uart_status_t UART_DRV_GetTransmitStatus(uint32_t instance, uint32_t * bytesRemaining)$/;"	f
UART_DRV_IRQHandler	platform/drivers/src/uart/fsl_uart_driver.c	/^void UART_DRV_IRQHandler(uint32_t instance)$/;"	f
UART_DRV_Init	platform/drivers/src/uart/fsl_uart_driver.c	/^uart_status_t UART_DRV_Init(uint32_t instance, uart_state_t * uartStatePtr,$/;"	f
UART_DRV_InstallRxCallback	platform/drivers/src/uart/fsl_uart_driver.c	/^uart_rx_callback_t UART_DRV_InstallRxCallback(uint32_t instance,$/;"	f
UART_DRV_ReceiveData	platform/drivers/src/uart/fsl_uart_driver.c	/^uart_status_t UART_DRV_ReceiveData(uint32_t instance,$/;"	f
UART_DRV_ReceiveDataBlocking	platform/drivers/src/uart/fsl_uart_driver.c	/^uart_status_t UART_DRV_ReceiveDataBlocking(uint32_t instance, uint8_t * rxBuff,$/;"	f
UART_DRV_SendData	platform/drivers/src/uart/fsl_uart_driver.c	/^uart_status_t UART_DRV_SendData(uint32_t instance,$/;"	f
UART_DRV_SendDataBlocking	platform/drivers/src/uart/fsl_uart_driver.c	/^uart_status_t UART_DRV_SendDataBlocking(uint32_t instance,$/;"	f
UART_DRV_StartReceiveData	platform/drivers/src/uart/fsl_uart_driver.c	/^static uart_status_t UART_DRV_StartReceiveData(uint32_t instance,$/;"	f	file:
UART_DRV_StartSendData	platform/drivers/src/uart/fsl_uart_driver.c	/^static uart_status_t UART_DRV_StartSendData(uint32_t instance,$/;"	f	file:
UART_HAL_ClearStatusFlag	platform/hal/src/uart/fsl_uart_hal.c	/^uart_status_t UART_HAL_ClearStatusFlag(uint32_t baseAddr, uart_status_flag_t statusFlag)$/;"	f
UART_HAL_ConfigIdleLineDetect	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_ConfigIdleLineDetect(uint32_t baseAddr, uint8_t idleLine,$/;"	f
UART_HAL_DisableReceiver	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_DisableReceiver(uint32_t baseAddr)$/;"	f
UART_HAL_DisableTransmitter	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_DisableTransmitter(uint32_t baseAddr)$/;"	f
UART_HAL_EnableReceiver	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_EnableReceiver(uint32_t baseAddr)$/;"	f
UART_HAL_EnableTransmitter	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_EnableTransmitter(uint32_t baseAddr)$/;"	f
UART_HAL_FlushRxFifo	platform/hal/src/uart/fsl_uart_hal.c	/^uart_status_t UART_HAL_FlushRxFifo(uint32_t baseAddr)$/;"	f
UART_HAL_FlushTxFifo	platform/hal/src/uart/fsl_uart_hal.c	/^uart_status_t UART_HAL_FlushTxFifo(uint32_t baseAddr)$/;"	f
UART_HAL_GetDataRegAddr	platform/hal/inc/fsl_uart_hal.h	/^static inline uint32_t UART_HAL_GetDataRegAddr(uint32_t baseAddr)$/;"	f
UART_HAL_GetIntMode	platform/hal/src/uart/fsl_uart_hal.c	/^bool UART_HAL_GetIntMode(uint32_t baseAddr, uart_interrupt_t interrupt)$/;"	f
UART_HAL_GetReceiverWakeupMethod	platform/hal/inc/fsl_uart_hal.h	/^static inline uart_wakeup_method_t UART_HAL_GetReceiverWakeupMethod(uint32_t baseAddr)$/;"	f
UART_HAL_GetRxDataRegFullIntCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_GetRxDataRegFullIntCmd(uint32_t baseAddr)$/;"	f
UART_HAL_GetRxDatawordCountInFifo	platform/hal/inc/fsl_uart_hal.h	/^static inline uint8_t UART_HAL_GetRxDatawordCountInFifo(uint32_t baseAddr)$/;"	f
UART_HAL_GetRxDmaCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_GetRxDmaCmd(uint32_t baseAddr)$/;"	f
UART_HAL_GetRxFifoSize	platform/hal/inc/fsl_uart_hal.h	/^static inline uint8_t UART_HAL_GetRxFifoSize(uint32_t baseAddr)$/;"	f
UART_HAL_GetRxFifoWatermark	platform/hal/inc/fsl_uart_hal.h	/^static inline uint8_t UART_HAL_GetRxFifoWatermark(uint32_t baseAddr)$/;"	f
UART_HAL_GetStatusFlag	platform/hal/src/uart/fsl_uart_hal.c	/^bool UART_HAL_GetStatusFlag(uint32_t baseAddr, uart_status_flag_t statusFlag)$/;"	f
UART_HAL_GetTxDataRegEmptyIntCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_GetTxDataRegEmptyIntCmd(uint32_t baseAddr)$/;"	f
UART_HAL_GetTxDatawordCountInFifo	platform/hal/inc/fsl_uart_hal.h	/^static inline uint8_t UART_HAL_GetTxDatawordCountInFifo(uint32_t baseAddr)$/;"	f
UART_HAL_GetTxDmaCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_GetTxDmaCmd(uint32_t baseAddr)$/;"	f
UART_HAL_GetTxFifoSize	platform/hal/inc/fsl_uart_hal.h	/^static inline uint8_t UART_HAL_GetTxFifoSize(uint32_t baseAddr)$/;"	f
UART_HAL_GetTxFifoWatermark	platform/hal/inc/fsl_uart_hal.h	/^static inline uint8_t UART_HAL_GetTxFifoWatermark(uint32_t baseAddr)$/;"	f
UART_HAL_GetWaitModeOperation	platform/hal/inc/fsl_uart_hal.h	/^static inline uart_operation_config_t UART_HAL_GetWaitModeOperation(uint32_t baseAddr)$/;"	f
UART_HAL_Getchar	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_Getchar(uint32_t baseAddr, uint8_t *readData)$/;"	f
UART_HAL_Getchar9	platform/hal/src/uart/fsl_uart_hal.c	/^void  UART_HAL_Getchar9(uint32_t baseAddr, uint16_t *readData)$/;"	f
UART_HAL_Init	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_Init(uint32_t baseAddr)$/;"	f
UART_HAL_IsBit10SetAsParityBit	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_IsBit10SetAsParityBit(uint32_t baseAddr)$/;"	f
UART_HAL_IsCurrentDataWithNoise	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_IsCurrentDataWithNoise(uint32_t baseAddr)$/;"	f
UART_HAL_IsCurrentDataWithParityError	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_IsCurrentDataWithParityError(uint32_t baseAddr)$/;"	f
UART_HAL_IsReceiverEnabled	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_IsReceiverEnabled(uint32_t baseAddr)$/;"	f
UART_HAL_IsReceiverInStandby	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_IsReceiverInStandby(uint32_t baseAddr)$/;"	f
UART_HAL_IsRxDataRegFull	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_IsRxDataRegFull(uint32_t baseAddr)$/;"	f
UART_HAL_IsRxFifoEmpty	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_IsRxFifoEmpty(uint32_t baseAddr)$/;"	f
UART_HAL_IsTransmitterEnabled	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_IsTransmitterEnabled(uint32_t baseAddr)$/;"	f
UART_HAL_IsTxComplete	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_IsTxComplete(uint32_t baseAddr)$/;"	f
UART_HAL_IsTxDataRegEmpty	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_IsTxDataRegEmpty(uint32_t baseAddr)$/;"	f
UART_HAL_IsTxFifoEmpty	platform/hal/inc/fsl_uart_hal.h	/^static inline bool UART_HAL_IsTxFifoEmpty(uint32_t baseAddr)$/;"	f
UART_HAL_PutReceiverInNormalMode	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_PutReceiverInNormalMode(uint32_t baseAddr)$/;"	f
UART_HAL_PutReceiverInStandbyMode	platform/hal/src/uart/fsl_uart_hal.c	/^uart_status_t UART_HAL_PutReceiverInStandbyMode(uint32_t baseAddr)$/;"	f
UART_HAL_Putchar	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_Putchar(uint32_t baseAddr, uint8_t data)$/;"	f
UART_HAL_Putchar9	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_Putchar9(uint32_t baseAddr, uint16_t data)$/;"	f
UART_HAL_ReceiveDataPolling	platform/hal/src/uart/fsl_uart_hal.c	/^uart_status_t UART_HAL_ReceiveDataPolling(uint32_t baseAddr,$/;"	f
UART_HAL_SendDataPolling	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_SendDataPolling(uint32_t baseAddr,$/;"	f
UART_HAL_SetBaudRate	platform/hal/src/uart/fsl_uart_hal.c	/^uart_status_t UART_HAL_SetBaudRate(uint32_t baseAddr, uint32_t sourceClockInHz,$/;"	f
UART_HAL_SetBaudRateDivisor	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_SetBaudRateDivisor(uint32_t baseAddr, uint16_t baudRateDivisor)$/;"	f
UART_HAL_SetBaudRateFineAdjust	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetBaudRateFineAdjust(uint32_t baseAddr, uint8_t baudFineAdjust)$/;"	f
UART_HAL_SetBit10AsParityBit	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetBit10AsParityBit(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetBitCountPerChar	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetBitCountPerChar(uint32_t baseAddr,$/;"	f
UART_HAL_SetBreakCharCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetBreakCharCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetBreakCharDetectLength	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetBreakCharDetectLength(uint32_t baseAddr, uart_break_char_length_t length)$/;"	f
UART_HAL_SetBreakCharTransmitLength	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetBreakCharTransmitLength(uint32_t baseAddr, $/;"	f
UART_HAL_SetInfraredOperation	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_SetInfraredOperation(uint32_t baseAddr, bool enable,$/;"	f
UART_HAL_SetIntMode	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_SetIntMode(uint32_t baseAddr, uart_interrupt_t interrupt, bool enable)$/;"	f
UART_HAL_SetLoopCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetLoopCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetMatchAddress	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_SetMatchAddress(uint32_t baseAddr,$/;"	f
UART_HAL_SetParityMode	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_SetParityMode(uint32_t baseAddr, uart_parity_mode_t parityMode)$/;"	f
UART_HAL_SetReceiverRtsCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetReceiverRtsCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetReceiverSource	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetReceiverSource(uint32_t baseAddr, uart_receiver_source_t source)$/;"	f
UART_HAL_SetReceiverWakeupMethod	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetReceiverWakeupMethod(uint32_t baseAddr, uart_wakeup_method_t method)$/;"	f
UART_HAL_SetRxDataRegFullIntCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetRxDataRegFullIntCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetRxDmaCmd	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_SetRxDmaCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetRxFifoCmd	platform/hal/src/uart/fsl_uart_hal.c	/^uart_status_t UART_HAL_SetRxFifoCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetRxFifoWatermark	platform/hal/src/uart/fsl_uart_hal.c	/^uart_status_t UART_HAL_SetRxFifoWatermark(uint32_t baseAddr, uint8_t watermark)$/;"	f
UART_HAL_SetRxInversionCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetRxInversionCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetSendMsbFirstCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetSendMsbFirstCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetStopBitCount	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetStopBitCount(uint32_t baseAddr, uart_stop_bit_count_t stopBitCount)$/;"	f
UART_HAL_SetTransmitterCtsCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetTransmitterCtsCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetTransmitterDir	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetTransmitterDir(uint32_t baseAddr, uart_singlewire_txdir_t direction)$/;"	f
UART_HAL_SetTransmitterRtsCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetTransmitterRtsCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetTransmitterRtsPolarityMode	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetTransmitterRtsPolarityMode(uint32_t baseAddr, bool polarity)$/;"	f
UART_HAL_SetTxDataRegEmptyIntCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetTxDataRegEmptyIntCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetTxDmaCmd	platform/hal/src/uart/fsl_uart_hal.c	/^void UART_HAL_SetTxDmaCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetTxFifoCmd	platform/hal/src/uart/fsl_uart_hal.c	/^uart_status_t UART_HAL_SetTxFifoCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetTxFifoWatermark	platform/hal/src/uart/fsl_uart_hal.c	/^uart_status_t UART_HAL_SetTxFifoWatermark(uint32_t baseAddr, uint8_t watermark)$/;"	f
UART_HAL_SetTxInversionCmd	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetTxInversionCmd(uint32_t baseAddr, bool enable)$/;"	f
UART_HAL_SetWaitModeOperation	platform/hal/inc/fsl_uart_hal.h	/^static inline void UART_HAL_SetWaitModeOperation(uint32_t baseAddr, uart_operation_config_t mode)$/;"	f
UART_Receive	platform/utilities/src/fsl_debug_console.c	/^        uart_status_t (* UART_Receive)(uint32_t baseAddr, uint8_t *buf, uint32_t count);$/;"	m	union:DebugConsoleOperationFunctions::__anon127	file:
UART_SHIFT	platform/hal/inc/fsl_uart_hal.h	48;"	d
UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t UID : 16;             \/*!< [15:0] Unique Identification *\/$/;"	m	struct:_hw_sim_uidmh::_hw_sim_uidmh_bitfields
UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t UID : 32;             \/*!< [31:0] Unique Identification *\/$/;"	m	struct:_hw_sim_uidl::_hw_sim_uidl_bitfields
UID	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t UID : 32;             \/*!< [31:0] Unique Identification *\/$/;"	m	struct:_hw_sim_uidml::_hw_sim_uidml_bitfields
UIDL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t UIDL;                              \/**< Unique Identification Register Low, offset: 0x1060 *\/$/;"	m	struct:__anon97
UIDL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_sim_uidl_t UIDL;                \/*!< [0x1060] Unique Identification Register Low *\/$/;"	m	struct:_hw_sim
UIDMH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t UIDMH;                             \/**< Unique Identification Register Mid-High, offset: 0x1058 *\/$/;"	m	struct:__anon97
UIDMH	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_sim_uidmh_t UIDMH;              \/*!< [0x1058] Unique Identification Register Mid-High *\/$/;"	m	struct:_hw_sim
UIDML	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^  __I  uint32_t UIDML;                             \/**< Unique Identification Register Mid Low, offset: 0x105C *\/$/;"	m	struct:__anon97
UIDML	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    __I hw_sim_uidml_t UIDML;              \/*!< [0x105C] Unique Identification Register Mid Low *\/$/;"	m	struct:_hw_sim
ULY	platform/hal/src/rtc/fsl_rtc_hal.c	/^static const uint8_t ULY[] = {0U, 31U, 28U, 31U, 30U, 31U, 30U, 31U, 31U, 30U,$/;"	v	file:
UM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t UM : 1;               \/*!< [3] Update Mode *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
USEDMA	platform/composite/inc/fsl_soundcard.h	49;"	d
USE_RTOS	platform/osa/inc/fsl_os_abstraction.h	72;"	d
USE_RTOS	platform/osa/inc/fsl_os_abstraction.h	76;"	d
USE_RTOS	platform/osa/inc/fsl_os_abstraction.h	80;"	d
USE_RTOS	platform/osa/inc/fsl_os_abstraction.h	84;"	d
USE_RTOS	platform/osa/inc/fsl_os_abstraction.h	88;"	d
UartEdmaState	platform/drivers/inc/fsl_uart_edma_driver.h	/^typedef struct UartEdmaState {$/;"	s
UartEdmaUserConfig	platform/drivers/inc/fsl_uart_edma_driver.h	/^typedef struct UartEdmaUserConfig {$/;"	s
UartState	platform/drivers/inc/fsl_uart_driver.h	/^typedef struct UartState {$/;"	s
UartUserConfig	platform/drivers/inc/fsl_uart_driver.h	/^typedef struct UartUserConfig {$/;"	s
V	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon63::__anon64
V	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon67::__anon68
V	platform/CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon104::__anon105
V	platform/CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon108::__anon109
VAL	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon73
VAL	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon115
VAL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t VAL : 16;             \/*!< [15:0] Channel Value *\/$/;"	m	struct:_hw_tpm_cnv::_hw_tpm_cnv_bitfields
VIRTUAL_CHN_TO_DMAMUX_CHN	platform/drivers/inc/fsl_edma_driver.h	115;"	d
VIRTUAL_CHN_TO_DMAMUX_MODULE_REGBASE	platform/drivers/inc/fsl_edma_driver.h	112;"	d
VIRTUAL_CHN_TO_EDMA_CHN	platform/drivers/inc/fsl_edma_driver.h	109;"	d
VIRTUAL_CHN_TO_EDMA_MODULE_REGBASE	platform/drivers/inc/fsl_edma_driver.h	106;"	d
VLLSM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t VLLSM : 3;             \/*!< [2:0] VLLS Mode Control *\/$/;"	m	struct:_hw_smc_stopctrl::_hw_smc_stopctrl_bitfields
VOSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t VOSEL : 6;             \/*!< [5:0] DAC Output Voltage Select *\/$/;"	m	struct:_hw_cmp_daccr::_hw_cmp_daccr_bitfields
VREF	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4640;"	d
VREFEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t VREFEN : 1;            \/*!< [7] Internal Voltage Reference enable *\/$/;"	m	struct:_hw_vref_sc::_hw_vref_sc_bitfields
VREFST	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t VREFST : 1;            \/*!< [2] Internal Voltage Reference stable *\/$/;"	m	struct:_hw_vref_sc::_hw_vref_sc_bitfields
VREF_BASE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4638;"	d
VREF_BASES	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4768;"	d
VREF_BASE_ADDRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4643;"	d
VREF_BASE_PTR	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4641;"	d
VREF_BASE_PTRS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4645;"	d
VREF_MemMapPtr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} VREF_Type, *VREF_MemMapPtr;$/;"	t	typeref:struct:__anon102
VREF_SC	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4660;"	d
VREF_SC_ICOMPEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4624;"	d
VREF_SC_ICOMPEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4625;"	d
VREF_SC_MODE_LV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4621;"	d
VREF_SC_MODE_LV_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4619;"	d
VREF_SC_MODE_LV_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4620;"	d
VREF_SC_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4596;"	d
VREF_SC_REGEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4626;"	d
VREF_SC_REGEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4627;"	d
VREF_SC_VREFEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4628;"	d
VREF_SC_VREFEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4629;"	d
VREF_SC_VREFST_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4622;"	d
VREF_SC_VREFST_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4623;"	d
VREF_TRM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4659;"	d
VREF_TRM_CHOPEN_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4616;"	d
VREF_TRM_CHOPEN_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4617;"	d
VREF_TRM_REG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4595;"	d
VREF_TRM_TRIM	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4615;"	d
VREF_TRM_TRIM_MASK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4613;"	d
VREF_TRM_TRIM_SHIFT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	4614;"	d
VREF_Type	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	/^} VREF_Type, *VREF_MemMapPtr;$/;"	t	typeref:struct:__anon102
VREFb	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t VREFb : 1;            \/*!< [20] VREF Clock Gate Control *\/$/;"	m	struct:_hw_sim_scgc4::_hw_sim_scgc4_bitfields
VRSEL	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t VRSEL : 1;             \/*!< [6] Supply Voltage Reference Source Select *\/$/;"	m	struct:_hw_cmp_daccr::_hw_cmp_daccr_bitfields
VTOR	platform/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon72
VTOR	platform/CMSIS/Include/core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon113
WAKE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t WAKE : 1;             \/*!< [3] Receiver Wakeup Method Select *\/$/;"	m	struct:_hw_lpuart_ctrl::_hw_lpuart_ctrl_bitfields
WAKEUP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WAKEUP : 1;            \/*!< [0] Low Leakage Wakeup Reset *\/$/;"	m	struct:_hw_rcm_srs0::_hw_rcm_srs0_bitfields
WATERMARK	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t WATERMARK : 29;       \/*!< [31:3] WATERMARK[28:0] *\/$/;"	m	struct:_hw_mtb_flow::_hw_mtb_flow_bitfields
WDOG	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WDOG : 1;              \/*!< [5] Watchdog *\/$/;"	m	struct:_hw_rcm_srs0::_hw_rcm_srs0_bitfields
WDOG_DRV_ClearResetCount	platform/drivers/src/wdog/fsl_wdog_driver.c	/^void WDOG_DRV_ClearResetCount(void)$/;"	f
WDOG_DRV_Deinit	platform/drivers/src/wdog/fsl_wdog_driver.c	/^void WDOG_DRV_Deinit(void)$/;"	f
WDOG_DRV_GetResetCount	platform/drivers/src/wdog/fsl_wdog_driver.c	/^uint32_t WDOG_DRV_GetResetCount(void)$/;"	f
WDOG_DRV_Init	platform/drivers/src/wdog/fsl_wdog_driver.c	/^void WDOG_DRV_Init(const wdog_user_config_t* userConfigPtr)$/;"	f
WDOG_DRV_IsRunning	platform/drivers/src/wdog/fsl_wdog_driver.c	/^bool WDOG_DRV_IsRunning(void)$/;"	f
WDOG_DRV_Refresh	platform/drivers/src/wdog/fsl_wdog_driver.c	/^void WDOG_DRV_Refresh(void)$/;"	f
WDOG_DRV_ResetSystem	platform/drivers/src/wdog/fsl_wdog_driver.c	/^void WDOG_DRV_ResetSystem(void)$/;"	f
WDOG_DRV_Unlock	platform/drivers/src/wdog/fsl_wdog_driver.c	/^static void WDOG_DRV_Unlock(void)$/;"	f	file:
WDOG_DRV_WaitWctClose	platform/drivers/src/wdog/fsl_wdog_driver.c	/^static void WDOG_DRV_WaitWctClose(void)$/;"	f	file:
WDOG_EWM_IRQHandler	platform/drivers/src/wdog/fsl_wdog_irq.c	/^void WDOG_EWM_IRQHandler(void)$/;"	f
WDOG_HAL_ClearIntFlag	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_ClearIntFlag(uint32_t baseAddr)$/;"	f
WDOG_HAL_ClearResetCount	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_ClearResetCount(uint32_t baseAddr)$/;"	f
WDOG_HAL_Disable	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_Disable(uint32_t baseAddr)$/;"	f
WDOG_HAL_Enable	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_Enable(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetClockPrescalerValueMode	platform/hal/inc/fsl_wdog_hal.h	/^static inline wdog_clock_prescaler_value_t WDOG_HAL_GetClockPrescalerValueMode(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetClockSourceMode	platform/hal/inc/fsl_wdog_hal.h	/^static inline uint8_t WDOG_HAL_GetClockSourceMode(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetIntCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline bool WDOG_HAL_GetIntCmd(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetRegisterUpdateCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline bool WDOG_HAL_GetRegisterUpdateCmd(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetResetCount	platform/hal/inc/fsl_wdog_hal.h	/^static inline uint32_t WDOG_HAL_GetResetCount(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetTimeoutValue	platform/hal/inc/fsl_wdog_hal.h	/^static inline uint32_t WDOG_HAL_GetTimeoutValue(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetTimerOutputValue	platform/hal/inc/fsl_wdog_hal.h	/^static inline uint32_t WDOG_HAL_GetTimerOutputValue(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetWindowModeCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline bool WDOG_HAL_GetWindowModeCmd(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetWindowValue	platform/hal/inc/fsl_wdog_hal.h	/^static inline uint32_t WDOG_HAL_GetWindowValue(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetWorkInDebugModeCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline bool WDOG_HAL_GetWorkInDebugModeCmd(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetWorkInStopModeCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline bool WDOG_HAL_GetWorkInStopModeCmd(uint32_t baseAddr)$/;"	f
WDOG_HAL_GetWorkInWaitModeCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline bool WDOG_HAL_GetWorkInWaitModeCmd(uint32_t baseAddr)$/;"	f
WDOG_HAL_Init	platform/hal/src/wdog/fsl_wdog_hal.c	/^void WDOG_HAL_Init(uint32_t baseAddr)$/;"	f
WDOG_HAL_IsEnabled	platform/hal/inc/fsl_wdog_hal.h	/^static inline bool WDOG_HAL_IsEnabled(uint32_t baseAddr)$/;"	f
WDOG_HAL_IsIntPending	platform/hal/inc/fsl_wdog_hal.h	/^static inline bool WDOG_HAL_IsIntPending(uint32_t baseAddr)$/;"	f
WDOG_HAL_Refresh	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_Refresh(uint32_t baseAddr)$/;"	f
WDOG_HAL_ResetSystem	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_ResetSystem(uint32_t baseAddr)$/;"	f
WDOG_HAL_SetClockPrescalerValueMode	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_SetClockPrescalerValueMode(uint32_t baseAddr,  wdog_clock_prescaler_value_t clockPrescaler)$/;"	f
WDOG_HAL_SetClockSourceMode	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_SetClockSourceMode(uint32_t baseAddr,  uint8_t clockSource)$/;"	f
WDOG_HAL_SetCommonConfig	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_SetCommonConfig(uint32_t baseAddr, wdog_common_config commonConfig)$/;"	f
WDOG_HAL_SetIntCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_SetIntCmd(uint32_t baseAddr,  bool enable)$/;"	f
WDOG_HAL_SetRegisterUpdateCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_SetRegisterUpdateCmd(uint32_t baseAddr,  bool enable)$/;"	f
WDOG_HAL_SetTimeoutValue	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_SetTimeoutValue(uint32_t baseAddr,  uint32_t timeoutCount)$/;"	f
WDOG_HAL_SetWindowModeCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_SetWindowModeCmd(uint32_t baseAddr,  bool enable)$/;"	f
WDOG_HAL_SetWindowValue	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_SetWindowValue(uint32_t baseAddr,  uint32_t windowValue)$/;"	f
WDOG_HAL_SetWorkInDebugModeCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_SetWorkInDebugModeCmd(uint32_t baseAddr,  bool enable)$/;"	f
WDOG_HAL_SetWorkInStopModeCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_SetWorkInStopModeCmd(uint32_t baseAddr,  bool enable)$/;"	f
WDOG_HAL_SetWorkInWaitModeCmd	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_SetWorkInWaitModeCmd(uint32_t baseAddr,  bool enable)$/;"	f
WDOG_HAL_Unlock	platform/hal/inc/fsl_wdog_hal.h	/^static inline void WDOG_HAL_Unlock(uint32_t baseAddr)$/;"	f
WDOG_REFRESH_VALUE_HIGH	platform/hal/inc/fsl_wdog_hal.h	50;"	d
WDOG_REFRESH_VALUE_LOW	platform/hal/inc/fsl_wdog_hal.h	51;"	d
WDOG_UNLOCK_VALUE_HIGH	platform/hal/inc/fsl_wdog_hal.h	47;"	d
WDOG_UNLOCK_VALUE_LOW	platform/hal/inc/fsl_wdog_hal.h	48;"	d
WE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WE : 1;                \/*!< [6] Windowing Enable *\/$/;"	m	struct:_hw_cmp_cr1::_hw_cmp_cr1_bitfields
WORD2BYTE	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	99;"	d
WPE	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t WPE : 1;              \/*!< [1] Wakeup Pin Enable *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
WPON	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t WPON : 1;             \/*!< [7] Wakeup Pin On *\/$/;"	m	struct:_hw_rtc_ier::_hw_rtc_ier_bitfields
WPS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t WPS : 1;              \/*!< [4] Wakeup Pin Select *\/$/;"	m	struct:_hw_rtc_cr::_hw_rtc_cr_bitfields
WRAP	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint32_t WRAP : 1;             \/*!< [2]  *\/$/;"	m	struct:_hw_mtb_position::_hw_mtb_position_bitfields
WRITE16	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	231;"	d
WRITE32	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	237;"	d
WRITE8	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	225;"	d
WUEN	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUEN : 1;              \/*!< [1] Wakeup Enable *\/$/;"	m	struct:_hw_i2c_c1::_hw_i2c_c1_bitfields
WUF0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUF0 : 1;              \/*!< [0] Wakeup Flag For LLWU_P0 *\/$/;"	m	struct:_hw_llwu_f1::_hw_llwu_f1_bitfields
WUF1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUF1 : 1;              \/*!< [1] Wakeup Flag For LLWU_P1 *\/$/;"	m	struct:_hw_llwu_f1::_hw_llwu_f1_bitfields
WUF2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUF2 : 1;              \/*!< [2] Wakeup Flag For LLWU_P2 *\/$/;"	m	struct:_hw_llwu_f1::_hw_llwu_f1_bitfields
WUF3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUF3 : 1;              \/*!< [3] Wakeup Flag For LLWU_P3 *\/$/;"	m	struct:_hw_llwu_f1::_hw_llwu_f1_bitfields
WUF4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUF4 : 1;              \/*!< [4] Wakeup Flag For LLWU_P4 *\/$/;"	m	struct:_hw_llwu_f1::_hw_llwu_f1_bitfields
WUF5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUF5 : 1;              \/*!< [5] Wakeup Flag For LLWU_P5 *\/$/;"	m	struct:_hw_llwu_f1::_hw_llwu_f1_bitfields
WUF6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUF6 : 1;              \/*!< [6] Wakeup Flag For LLWU_P6 *\/$/;"	m	struct:_hw_llwu_f1::_hw_llwu_f1_bitfields
WUF7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUF7 : 1;              \/*!< [7] Wakeup Flag For LLWU_P7 *\/$/;"	m	struct:_hw_llwu_f1::_hw_llwu_f1_bitfields
WUME0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUME0 : 1;             \/*!< [0] Wakeup Module Enable For Module 0 *\/$/;"	m	struct:_hw_llwu_me::_hw_llwu_me_bitfields
WUME1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUME1 : 1;             \/*!< [1] Wakeup Module Enable for Module 1 *\/$/;"	m	struct:_hw_llwu_me::_hw_llwu_me_bitfields
WUME2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUME2 : 1;             \/*!< [2] Wakeup Module Enable For Module 2 *\/$/;"	m	struct:_hw_llwu_me::_hw_llwu_me_bitfields
WUME3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUME3 : 1;             \/*!< [3] Wakeup Module Enable For Module 3 *\/$/;"	m	struct:_hw_llwu_me::_hw_llwu_me_bitfields
WUME4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUME4 : 1;             \/*!< [4] Wakeup Module Enable For Module 4 *\/$/;"	m	struct:_hw_llwu_me::_hw_llwu_me_bitfields
WUME5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUME5 : 1;             \/*!< [5] Wakeup Module Enable For Module 5 *\/$/;"	m	struct:_hw_llwu_me::_hw_llwu_me_bitfields
WUME6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUME6 : 1;             \/*!< [6] Wakeup Module Enable For Module 6 *\/$/;"	m	struct:_hw_llwu_me::_hw_llwu_me_bitfields
WUME7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUME7 : 1;             \/*!< [7] Wakeup Module Enable For Module 7 *\/$/;"	m	struct:_hw_llwu_me::_hw_llwu_me_bitfields
WUPE0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUPE0 : 2;             \/*!< [1:0] Wakeup Pin Enable For LLWU_P0 *\/$/;"	m	struct:_hw_llwu_pe1::_hw_llwu_pe1_bitfields
WUPE1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUPE1 : 2;             \/*!< [3:2] Wakeup Pin Enable For LLWU_P1 *\/$/;"	m	struct:_hw_llwu_pe1::_hw_llwu_pe1_bitfields
WUPE2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUPE2 : 2;             \/*!< [5:4] Wakeup Pin Enable For LLWU_P2 *\/$/;"	m	struct:_hw_llwu_pe1::_hw_llwu_pe1_bitfields
WUPE3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUPE3 : 2;             \/*!< [7:6] Wakeup Pin Enable For LLWU_P3 *\/$/;"	m	struct:_hw_llwu_pe1::_hw_llwu_pe1_bitfields
WUPE4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUPE4 : 2;             \/*!< [1:0] Wakeup Pin Enable For LLWU_P4 *\/$/;"	m	struct:_hw_llwu_pe2::_hw_llwu_pe2_bitfields
WUPE5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUPE5 : 2;             \/*!< [3:2] Wakeup Pin Enable For LLWU_P5 *\/$/;"	m	struct:_hw_llwu_pe2::_hw_llwu_pe2_bitfields
WUPE6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUPE6 : 2;             \/*!< [5:4] Wakeup Pin Enable For LLWU_P6 *\/$/;"	m	struct:_hw_llwu_pe2::_hw_llwu_pe2_bitfields
WUPE7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^        uint8_t WUPE7 : 2;             \/*!< [7:6] Wakeup Pin Enable For LLWU_P7 *\/$/;"	m	struct:_hw_llwu_pe2::_hw_llwu_pe2_bitfields
WaitEEWriteToFinish	platform/drivers/src/flash/C90TFS/drvsrc/source/EEEWrite.c	/^uint32_t SIZE_OPTIMIZATION WaitEEWriteToFinish(PFLASH_SSD_CONFIG pSSDConfig, uint32_t* dest,\\$/;"	f
Watchdog_IRQHandler	platform/drivers/src/ewm/fsl_ewm_irq.c	/^void Watchdog_IRQHandler(void)$/;"	f
WdogUserConfig	platform/drivers/inc/fsl_wdog_driver.h	/^typedef struct WdogUserConfig {$/;"	s
WeightsQ15_128	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t ALIGN4 WeightsQ15_128[256] = {$/;"	v	file:
WeightsQ15_2048	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t ALIGN4 WeightsQ15_2048[4096] = {$/;"	v	file:
WeightsQ15_512	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t ALIGN4 WeightsQ15_512[1024] = {$/;"	v	file:
WeightsQ15_8192	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t ALIGN4 WeightsQ15_8192[16384] = {$/;"	v	file:
WeightsQ31_128	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t WeightsQ31_128[256] = {$/;"	v	file:
WeightsQ31_2048	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t WeightsQ31_2048[4096] = {$/;"	v	file:
WeightsQ31_512	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t WeightsQ31_512[1024] = {$/;"	v	file:
WeightsQ31_8192	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t WeightsQ31_8192[16384] = {$/;"	v	file:
Weights_128	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t Weights_128[256] = {$/;"	v	file:
Weights_2048	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t Weights_2048[4096] = {$/;"	v	file:
Weights_512	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t Weights_512[1024] = {$/;"	v	file:
Weights_8192	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t Weights_8192[16384] = {$/;"	v	file:
YEAR_RANGE_END	platform/hal/src/rtc/fsl_rtc_hal.c	55;"	d	file:
YEAR_RANGE_START	platform/hal/src/rtc/fsl_rtc_hal.c	54;"	d	file:
Z	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon63::__anon64
Z	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon67::__anon68
Z	platform/CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon104::__anon105
Z	platform/CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon108::__anon109
_ARM_COMMON_TABLES_H	platform/CMSIS/Include/arm_common_tables.h	42;"	d
_ARM_CONST_STRUCTS_H	platform/CMSIS/Include/arm_const_structs.h	44;"	d
_ARM_MATH_H	platform/CMSIS/Include/arm_math.h	282;"	d
_BIT_SHIFT	platform/CMSIS/Include/core_cm0plus.h	644;"	d
_EWM_status	platform/hal/inc/fsl_ewm_hal.h	/^typedef enum _EWM_status {$/;"	g
_FSL_BITACCESS_H	platform/CMSIS/Include/device/MKL03Z4/fsl_bitaccess.h	60;"	d
_FTFx_KX_flash_config_H_	platform/drivers/src/flash/C90TFS/drvsrc/include/FTFx_KX_flash_config.h	48;"	d
_IP_IDX	platform/CMSIS/Include/core_cm0plus.h	646;"	d
_MPU_status	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _MPU_status {$/;"	g
_NVIC_ICER	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^_NVIC_ICER      EQU   0xE000E180$/;"	d
_NVIC_ICPR	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^_NVIC_ICPR      EQU   0xE000E280$/;"	d
_READ	platform/utilities/src/fsl_debug_console.c	/^int _READ(int fd, void *buf, size_t nbytes)$/;"	f
_SHP_IDX	platform/CMSIS/Include/core_cm0plus.h	645;"	d
_SIMD32_OFFSET	platform/CMSIS/Include/arm_math.h	421;"	d
_SSD_FTFx_COMMON_H_	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Common.h	46;"	d
_SSD_FTFx_H_	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx_Internal.h	47;"	d
_SSD_FTFx_INTERNAL_H_	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_FTFx.h	47;"	d
_SSD_TYPES_H_	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	48;"	d
_STARTUP_H_	platform/startup/startup.h	32;"	d
_WRITE	platform/utilities/src/fsl_debug_console.c	/^int _WRITE(int fd, const void *buf, size_t nbytes)$/;"	f
__ASM	platform/CMSIS/Include/core_cm0plus.h	105;"	d
__ASM	platform/CMSIS/Include/core_cm0plus.h	80;"	d
__ASM	platform/CMSIS/Include/core_cm0plus.h	85;"	d
__ASM	platform/CMSIS/Include/core_cm0plus.h	90;"	d
__ASM	platform/CMSIS/Include/core_cm0plus.h	95;"	d
__ASM	platform/CMSIS/Include/core_cm0plus.h	99;"	d
__ASM	platform/CMSIS/Include/core_cm4.h	105;"	d
__ASM	platform/CMSIS/Include/core_cm4.h	80;"	d
__ASM	platform/CMSIS/Include/core_cm4.h	85;"	d
__ASM	platform/CMSIS/Include/core_cm4.h	90;"	d
__ASM	platform/CMSIS/Include/core_cm4.h	95;"	d
__ASM	platform/CMSIS/Include/core_cm4.h	99;"	d
__BKPT	platform/CMSIS/Include/core_cmInstr.h	171;"	d
__BKPT	platform/CMSIS/Include/core_cmInstr.h	538;"	d
__CLREX	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLREX	platform/CMSIS/Include/core_cmInstr.h	257;"	d
__CLZ	platform/CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t __CLZ($/;"	f
__CLZ	platform/CMSIS/Include/arm_math.h	510;"	d
__CLZ	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)$/;"	f
__CLZ	platform/CMSIS/Include/core_cmInstr.h	289;"	d
__CM0PLUS_CMSIS_VERSION	platform/CMSIS/Include/core_cm0plus.h	73;"	d
__CM0PLUS_CMSIS_VERSION_MAIN	platform/CMSIS/Include/core_cm0plus.h	71;"	d
__CM0PLUS_CMSIS_VERSION_SUB	platform/CMSIS/Include/core_cm0plus.h	72;"	d
__CM0PLUS_REV	platform/CMSIS/Include/core_cm0plus.h	169;"	d
__CM0PLUS_REV	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	180;"	d
__CM4_CMSIS_VERSION	platform/CMSIS/Include/core_cm4.h	73;"	d
__CM4_CMSIS_VERSION_MAIN	platform/CMSIS/Include/core_cm4.h	71;"	d
__CM4_CMSIS_VERSION_SUB	platform/CMSIS/Include/core_cm4.h	72;"	d
__CM4_REV	platform/CMSIS/Include/core_cm4.h	210;"	d
__CMSIS_GCC_OUT_REG	platform/CMSIS/Include/core_cmInstr.h	377;"	d
__CMSIS_GCC_OUT_REG	platform/CMSIS/Include/core_cmInstr.h	380;"	d
__CMSIS_GCC_USE_REG	platform/CMSIS/Include/core_cmInstr.h	378;"	d
__CMSIS_GCC_USE_REG	platform/CMSIS/Include/core_cmInstr.h	381;"	d
__CMSIS_GENERIC	platform/CMSIS/Include/arm_math.h	284;"	d
__CMSIS_GENERIC	platform/CMSIS/Include/arm_math.h	302;"	d
__CORE_CM0PLUS_H_DEPENDANT	platform/CMSIS/Include/core_cm0plus.h	160;"	d
__CORE_CM0PLUS_H_GENERIC	platform/CMSIS/Include/core_cm0plus.h	43;"	d
__CORE_CM4_H_DEPENDANT	platform/CMSIS/Include/core_cm4.h	201;"	d
__CORE_CM4_H_GENERIC	platform/CMSIS/Include/core_cm4.h	43;"	d
__CORE_CMFUNC_H	platform/CMSIS/Include/core_cmFunc.h	39;"	d
__CORE_CMINSTR_H	platform/CMSIS/Include/core_cmInstr.h	39;"	d
__CORE_CMSIMD_H	platform/CMSIS/Include/core_cmSimd.h	43;"	d
__CORTEX_M	platform/CMSIS/Include/core_cm0plus.h	76;"	d
__CORTEX_M	platform/CMSIS/Include/core_cm4.h	76;"	d
__DMB	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)$/;"	f
__DMB	platform/CMSIS/Include/core_cmInstr.h	108;"	d
__DSB	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)$/;"	f
__DSB	platform/CMSIS/Include/core_cmInstr.h	100;"	d
__EDMA_HAL_H__	platform/hal/inc/fsl_edma_hal.h	31;"	d
__FILE	platform/utilities/src/fsl_debug_console.c	/^struct __FILE$/;"	s	file:
__FPU_PRESENT	platform/CMSIS/Include/core_cm4.h	215;"	d
__FPU_USED	platform/CMSIS/Include/core_cm0plus.h	114;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	117;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	120;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	123;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	129;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	132;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	135;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	141;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	144;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	147;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	153;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	156;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	159;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	165;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	168;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	171;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	177;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	180;"	d
__FPU_USED	platform/CMSIS/Include/core_cm4.h	183;"	d
__FSL_ADC16_DRIVER_H__	platform/drivers/inc/fsl_adc16_driver.h	32;"	d
__FSL_ADC16_HAL_H__	platform/hal/inc/fsl_adc16_hal.h	32;"	d
__FSL_CADC_DRIVER_H__	platform/drivers/inc/fsl_cadc_driver.h	32;"	d
__FSL_CADC_HAL_H__	platform/hal/inc/fsl_cadc_hal.h	32;"	d
__FSL_CLOCK_KL03Z4_H__	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.h	32;"	d
__FSL_CLOCK_MANAGER_H__	platform/system/inc/fsl_clock_manager.h	32;"	d
__FSL_CMP_DRIVER_H__	platform/drivers/inc/fsl_cmp_driver.h	32;"	d
__FSL_CMP_HAL_H__	platform/hal/inc/fsl_cmp_hal.h	32;"	d
__FSL_COP_DRIVER_H__	platform/drivers/inc/fsl_cop_driver.h	31;"	d
__FSL_COP_HAL_H__	platform/hal/inc/fsl_cop_hal.h	31;"	d
__FSL_CRC_DRIVER_H__	platform/drivers/inc/fsl_crc_driver.h	32;"	d
__FSL_CRC_HAL_H__	platform/hal/inc/fsl_crc_hal.h	32;"	d
__FSL_DAC_DRIVER_H__	platform/drivers/inc/fsl_dac_driver.h	32;"	d
__FSL_DAC_HAL_H__	platform/hal/inc/fsl_dac_hal.h	32;"	d
__FSL_DEBUG_CONSOLE_H__	platform/utilities/inc/fsl_debug_console.h	32;"	d
__FSL_DEVICE_REGISTERS_H__	platform/CMSIS/Include/device/fsl_device_registers.h	48;"	d
__FSL_DMAMUX_HAL_H__	platform/hal/inc/fsl_dmamux_hal.h	31;"	d
__FSL_DMA_DRIVER_H__	platform/drivers/inc/fsl_dma_driver.h	31;"	d
__FSL_DMA_HAL_H__	platform/hal/inc/fsl_dma_hal.h	31;"	d
__FSL_DMA_REQUEST_H__	platform/drivers/inc/fsl_dma_request.h	32;"	d
__FSL_DSPI_EDMA_MASTER_DRIVER_H__	platform/drivers/inc/fsl_dspi_edma_master_driver.h	31;"	d
__FSL_DSPI_EDMA_SHARED_FUNCTION_H__	platform/drivers/src/dspi/fsl_dspi_edma_shared_function.h	31;"	d
__FSL_DSPI_EDMA_SLAVE_DRIVER_H__	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	31;"	d
__FSL_DSPI_HAL_H__	platform/hal/inc/fsl_dspi_hal.h	31;"	d
__FSL_DSPI_MASTER_DRIVER_H__	platform/drivers/inc/fsl_dspi_master_driver.h	31;"	d
__FSL_DSPI_SHARED_FUNCTION_H__	platform/drivers/src/dspi/fsl_dspi_shared_function.h	31;"	d
__FSL_DSPI_SLAVE_DRIVER_H__	platform/drivers/inc/fsl_dspi_slave_driver.h	31;"	d
__FSL_EDMA_DRIVER_H__	platform/drivers/inc/fsl_edma_driver.h	31;"	d
__FSL_EDMA_REQUEST_H__	platform/drivers/inc/fsl_edma_request.h	32;"	d
__FSL_ENET_DRIVER_H__	platform/drivers/inc/fsl_enet_driver.h	31;"	d
__FSL_ENET_HAL_H__	platform/hal/inc/fsl_enet_hal.h	32;"	d
__FSL_ENET_RTCS_ADAPTOR_H__	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	32;"	d
__FSL_EWM_DRIVER_H__	platform/drivers/inc/fsl_ewm_driver.h	31;"	d
__FSL_EWM_HAL_H__	platform/hal/inc/fsl_ewm_hal.h	31;"	d
__FSL_FLEXCAN_DRIVER_H__	platform/drivers/inc/fsl_flexcan_driver.h	31;"	d
__FSL_FLEXCAN_HAL_H__	platform/hal/inc/fsl_flexcan_hal.h	31;"	d
__FSL_FTM_DRIVER_H__	platform/drivers/inc/fsl_ftm_driver.h	31;"	d
__FSL_FTM_HAL_H__	platform/hal/inc/fsl_ftm_hal.h	31;"	d
__FSL_GPIO_DRIVER_H__	platform/drivers/inc/fsl_gpio_driver.h	31;"	d
__FSL_GPIO_HAL_H__	platform/hal/inc/fsl_gpio_hal.h	31;"	d
__FSL_HWTIMER_H__	platform/system/inc/fsl_hwtimer.h	32;"	d
__FSL_HWTIMER_PIT_H__	platform/system/inc/fsl_hwtimer_pit.h	31;"	d
__FSL_HWTIMER_SYSTICK_H__	platform/system/inc/fsl_hwtimer_systick.h	32;"	d
__FSL_I2C_HAL_H__	platform/hal/inc/fsl_i2c_hal.h	31;"	d
__FSL_I2C_MASTER_DRIVER_H__	platform/drivers/inc/fsl_i2c_master_driver.h	31;"	d
__FSL_I2C_SHARED_FUNCTION_H__	platform/drivers/src/i2c/fsl_i2c_shared_function.h	31;"	d
__FSL_I2C_SLAVE_H__	platform/drivers/inc/fsl_i2c_slave_driver.h	31;"	d
__FSL_INTERRUPT_MANAGER_H__	platform/system/inc/fsl_interrupt_manager.h	31;"	d
__FSL_LLWU_HAL_H__	platform/hal/inc/fsl_llwu_hal.h	31;"	d
__FSL_LPSCI_DRIVER_H__	platform/drivers/inc/fsl_lpsci_driver.h	32;"	d
__FSL_LPSCI_HAL_H__	platform/hal/inc/fsl_lpsci_hal.h	31;"	d
__FSL_LPTMR_DRIVER_H__	platform/drivers/inc/fsl_lptmr_driver.h	31;"	d
__FSL_LPTMR_HAL_H__	platform/hal/inc/fsl_lptmr_hal.h	31;"	d
__FSL_LPUART_DRIVER_H__	platform/drivers/inc/fsl_lpuart_driver.h	32;"	d
__FSL_LPUART_EDMA_DRIVER_H__	platform/drivers/inc/fsl_lpuart_edma_driver.h	32;"	d
__FSL_LPUART_HAL_H__	platform/hal/inc/fsl_lpuart_hal.h	31;"	d
__FSL_MCGLITE_HAL_H__	platform/hal/inc/fsl_mcglite_hal.h	32;"	d
__FSL_MCGLITE_HAL_MODES_H__	platform/hal/inc/fsl_mcglite_hal_modes.h	32;"	d
__FSL_MCG_HAL_H__	platform/hal/inc/fsl_mcg_hal.h	32;"	d
__FSL_MCG_HAL_MODES_H__	platform/hal/inc/fsl_mcg_hal_modes.h	31;"	d
__FSL_MISC_UTILITIES_H__	platform/utilities/inc/fsl_misc_utilities.h	31;"	d
__FSL_MKL03Z4_FEATURES_H__	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_features.h	62;"	d
__FSL_MMDVSQ_HAL_H__	platform/hal/inc/fsl_mmdvsq_hal.h	32;"	d
__FSL_MPU_DRIVER_H__	platform/drivers/inc/fsl_mpu_driver.h	31;"	d
__FSL_MPU_HAL_H__	platform/hal/inc/fsl_mpu_hal.h	31;"	d
__FSL_OSC_HAL_H__	platform/hal/inc/fsl_osc_hal.h	31;"	d
__FSL_OS_ABSTRACTION_BM_H__	platform/osa/inc/fsl_os_abstraction_bm.h	31;"	d
__FSL_OS_ABSTRACTION_FREERTOS_H__	platform/osa/inc/fsl_os_abstraction_free_rtos.h	31;"	d
__FSL_OS_ABSTRACTION_H__	platform/osa/inc/fsl_os_abstraction.h	31;"	d
__FSL_OS_ABSTRACTION_MQX_H__	platform/osa/inc/fsl_os_abstraction_mqx.h	31;"	d
__FSL_OS_ABSTRACTION_UCOSIII_H__	platform/osa/inc/fsl_os_abstraction_ucosiii.h	31;"	d
__FSL_OS_ABSTRACTION_UCOSII_H__	platform/osa/inc/fsl_os_abstraction_ucosii.h	31;"	d
__FSL_PDB_DRIVER_H__	platform/drivers/inc/fsl_pdb_driver.h	32;"	d
__FSL_PDB_HAL_H__	platform/hal/inc/fsl_pdb_hal.h	32;"	d
__FSL_PIT_DRIVER_H__	platform/drivers/inc/fsl_pit_driver.h	31;"	d
__FSL_PIT_HAL_H__	platform/hal/inc/fsl_pit_hal.h	31;"	d
__FSL_PMC_HAL_H__	platform/hal/inc/fsl_pmc_hal.h	31;"	d
__FSL_PORT_HAL_H__	platform/hal/inc/fsl_port_hal.h	31;"	d
__FSL_POWER_MANAGER_COMMON_H__	platform/system/src/power/fsl_power_manager_common.h	32;"	d
__FSL_POWER_MANAGER_H__	platform/system/inc/fsl_power_manager.h	32;"	d
__FSL_RCM_HAL_H__	platform/hal/inc/fsl_rcm_hal.h	31;"	d
__FSL_RNGA_DRIVER_H__	platform/drivers/inc/fsl_rnga_driver.h	31;"	d
__FSL_RNGA_HAL_H__	platform/hal/inc/fsl_rnga_hal.h	31;"	d
__FSL_RTC_DRIVER_H__	platform/drivers/inc/fsl_rtc_driver.h	31;"	d
__FSL_RTC_HAL_H__	platform/hal/inc/fsl_rtc_hal.h	31;"	d
__FSL_SAI_DRIVER_H__	platform/drivers/inc/fsl_sai_driver.h	33;"	d
__FSL_SAI_HAL_H__	platform/hal/inc/fsl_sai_hal.h	32;"	d
__FSL_SDCARD_SPI_H__	platform/composite/inc/fsl_sdcard_spi.h	32;"	d
__FSL_SDHC_CARD_H__	platform/composite/inc/fsl_sdhc_card.h	32;"	d
__FSL_SDHC_HAL_H__	platform/hal/inc/fsl_sdhc_hal.h	31;"	d
__FSL_SDHC_H__	platform/drivers/inc/fsl_sdhc_driver.h	32;"	d
__FSL_SIM_HAL_H__	platform/hal/inc/fsl_sim_hal.h	32;"	d
__FSL_SIM_HAL_KL03Z4_H__	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	32;"	d
__FSL_SMC_HAL_H__	platform/hal/inc/fsl_smc_hal.h	32;"	d
__FSL_SOUNDCARD_H__	platform/composite/inc/fsl_soundcard.h	32;"	d
__FSL_SPI_DMA_MASTER_DRIVER_H__	platform/drivers/inc/fsl_spi_dma_master_driver.h	31;"	d
__FSL_SPI_DMA_SHARED_FUNCTION_H__	platform/drivers/src/spi/fsl_spi_dma_shared_function.h	31;"	d
__FSL_SPI_DMA_SLAVE_DRIVER_H__	platform/drivers/inc/fsl_spi_dma_slave_driver.h	31;"	d
__FSL_SPI_HAL_H__	platform/hal/inc/fsl_spi_hal.h	31;"	d
__FSL_SPI_MASTER_DRIVER_H__	platform/drivers/inc/fsl_spi_master_driver.h	31;"	d
__FSL_SPI_SHARED_FUNCTION_H__	platform/drivers/src/spi/fsl_spi_shared_function.h	31;"	d
__FSL_SPI_SLAVE_DRIVER_H__	platform/drivers/inc/fsl_spi_slave_driver.h	31;"	d
__FSL_TPM_DRIVER_H__	platform/drivers/inc/fsl_tpm_driver.h	31;"	d
__FSL_TPM_HAL_H__	platform/hal/inc/fsl_tpm_hal.h	31;"	d
__FSL_TSI_DRIVER_H__	platform/drivers/inc/fsl_tsi_driver.h	31;"	d
__FSL_TSI_HAL_H__	platform/hal/inc/fsl_tsi_hal.h	31;"	d
__FSL_TSI_V2_HAL_SPECIFIC_H__	platform/hal/inc/fsl_tsi_v2_hal_specific.h	31;"	d
__FSL_TSI_V4_HAL_SPECIFIC_H__	platform/hal/inc/fsl_tsi_v4_hal_specific.h	31;"	d
__FSL_UART_DRIVER_H__	platform/drivers/inc/fsl_uart_driver.h	32;"	d
__FSL_UART_EDMA_DRIVER_H__	platform/drivers/inc/fsl_uart_edma_driver.h	32;"	d
__FSL_UART_HAL_H__	platform/hal/inc/fsl_uart_hal.h	31;"	d
__FSL_WDOG_DRIVER_H__	platform/drivers/inc/fsl_wdog_driver.h	31;"	d
__FSL_WDOG_HAL_H__	platform/hal/inc/fsl_wdog_hal.h	31;"	d
__FlashConfig	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^__FlashConfig$/;"	l
__HW_MKL03Z4_REGISTERS_H__	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	72;"	d
__I	platform/CMSIS/Include/core_cm0plus.h	203;"	d
__I	platform/CMSIS/Include/core_cm0plus.h	205;"	d
__I	platform/CMSIS/Include/core_cm4.h	244;"	d
__I	platform/CMSIS/Include/core_cm4.h	246;"	d
__INLINE	platform/CMSIS/Include/core_cm0plus.h	100;"	d
__INLINE	platform/CMSIS/Include/core_cm0plus.h	106;"	d
__INLINE	platform/CMSIS/Include/core_cm0plus.h	81;"	d
__INLINE	platform/CMSIS/Include/core_cm0plus.h	86;"	d
__INLINE	platform/CMSIS/Include/core_cm0plus.h	91;"	d
__INLINE	platform/CMSIS/Include/core_cm4.h	100;"	d
__INLINE	platform/CMSIS/Include/core_cm4.h	106;"	d
__INLINE	platform/CMSIS/Include/core_cm4.h	81;"	d
__INLINE	platform/CMSIS/Include/core_cm4.h	86;"	d
__INLINE	platform/CMSIS/Include/core_cm4.h	91;"	d
__IO	platform/CMSIS/Include/core_cm0plus.h	208;"	d
__IO	platform/CMSIS/Include/core_cm4.h	249;"	d
__ISB	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)$/;"	f
__ISB	platform/CMSIS/Include/core_cmInstr.h	92;"	d
__LDRBT	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *addr)$/;"	f
__LDRBT	platform/CMSIS/Include/core_cmInstr.h	315;"	d
__LDREXB	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXB	platform/CMSIS/Include/core_cmInstr.h	193;"	d
__LDREXH	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXH	platform/CMSIS/Include/core_cmInstr.h	203;"	d
__LDREXW	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDREXW	platform/CMSIS/Include/core_cmInstr.h	213;"	d
__LDRHT	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *addr)$/;"	f
__LDRHT	platform/CMSIS/Include/core_cmInstr.h	325;"	d
__LDRT	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *addr)$/;"	f
__LDRT	platform/CMSIS/Include/core_cmInstr.h	335;"	d
__MPU_PRESENT	platform/CMSIS/Include/core_cm0plus.h	174;"	d
__MPU_PRESENT	platform/CMSIS/Include/core_cm4.h	220;"	d
__MPU_PRESENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	181;"	d
__NOP	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)$/;"	f
__NOP	platform/CMSIS/Include/core_cmInstr.h	60;"	d
__NVIC_PRIO_BITS	platform/CMSIS/Include/core_cm0plus.h	184;"	d
__NVIC_PRIO_BITS	platform/CMSIS/Include/core_cm4.h	225;"	d
__NVIC_PRIO_BITS	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	183;"	d
__O	platform/CMSIS/Include/core_cm0plus.h	207;"	d
__O	platform/CMSIS/Include/core_cm4.h	248;"	d
__PACKq7	platform/CMSIS/Include/arm_math.h	442;"	d
__PACKq7	platform/CMSIS/Include/arm_math.h	448;"	d
__PKHBT	platform/CMSIS/Include/arm_math.h	429;"	d
__PKHBT	platform/CMSIS/Include/core_cmSimd.h	123;"	d
__PKHBT	platform/CMSIS/Include/core_cmSimd.h	643;"	d
__PKHTB	platform/CMSIS/Include/arm_math.h	431;"	d
__PKHTB	platform/CMSIS/Include/core_cmSimd.h	126;"	d
__PKHTB	platform/CMSIS/Include/core_cmSimd.h	650;"	d
__QADD	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD($/;"	f
__QADD	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)$/;"	f
__QADD	platform/CMSIS/Include/core_cmSimd.h	120;"	d
__QADD16	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD16($/;"	f
__QADD16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD16	platform/CMSIS/Include/core_cmSimd.h	76;"	d
__QADD8	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD8($/;"	f
__QADD8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	platform/CMSIS/Include/core_cmSimd.h	64;"	d
__QASX	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QASX($/;"	f
__QASX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QASX	platform/CMSIS/Include/core_cmSimd.h	88;"	d
__QSAX	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSAX($/;"	f
__QSAX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	platform/CMSIS/Include/core_cmSimd.h	94;"	d
__QSUB	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB($/;"	f
__QSUB	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	platform/CMSIS/Include/core_cmSimd.h	121;"	d
__QSUB16	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB16($/;"	f
__QSUB16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB16	platform/CMSIS/Include/core_cmSimd.h	82;"	d
__QSUB8	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB8($/;"	f
__QSUB8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	platform/CMSIS/Include/core_cmSimd.h	70;"	d
__RAM_VECTOR_TABLE_SIZE	platform/startup/startup.c	70;"	d	file:
__RBIT	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	platform/CMSIS/Include/core_cmInstr.h	183;"	d
__REV	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV	platform/CMSIS/Include/core_cmInstr.h	118;"	d
__REV16	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REV16	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__ROR	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__ROR	platform/CMSIS/Include/core_cmInstr.h	160;"	d
__RRX	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RRX(uint32_t value)$/;"	f
__RRX	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)$/;"	f
__SADD16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD16	platform/CMSIS/Include/core_cmSimd.h	75;"	d
__SADD8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	platform/CMSIS/Include/core_cmSimd.h	63;"	d
__SASX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SASX	platform/CMSIS/Include/core_cmSimd.h	87;"	d
__SDHC_H__	platform/drivers/inc/fsl_sdhc.h	32;"	d
__SDMMC_H__	platform/drivers/inc/fsl_sdmmc_card.h	32;"	d
__SEL	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEL	platform/CMSIS/Include/core_cmSimd.h	119;"	d
__SEV	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)$/;"	f
__SEV	platform/CMSIS/Include/core_cmInstr.h	83;"	d
__SHADD16	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHADD16($/;"	f
__SHADD16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD16	platform/CMSIS/Include/core_cmSimd.h	77;"	d
__SHADD8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	platform/CMSIS/Include/core_cmSimd.h	65;"	d
__SHASX	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHASX($/;"	f
__SHASX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	platform/CMSIS/Include/core_cmSimd.h	89;"	d
__SHSAX	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHSAX($/;"	f
__SHSAX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	platform/CMSIS/Include/core_cmSimd.h	95;"	d
__SHSUB16	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHSUB16($/;"	f
__SHSUB16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	platform/CMSIS/Include/core_cmSimd.h	83;"	d
__SHSUB8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	platform/CMSIS/Include/core_cmSimd.h	71;"	d
__SIMD32	platform/CMSIS/Include/arm_math.h	418;"	d
__SIMD32_CONST	platform/CMSIS/Include/arm_math.h	419;"	d
__SIMD32_TYPE	platform/CMSIS/Include/arm_math.h	403;"	d
__SIMD32_TYPE	platform/CMSIS/Include/arm_math.h	407;"	d
__SIMD32_TYPE	platform/CMSIS/Include/arm_math.h	409;"	d
__SIMD32_TYPE	platform/CMSIS/Include/arm_math.h	413;"	d
__SIMD64	platform/CMSIS/Include/arm_math.h	423;"	d
__SMLAD	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLAD($/;"	f
__SMLAD	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLAD	platform/CMSIS/Include/core_cmSimd.h	109;"	d
__SMLADX	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLADX($/;"	f
__SMLADX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	platform/CMSIS/Include/core_cmSimd.h	110;"	d
__SMLALD	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q63_t __SMLALD($/;"	f
__SMLALD	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALD	platform/CMSIS/Include/core_cmSimd.h	111;"	d
__SMLALDX	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q63_t __SMLALDX($/;"	f
__SMLALDX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALDX	platform/CMSIS/Include/core_cmSimd.h	112;"	d
__SMLSD	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSD	platform/CMSIS/Include/core_cmSimd.h	115;"	d
__SMLSDX	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLSDX($/;"	f
__SMLSDX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	platform/CMSIS/Include/core_cmSimd.h	116;"	d
__SMLSLD	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLD	platform/CMSIS/Include/core_cmSimd.h	117;"	d
__SMLSLDX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLDX	platform/CMSIS/Include/core_cmSimd.h	118;"	d
__SMMLA	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMMLA	platform/CMSIS/Include/core_cmSimd.h	129;"	d
__SMUAD	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUAD($/;"	f
__SMUAD	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUAD	platform/CMSIS/Include/core_cmSimd.h	107;"	d
__SMUADX	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUADX($/;"	f
__SMUADX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	platform/CMSIS/Include/core_cmSimd.h	108;"	d
__SMUSD	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUSD($/;"	f
__SMUSD	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	platform/CMSIS/Include/core_cmSimd.h	113;"	d
__SMUSDX	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUSDX($/;"	f
__SMUSDX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	platform/CMSIS/Include/core_cmSimd.h	114;"	d
__SSAT	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SSAT($/;"	f
__SSAT	platform/CMSIS/Include/core_cmInstr.h	268;"	d
__SSAT	platform/CMSIS/Include/core_cmInstr.h	694;"	d
__SSAT16	platform/CMSIS/Include/core_cmSimd.h	101;"	d
__SSAT16	platform/CMSIS/Include/core_cmSimd.h	441;"	d
__SSAX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSAX	platform/CMSIS/Include/core_cmSimd.h	93;"	d
__SSUB16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	platform/CMSIS/Include/core_cmSimd.h	81;"	d
__SSUB8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	platform/CMSIS/Include/core_cmSimd.h	69;"	d
__START	platform/startup/MKL03Z4/gcc/startup_MKL03Z4.S	/^#define __START _start$/;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm0plus.h	101;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm0plus.h	107;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm0plus.h	82;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm0plus.h	87;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm0plus.h	92;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm0plus.h	96;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm4.h	101;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm4.h	107;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm4.h	82;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm4.h	87;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm4.h	92;"	d
__STATIC_INLINE	platform/CMSIS/Include/core_cm4.h	96;"	d
__STRBT	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *addr)$/;"	f
__STRBT	platform/CMSIS/Include/core_cmInstr.h	345;"	d
__STREXB	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	platform/CMSIS/Include/core_cmInstr.h	225;"	d
__STREXH	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXH	platform/CMSIS/Include/core_cmInstr.h	237;"	d
__STREXW	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STREXW	platform/CMSIS/Include/core_cmInstr.h	249;"	d
__STRHT	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *addr)$/;"	f
__STRHT	platform/CMSIS/Include/core_cmInstr.h	355;"	d
__STRT	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *addr)$/;"	f
__STRT	platform/CMSIS/Include/core_cmInstr.h	365;"	d
__SXTAB16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTAB16	platform/CMSIS/Include/core_cmSimd.h	106;"	d
__SXTB16	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SXTB16($/;"	f
__SXTB16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SXTB16	platform/CMSIS/Include/core_cmSimd.h	105;"	d
__UADD16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD16	platform/CMSIS/Include/core_cmSimd.h	78;"	d
__UADD8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	platform/CMSIS/Include/core_cmSimd.h	66;"	d
__UASX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UASX	platform/CMSIS/Include/core_cmSimd.h	90;"	d
__UHADD16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	platform/CMSIS/Include/core_cmSimd.h	80;"	d
__UHADD8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	platform/CMSIS/Include/core_cmSimd.h	68;"	d
__UHASX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	platform/CMSIS/Include/core_cmSimd.h	92;"	d
__UHSAX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	platform/CMSIS/Include/core_cmSimd.h	98;"	d
__UHSUB16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	platform/CMSIS/Include/core_cmSimd.h	86;"	d
__UHSUB8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	platform/CMSIS/Include/core_cmSimd.h	74;"	d
__UQADD16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	platform/CMSIS/Include/core_cmSimd.h	79;"	d
__UQADD8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	platform/CMSIS/Include/core_cmSimd.h	67;"	d
__UQASX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	platform/CMSIS/Include/core_cmSimd.h	91;"	d
__UQSAX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	platform/CMSIS/Include/core_cmSimd.h	97;"	d
__UQSUB16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	platform/CMSIS/Include/core_cmSimd.h	85;"	d
__UQSUB8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	platform/CMSIS/Include/core_cmSimd.h	73;"	d
__USAD8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	platform/CMSIS/Include/core_cmSimd.h	99;"	d
__USADA8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USADA8	platform/CMSIS/Include/core_cmSimd.h	100;"	d
__USAT	platform/CMSIS/Include/core_cmInstr.h	279;"	d
__USAT	platform/CMSIS/Include/core_cmInstr.h	710;"	d
__USAT16	platform/CMSIS/Include/core_cmSimd.h	102;"	d
__USAT16	platform/CMSIS/Include/core_cmSimd.h	448;"	d
__USAX	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USAX	platform/CMSIS/Include/core_cmSimd.h	96;"	d
__USUB16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	platform/CMSIS/Include/core_cmSimd.h	84;"	d
__USUB8	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	platform/CMSIS/Include/core_cmSimd.h	72;"	d
__UXTAB16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	platform/CMSIS/Include/core_cmSimd.h	104;"	d
__UXTB16	platform/CMSIS/Include/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__UXTB16	platform/CMSIS/Include/core_cmSimd.h	103;"	d
__VECTOR_RAM	platform/startup/startup.c	69;"	d	file:
__VECTOR_RAM	platform/system/src/interrupt/fsl_interrupt_manager.c	64;"	d	file:
__VECTOR_TABLE	platform/startup/startup.c	68;"	d	file:
__VTOR_PRESENT	platform/CMSIS/Include/core_cm0plus.h	179;"	d
__VTOR_PRESENT	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	182;"	d
__Vectors	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^__Vectors       DCD     |Image$$ARM_LIB_STACK$$ZI$$Limit| ; Top of Stack$/;"	l
__Vectors_End	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^__Vectors_End$/;"	l
__Vectors_Size	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^__Vectors_Size 	EQU     __Vectors_End - __Vectors$/;"	d
__Vendor_SysTickConfig	platform/CMSIS/Include/core_cm0plus.h	189;"	d
__Vendor_SysTickConfig	platform/CMSIS/Include/core_cm4.h	230;"	d
__Vendor_SysTickConfig	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4.h	184;"	d
__WFE	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)$/;"	f
__WFE	platform/CMSIS/Include/core_cmInstr.h	76;"	d
__WFI	platform/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)$/;"	f
__WFI	platform/CMSIS/Include/core_cmInstr.h	68;"	d
__aeabi_assert	platform/utilities/src/fsl_misc_utilities.c	/^void __aeabi_assert(const char *expr, const char *file, int line)$/;"	f
__disable_fault_irq	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_fault_irq	platform/CMSIS/Include/core_cmFunc.h	216;"	d
__disable_irq	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_fault_irq	platform/CMSIS/Include/core_cmFunc.h	208;"	d
__enable_irq	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__env	platform/utilities/src/syscalls.c	/^uint8_t *__env[1] = { 0 };$/;"	v
__get_APSR	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_BASEPRI	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_CONTROL	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__isr_vector	platform/startup/MKL03Z4/gcc/startup_MKL03Z4.S	/^__isr_vector:$/;"	l
__packed	platform/CMSIS/Include/core_cm0plus.h	104;"	d
__packed	platform/CMSIS/Include/core_cm4.h	104;"	d
__print_scan_h__	platform/utilities/src/print_scan.h	31;"	d
__read	platform/utilities/src/fsl_debug_console.c	/^size_t __read(int handle, unsigned char * buffer, size_t size)$/;"	f
__read	platform/utilities/src/fsl_debug_console.c	324;"	d	file:
__set_BASEPRI	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_BASEPRI	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_CONTROL	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	platform/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	platform/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__stdin	platform/utilities/src/fsl_debug_console.c	/^FILE __stdin;$/;"	v
__stdout	platform/utilities/src/fsl_debug_console.c	/^FILE __stdout;$/;"	v
__stdout	platform/utilities/src/fsl_debug_console.c	450;"	d	file:
__write	platform/utilities/src/fsl_debug_console.c	/^size_t __write(int handle, const unsigned char * buffer, size_t size)$/;"	f
__write	platform/utilities/src/fsl_debug_console.c	295;"	d	file:
_adc16_chn_mux_mode	platform/hal/inc/fsl_adc16_hal.h	/^typedef enum _adc16_chn_mux_mode$/;"	g
_adc16_clk_divider_mode	platform/hal/inc/fsl_adc16_hal.h	/^typedef enum _adc16_clk_divider_mode$/;"	g
_adc16_clk_src_mode	platform/hal/inc/fsl_adc16_hal.h	/^typedef enum _adc16_clk_src_mode$/;"	g
_adc16_flag_t	platform/drivers/inc/fsl_adc16_driver.h	/^typedef enum _adc16_flag_t$/;"	g
_adc16_hw_average_count_mode	platform/hal/inc/fsl_adc16_hal.h	/^typedef enum _adc16_hw_average_count_mode$/;"	g
_adc16_hw_cmp_range_mode	platform/hal/inc/fsl_adc16_hal.h	/^typedef enum _adc16_hw_cmp_range_mode$/;"	g
_adc16_long_sample_cycle_mode	platform/hal/inc/fsl_adc16_hal.h	/^typedef enum _adc16_long_sample_cycle_mode$/;"	g
_adc16_pga_gain_mode	platform/hal/inc/fsl_adc16_hal.h	/^typedef enum _adc16_pga_gain_mode$/;"	g
_adc16_ref_volt_src_mode	platform/hal/inc/fsl_adc16_hal.h	/^typedef enum _adc16_ref_volt_src_mode$/;"	g
_adc16_resolution_mode	platform/hal/inc/fsl_adc16_hal.h	/^typedef enum _adc16_resolution_mode$/;"	g
_adc16_status	platform/hal/inc/fsl_adc16_hal.h	/^typedef enum _adc16_status $/;"	g
_cadc_chn_sel_mode	platform/hal/inc/fsl_cadc_hal.h	/^typedef enum _cadc_chn_sel_mode$/;"	g
_cadc_conv_id	platform/hal/inc/fsl_cadc_hal.h	/^typedef enum _cadc_conv_id$/;"	g
_cadc_conv_speed_mode	platform/hal/inc/fsl_cadc_hal.h	/^typedef enum _cadc_conv_speed_mode$/;"	g
_cadc_diff_chn_mode	platform/hal/inc/fsl_cadc_hal.h	/^typedef enum _cadc_diff_chn_mode$/;"	g
_cadc_dma_trigger_scr_mode	platform/hal/inc/fsl_cadc_hal.h	/^typedef enum _cadc_dma_trigger_scr_mode$/;"	g
_cadc_flag	platform/drivers/inc/fsl_cadc_driver.h	/^typedef enum _cadc_flag$/;"	g
_cadc_gain_mode	platform/hal/inc/fsl_cadc_hal.h	/^typedef enum _cadc_gain_mode$/;"	g
_cadc_scan_mode	platform/hal/inc/fsl_cadc_hal.h	/^typedef enum _cadc_scan_mode$/;"	g
_cadc_status	platform/hal/inc/fsl_cadc_hal.h	/^typedef enum _cadc_status$/;"	g
_cadc_zero_crossing_mode	platform/hal/inc/fsl_cadc_hal.h	/^typedef enum _cadc_zero_crossing_mode$/;"	g
_clock_clkout_src	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _clock_clkout_src$/;"	g
_clock_cop_src	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _clock_cop_src {$/;"	g
_clock_er32k_src	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _clock_er32k_src$/;"	g
_clock_lptmr_src_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _clock_lptmr_src_t$/;"	g
_clock_lpuart_src	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _clock_lpuart_src$/;"	g
_clock_manager_callback_type	platform/system/inc/fsl_clock_manager.h	/^typedef enum _clock_manager_callback_type$/;"	g
_clock_manager_error_code	platform/system/inc/fsl_clock_manager.h	/^typedef enum _clock_manager_error_code {$/;"	g
_clock_manager_notify	platform/system/inc/fsl_clock_manager.h	/^typedef enum _clock_manager_notify$/;"	g
_clock_names	platform/system/inc/fsl_clock_manager.h	/^typedef enum _clock_names {$/;"	g
_clock_osc32kout_sel	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _clock_osc32kout_sel$/;"	g
_clock_rtcout_src	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _clock_rtcout_src$/;"	g
_clock_tpm_src	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _clock_tpm_src$/;"	g
_close	platform/utilities/src/syscalls.c	/^int _close(int32_t file)$/;"	f
_cmp_chn_mux_mode_t	platform/hal/inc/fsl_cmp_hal.h	/^typedef enum _cmp_chn_mux_mode_t$/;"	g
_cmp_dac_ref_volt_src_mode_t	platform/hal/inc/fsl_cmp_hal.h	/^typedef enum _cmp_dac_ref_volt_src_mode_t$/;"	g
_cmp_filter_counter_mode_t	platform/hal/inc/fsl_cmp_hal.h	/^typedef enum _cmp_filter_counter_mode_t$/;"	g
_cmp_flag	platform/drivers/inc/fsl_cmp_driver.h	/^typedef enum _cmp_flag$/;"	g
_cmp_hystersis_mode	platform/hal/inc/fsl_cmp_hal.h	/^typedef enum _cmp_hystersis_mode$/;"	g
_cmp_sample_filter_mode	platform/drivers/inc/fsl_cmp_driver.h	/^typedef enum _cmp_sample_filter_mode$/;"	g
_cmp_status	platform/hal/inc/fsl_cmp_hal.h	/^typedef enum _cmp_status $/;"	g
_cop_clock_source	platform/hal/inc/fsl_cop_hal.h	/^typedef enum _cop_clock_source {$/;"	g
_cop_common_config	platform/hal/inc/fsl_cop_hal.h	/^typedef union _cop_common_config{$/;"	u
_cop_timeout_cycles	platform/hal/inc/fsl_cop_hal.h	/^typedef enum _cop_timeout_cycles {$/;"	g
_cop_timeout_mode	platform/hal/inc/fsl_cop_hal.h	/^typedef enum _cop_timeout_mode{$/;"	g
_crc_prot_width	platform/hal/inc/fsl_crc_hal.h	/^typedef enum _crc_prot_width$/;"	g
_crc_status	platform/hal/inc/fsl_crc_hal.h	/^typedef enum _crc_status$/;"	g
_crc_transpose	platform/hal/inc/fsl_crc_hal.h	/^typedef enum _crc_transpose$/;"	g
_crc_user_config	platform/drivers/inc/fsl_crc_driver.h	/^typedef struct _crc_user_config$/;"	s
_dac_buff_watermark_mode	platform/hal/inc/fsl_dac_hal.h	/^typedef enum _dac_buff_watermark_mode$/;"	g
_dac_buff_work_mode	platform/hal/inc/fsl_dac_hal.h	/^typedef enum _dac_buff_work_mode$/;"	g
_dac_flag_t	platform/drivers/inc/fsl_dac_driver.h	/^typedef enum _dac_flag_t$/;"	g
_dac_ref_volt_src_mode	platform/hal/inc/fsl_dac_hal.h	/^typedef enum _dac_ref_volt_src_mode$/;"	g
_dac_status	platform/hal/inc/fsl_dac_hal.h	/^typedef enum _dac_status$/;"	g
_dac_trigger_mode	platform/hal/inc/fsl_dac_hal.h	/^typedef enum _dac_trigger_mode$/;"	g
_debug_console_device_type	platform/utilities/inc/fsl_debug_console.h	/^typedef enum _debug_console_device_type {$/;"	g
_debug_console_status	platform/utilities/inc/fsl_debug_console.h	/^typedef enum _debug_console_status {$/;"	g
_dma_channel_link_type	platform/hal/inc/fsl_dma_hal.h	/^typedef enum _dma_channel_link_type {$/;"	g
_dma_channel_status	platform/drivers/inc/fsl_dma_driver.h	/^typedef enum _dma_channel_status {$/;"	g
_dma_channel_type	platform/drivers/inc/fsl_dma_driver.h	/^typedef enum _dma_channel_type {$/;"	g
_dma_modulo	platform/hal/inc/fsl_dma_hal.h	/^typedef enum _dma_modulo {$/;"	g
_dma_request_source	platform/drivers/inc/fsl_dma_request.h	/^typedef enum _dma_request_source {$/;"	g
_dma_request_source	platform/drivers/inc/fsl_edma_request.h	/^typedef enum _dma_request_source {$/;"	g
_dma_status	platform/hal/inc/fsl_dma_hal.h	/^typedef enum _dma_status$/;"	g
_dma_transfer_size	platform/hal/inc/fsl_dma_hal.h	/^typedef enum _dma_transfer_size {$/;"	g
_dma_transfer_type	platform/hal/inc/fsl_dma_hal.h	/^typedef enum _dma_transfer_type {$/;"	g
_dmamux_source	platform/hal/inc/fsl_dmamux_hal.h	/^typedef enum _dmamux_source {$/;"	g
_doprint	platform/utilities/src/print_scan.c	/^int _doprint(void *farg, PUTCHAR_FUNC func_ptr, int max_count, char *fmt, va_list ap)$/;"	f
_dspi_clock_phase	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_clock_phase {$/;"	g
_dspi_clock_polarity	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_clock_polarity {$/;"	g
_dspi_ctar_selection	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_ctar_selection {$/;"	g
_dspi_delay_type	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_delay_type {$/;"	g
_dspi_dma_or_int_mode	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_dma_or_int_mode {$/;"	g
_dspi_edma_event_flags	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^typedef enum _dspi_edma_event_flags {$/;"	g	file:
_dspi_event_flags	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^typedef enum _dspi_event_flags {$/;"	g	file:
_dspi_fifo	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_fifo {$/;"	g
_dspi_fifo_counter_pointer	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_fifo_counter_pointer {$/;"	g
_dspi_master_sample_point	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_master_sample_point {$/;"	g
_dspi_master_slave_mode	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_master_slave_mode {$/;"	g
_dspi_pcs_polarity_config	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_pcs_polarity_config {$/;"	g
_dspi_shift_direction	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_shift_direction {$/;"	g
_dspi_status	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_status$/;"	g
_dspi_status_and_interrupt_request	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_status_and_interrupt_request {$/;"	g
_dspi_which_pcs_config	platform/hal/inc/fsl_dspi_hal.h	/^typedef enum _dspi_which_pcs_config {$/;"	g
_edma_bandwidth_config	platform/hal/inc/fsl_edma_hal.h	/^typedef enum _edma_bandwidth_config {$/;"	g
_edma_channel_arbitration	platform/hal/inc/fsl_edma_hal.h	/^typedef enum _edma_channel_arbitration {$/;"	g
_edma_channel_indicator	platform/hal/inc/fsl_edma_hal.h	/^typedef enum _edma_channel_indicator {$/;"	g
_edma_chn_priority	platform/hal/inc/fsl_edma_hal.h	/^typedef enum _edma_chn_priority {$/;"	g
_edma_chn_state_type	platform/drivers/inc/fsl_edma_driver.h	/^typedef enum _edma_chn_state_type {$/;"	g
_edma_chn_status	platform/drivers/inc/fsl_edma_driver.h	/^typedef enum _edma_chn_status {$/;"	g
_edma_group_arbitration	platform/hal/inc/fsl_edma_hal.h	/^typedef enum _edma_group_arbitration$/;"	g
_edma_group_priority	platform/hal/inc/fsl_edma_hal.h	/^typedef enum _edma_group_priority {$/;"	g
_edma_modulo	platform/hal/inc/fsl_edma_hal.h	/^typedef enum _edma_modulo {$/;"	g
_edma_status	platform/hal/inc/fsl_edma_hal.h	/^typedef enum _edma_status {$/;"	g
_edma_transfer_size	platform/hal/inc/fsl_edma_hal.h	/^typedef enum _edma_transfer_size {$/;"	g
_edma_transfer_type	platform/drivers/inc/fsl_edma_driver.h	/^typedef enum _edma_transfer_type {$/;"	g
_enet_address	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^typedef unsigned char   _enet_address[6];$/;"	t
_enet_config_duplex	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_config_duplex$/;"	g
_enet_config_rmii_mode	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_config_rmii_mode$/;"	g
_enet_config_speed	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_config_speed$/;"	g
_enet_constant_parameter	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_constant_parameter$/;"	g
_enet_crc_parameter	platform/drivers/inc/fsl_enet_driver.h	/^typedef enum _enet_crc_parameter$/;"	g
_enet_ethernetl2_ptpv2_content_offset	platform/drivers/inc/fsl_enet_driver.h	/^typedef enum _enet_ethernetl2_ptpv2_content_offset$/;"	g
_enet_fifo_configure	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_fifo_configure$/;"	g
_enet_frame_max	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_frame_max$/;"	g
_enet_handle	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^typedef void * _enet_handle;$/;"	t
_enet_interrupt_request	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_interrupt_request$/;"	g
_enet_ipv4_ptp_content_offset	platform/drivers/inc/fsl_enet_driver.h	/^typedef enum _enet_ipv4_ptp_content_offset$/;"	g
_enet_ipv6_ptp_content_offset	platform/drivers/inc/fsl_enet_driver.h	/^typedef enum _enet_ipv6_ptp_content_offset$/;"	g
_enet_irq_number	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_irq_number$/;"	g
_enet_mac_control_flag	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_mac_control_flag$/;"	g
_enet_mac_operate_mode	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_mac_operate_mode$/;"	g
_enet_mii_read	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_mii_read$/;"	g
_enet_mii_write	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_mii_write$/;"	g
_enet_protocol_type	platform/drivers/inc/fsl_enet_driver.h	/^typedef enum _enet_protocol_type$/;"	g
_enet_ptp_event_type	platform/drivers/inc/fsl_enet_driver.h	/^typedef enum _enet_ptp_event_type$/;"	g
_enet_ptp_ioctl	platform/drivers/inc/fsl_enet_driver.h	/^typedef enum _enet_ptp_ioctl$/;"	g
_enet_ptp_timer_wrap_period	platform/drivers/inc/fsl_enet_driver.h	/^typedef enum _enet_ptp_timer_wrap_period$/;"	g
_enet_rx_bd_control_extend0	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_rx_bd_control_extend0$/;"	g
_enet_rx_bd_control_extend1	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_rx_bd_control_extend1$/;"	g
_enet_rx_bd_control_status	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_rx_bd_control_status$/;"	g
_enet_rxaccelerator_config	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_rxaccelerator_config$/;"	g
_enet_special_address_filter	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_special_address_filter$/;"	g
_enet_status	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_status$/;"	g
_enet_timer_channel	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_timer_channel$/;"	g
_enet_timer_channel_mode	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_timer_channel_mode$/;"	g
_enet_tx_bd_control_extend0	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_tx_bd_control_extend0$/;"	g
_enet_tx_bd_control_extend1	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_tx_bd_control_extend1$/;"	g
_enet_tx_bd_control_status	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_tx_bd_control_status$/;"	g
_enet_txaccelerator_config	platform/hal/inc/fsl_enet_hal.h	/^typedef enum _enet_txaccelerator_config$/;"	g
_ewm_common_config	platform/hal/inc/fsl_ewm_hal.h	/^typedef union _ewm_common_config{$/;"	u
_ewm_in_assertion_state	platform/hal/inc/fsl_ewm_hal.h	/^typedef enum _ewm_in_assertion_state{$/;"	g
_execve	platform/utilities/src/syscalls.c	/^int _execve(const uint8_t *name, uint8_t * const *argv, uint8_t * const *env)$/;"	f
_exit	platform/utilities/src/syscalls.c	/^void _exit (int32_t status)$/;"	f
_flexcan_clk_source	platform/hal/inc/fsl_flexcan_hal.h	/^typedef enum _flexcan_clk_source {$/;"	g
_flexcan_constants	platform/hal/inc/fsl_flexcan_hal.h	/^enum _flexcan_constants$/;"	g
_flexcan_err_status	platform/hal/inc/fsl_flexcan_hal.h	/^enum _flexcan_err_status$/;"	g
_flexcan_int_type	platform/hal/inc/fsl_flexcan_hal.h	/^typedef enum _flexcan_int_type {$/;"	g
_flexcan_mb_code_rx	platform/hal/inc/fsl_flexcan_hal.h	/^typedef enum _flexcan_mb_code_rx {$/;"	g
_flexcan_mb_code_tx	platform/hal/inc/fsl_flexcan_hal.h	/^typedef enum _flexcan_mb_code_tx {$/;"	g
_flexcan_mb_id_type	platform/hal/inc/fsl_flexcan_hal.h	/^typedef enum _flexcan_mb_id_type {$/;"	g
_flexcan_mb_transmission_type	platform/hal/inc/fsl_flexcan_hal.h	/^typedef enum _flexcan_mb_transmission_type {$/;"	g
_flexcan_operation_modes	platform/hal/inc/fsl_flexcan_hal.h	/^typedef enum _flexcan_operation_modes {$/;"	g
_flexcan_rx_fifo_id_element_format	platform/hal/inc/fsl_flexcan_hal.h	/^typedef enum _flexcan_rx_fifo_id_element_format {$/;"	g
_flexcan_rx_fifo_id_filter_number	platform/hal/inc/fsl_flexcan_hal.h	/^typedef enum _flexcan_rx_fifo_id_filter_number {$/;"	g
_flexcan_rx_mask_type	platform/hal/inc/fsl_flexcan_hal.h	/^typedef enum _flexcan_rx_mask_type {$/;"	g
_flexcan_status	platform/hal/inc/fsl_flexcan_hal.h	/^typedef enum _flexcan_status$/;"	g
_fork	platform/utilities/src/syscalls.c	/^int _fork(void)$/;"	f
_fstat	platform/utilities/src/syscalls.c	/^int _fstat(int32_t file, struct stat *st)$/;"	f
_ftm_bdm_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_bdm_mode_t$/;"	g
_ftm_clock_ps	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_clock_ps$/;"	g
_ftm_clock_source	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_clock_source$/;"	g
_ftm_config_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_config_mode_t$/;"	g
_ftm_counting_mode	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_counting_mode$/;"	g
_ftm_deadtime_ps	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_deadtime_ps$/;"	g
_ftm_dual_capture_edge_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_dual_capture_edge_mode_t$/;"	g
_ftm_edge_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^typedef union _ftm_edge_mode_t$/;"	u
_ftm_input_capture_edge_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_input_capture_edge_mode_t$/;"	g
_ftm_output_compare_edge_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_output_compare_edge_mode_t$/;"	g
_ftm_pwm_edge_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_pwm_edge_mode_t$/;"	g
_ftm_quad_decode_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_quad_decode_mode_t$/;"	g
_ftm_quad_phase_polarity_t	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_quad_phase_polarity_t$/;"	g
_ftm_sync_method_t	platform/hal/inc/fsl_ftm_hal.h	/^typedef enum _ftm_sync_method_t$/;"	g
_getpid	platform/utilities/src/syscalls.c	/^int _getpid(void)$/;"	f
_gpio_pin_direction	platform/hal/inc/fsl_gpio_hal.h	/^typedef enum _gpio_pin_direction {$/;"	g
_hw_adc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_adc$/;"	s
_hw_adc_cfg1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_cfg1$/;"	u
_hw_adc_cfg1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_cfg1_bitfields$/;"	s	union:_hw_adc_cfg1
_hw_adc_cfg2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_cfg2$/;"	u
_hw_adc_cfg2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_cfg2_bitfields$/;"	s	union:_hw_adc_cfg2
_hw_adc_clp0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_clp0$/;"	u
_hw_adc_clp0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_clp0_bitfields$/;"	s	union:_hw_adc_clp0
_hw_adc_clp1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_clp1$/;"	u
_hw_adc_clp1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_clp1_bitfields$/;"	s	union:_hw_adc_clp1
_hw_adc_clp2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_clp2$/;"	u
_hw_adc_clp2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_clp2_bitfields$/;"	s	union:_hw_adc_clp2
_hw_adc_clp3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_clp3$/;"	u
_hw_adc_clp3_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_clp3_bitfields$/;"	s	union:_hw_adc_clp3
_hw_adc_clp4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_clp4$/;"	u
_hw_adc_clp4_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_clp4_bitfields$/;"	s	union:_hw_adc_clp4
_hw_adc_clpd	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_clpd$/;"	u
_hw_adc_clpd_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_clpd_bitfields$/;"	s	union:_hw_adc_clpd
_hw_adc_clps	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_clps$/;"	u
_hw_adc_clps_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_clps_bitfields$/;"	s	union:_hw_adc_clps
_hw_adc_cv1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_cv1$/;"	u
_hw_adc_cv1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_cv1_bitfields$/;"	s	union:_hw_adc_cv1
_hw_adc_cv2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_cv2$/;"	u
_hw_adc_cv2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_cv2_bitfields$/;"	s	union:_hw_adc_cv2
_hw_adc_ofs	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_ofs$/;"	u
_hw_adc_ofs_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_ofs_bitfields$/;"	s	union:_hw_adc_ofs
_hw_adc_pg	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_pg$/;"	u
_hw_adc_pg_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_pg_bitfields$/;"	s	union:_hw_adc_pg
_hw_adc_rn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_rn$/;"	u
_hw_adc_rn_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_rn_bitfields$/;"	s	union:_hw_adc_rn
_hw_adc_sc1n	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_sc1n$/;"	u
_hw_adc_sc1n_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_sc1n_bitfields$/;"	s	union:_hw_adc_sc1n
_hw_adc_sc2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_sc2$/;"	u
_hw_adc_sc2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_sc2_bitfields$/;"	s	union:_hw_adc_sc2
_hw_adc_sc3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_adc_sc3$/;"	u
_hw_adc_sc3_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_adc_sc3_bitfields$/;"	s	union:_hw_adc_sc3
_hw_cmp	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_cmp$/;"	s
_hw_cmp_cr0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_cmp_cr0$/;"	u
_hw_cmp_cr0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_cmp_cr0_bitfields$/;"	s	union:_hw_cmp_cr0
_hw_cmp_cr1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_cmp_cr1$/;"	u
_hw_cmp_cr1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_cmp_cr1_bitfields$/;"	s	union:_hw_cmp_cr1
_hw_cmp_daccr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_cmp_daccr$/;"	u
_hw_cmp_daccr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_cmp_daccr_bitfields$/;"	s	union:_hw_cmp_daccr
_hw_cmp_fpr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_cmp_fpr$/;"	u
_hw_cmp_fpr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_cmp_fpr_bitfields$/;"	s	union:_hw_cmp_fpr
_hw_cmp_muxcr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_cmp_muxcr$/;"	u
_hw_cmp_muxcr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_cmp_muxcr_bitfields$/;"	s	union:_hw_cmp_muxcr
_hw_cmp_scr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_cmp_scr$/;"	u
_hw_cmp_scr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_cmp_scr_bitfields$/;"	s	union:_hw_cmp_scr
_hw_fgpio	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_fgpio$/;"	s
_hw_fgpio_pcor	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_fgpio_pcor$/;"	u
_hw_fgpio_pcor_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_fgpio_pcor_bitfields$/;"	s	union:_hw_fgpio_pcor
_hw_fgpio_pddr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_fgpio_pddr$/;"	u
_hw_fgpio_pddr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_fgpio_pddr_bitfields$/;"	s	union:_hw_fgpio_pddr
_hw_fgpio_pdir	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_fgpio_pdir$/;"	u
_hw_fgpio_pdir_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_fgpio_pdir_bitfields$/;"	s	union:_hw_fgpio_pdir
_hw_fgpio_pdor	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_fgpio_pdor$/;"	u
_hw_fgpio_pdor_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_fgpio_pdor_bitfields$/;"	s	union:_hw_fgpio_pdor
_hw_fgpio_psor	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_fgpio_psor$/;"	u
_hw_fgpio_psor_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_fgpio_psor_bitfields$/;"	s	union:_hw_fgpio_psor
_hw_fgpio_ptor	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_fgpio_ptor$/;"	u
_hw_fgpio_ptor_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_fgpio_ptor_bitfields$/;"	s	union:_hw_fgpio_ptor
_hw_ftfa	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_ftfa$/;"	s
_hw_ftfa_fccob0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccob0$/;"	u
_hw_ftfa_fccob0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccob0_bitfields$/;"	s	union:_hw_ftfa_fccob0
_hw_ftfa_fccob1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccob1$/;"	u
_hw_ftfa_fccob1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccob1_bitfields$/;"	s	union:_hw_ftfa_fccob1
_hw_ftfa_fccob2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccob2$/;"	u
_hw_ftfa_fccob2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccob2_bitfields$/;"	s	union:_hw_ftfa_fccob2
_hw_ftfa_fccob3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccob3$/;"	u
_hw_ftfa_fccob3_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccob3_bitfields$/;"	s	union:_hw_ftfa_fccob3
_hw_ftfa_fccob4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccob4$/;"	u
_hw_ftfa_fccob4_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccob4_bitfields$/;"	s	union:_hw_ftfa_fccob4
_hw_ftfa_fccob5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccob5$/;"	u
_hw_ftfa_fccob5_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccob5_bitfields$/;"	s	union:_hw_ftfa_fccob5
_hw_ftfa_fccob6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccob6$/;"	u
_hw_ftfa_fccob6_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccob6_bitfields$/;"	s	union:_hw_ftfa_fccob6
_hw_ftfa_fccob7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccob7$/;"	u
_hw_ftfa_fccob7_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccob7_bitfields$/;"	s	union:_hw_ftfa_fccob7
_hw_ftfa_fccob8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccob8$/;"	u
_hw_ftfa_fccob8_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccob8_bitfields$/;"	s	union:_hw_ftfa_fccob8
_hw_ftfa_fccob9	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccob9$/;"	u
_hw_ftfa_fccob9_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccob9_bitfields$/;"	s	union:_hw_ftfa_fccob9
_hw_ftfa_fccoba	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccoba$/;"	u
_hw_ftfa_fccoba_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccoba_bitfields$/;"	s	union:_hw_ftfa_fccoba
_hw_ftfa_fccobb	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fccobb$/;"	u
_hw_ftfa_fccobb_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fccobb_bitfields$/;"	s	union:_hw_ftfa_fccobb
_hw_ftfa_fcnfg	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fcnfg$/;"	u
_hw_ftfa_fcnfg_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fcnfg_bitfields$/;"	s	union:_hw_ftfa_fcnfg
_hw_ftfa_fopt	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fopt$/;"	u
_hw_ftfa_fopt_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fopt_bitfields$/;"	s	union:_hw_ftfa_fopt
_hw_ftfa_fprot0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fprot0$/;"	u
_hw_ftfa_fprot0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fprot0_bitfields$/;"	s	union:_hw_ftfa_fprot0
_hw_ftfa_fprot1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fprot1$/;"	u
_hw_ftfa_fprot1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fprot1_bitfields$/;"	s	union:_hw_ftfa_fprot1
_hw_ftfa_fprot2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fprot2$/;"	u
_hw_ftfa_fprot2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fprot2_bitfields$/;"	s	union:_hw_ftfa_fprot2
_hw_ftfa_fprot3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fprot3$/;"	u
_hw_ftfa_fprot3_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fprot3_bitfields$/;"	s	union:_hw_ftfa_fprot3
_hw_ftfa_fsec	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fsec$/;"	u
_hw_ftfa_fsec_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fsec_bitfields$/;"	s	union:_hw_ftfa_fsec
_hw_ftfa_fstat	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_ftfa_fstat$/;"	u
_hw_ftfa_fstat_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_ftfa_fstat_bitfields$/;"	s	union:_hw_ftfa_fstat
_hw_gpio	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_gpio$/;"	s
_hw_gpio_pcor	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_gpio_pcor$/;"	u
_hw_gpio_pcor_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_gpio_pcor_bitfields$/;"	s	union:_hw_gpio_pcor
_hw_gpio_pddr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_gpio_pddr$/;"	u
_hw_gpio_pddr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_gpio_pddr_bitfields$/;"	s	union:_hw_gpio_pddr
_hw_gpio_pdir	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_gpio_pdir$/;"	u
_hw_gpio_pdir_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_gpio_pdir_bitfields$/;"	s	union:_hw_gpio_pdir
_hw_gpio_pdor	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_gpio_pdor$/;"	u
_hw_gpio_pdor_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_gpio_pdor_bitfields$/;"	s	union:_hw_gpio_pdor
_hw_gpio_psor	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_gpio_psor$/;"	u
_hw_gpio_psor_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_gpio_psor_bitfields$/;"	s	union:_hw_gpio_psor
_hw_gpio_ptor	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_gpio_ptor$/;"	u
_hw_gpio_ptor_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_gpio_ptor_bitfields$/;"	s	union:_hw_gpio_ptor
_hw_i2c	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_i2c$/;"	s
_hw_i2c_a1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_a1$/;"	u
_hw_i2c_a1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_a1_bitfields$/;"	s	union:_hw_i2c_a1
_hw_i2c_a2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_a2$/;"	u
_hw_i2c_a2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_a2_bitfields$/;"	s	union:_hw_i2c_a2
_hw_i2c_c1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_c1$/;"	u
_hw_i2c_c1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_c1_bitfields$/;"	s	union:_hw_i2c_c1
_hw_i2c_c2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_c2$/;"	u
_hw_i2c_c2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_c2_bitfields$/;"	s	union:_hw_i2c_c2
_hw_i2c_d	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_d$/;"	u
_hw_i2c_d_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_d_bitfields$/;"	s	union:_hw_i2c_d
_hw_i2c_f	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_f$/;"	u
_hw_i2c_f_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_f_bitfields$/;"	s	union:_hw_i2c_f
_hw_i2c_flt	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_flt$/;"	u
_hw_i2c_flt_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_flt_bitfields$/;"	s	union:_hw_i2c_flt
_hw_i2c_ra	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_ra$/;"	u
_hw_i2c_ra_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_ra_bitfields$/;"	s	union:_hw_i2c_ra
_hw_i2c_s	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_s$/;"	u
_hw_i2c_s2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_s2$/;"	u
_hw_i2c_s2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_s2_bitfields$/;"	s	union:_hw_i2c_s2
_hw_i2c_s_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_s_bitfields$/;"	s	union:_hw_i2c_s
_hw_i2c_slth	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_slth$/;"	u
_hw_i2c_slth_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_slth_bitfields$/;"	s	union:_hw_i2c_slth
_hw_i2c_sltl	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_sltl$/;"	u
_hw_i2c_sltl_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_sltl_bitfields$/;"	s	union:_hw_i2c_sltl
_hw_i2c_smb	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_i2c_smb$/;"	u
_hw_i2c_smb_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_i2c_smb_bitfields$/;"	s	union:_hw_i2c_smb
_hw_llwu	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_llwu$/;"	s
_hw_llwu_f1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_llwu_f1$/;"	u
_hw_llwu_f1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_llwu_f1_bitfields$/;"	s	union:_hw_llwu_f1
_hw_llwu_f3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_llwu_f3$/;"	u
_hw_llwu_f3_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_llwu_f3_bitfields$/;"	s	union:_hw_llwu_f3
_hw_llwu_filt1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_llwu_filt1$/;"	u
_hw_llwu_filt1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_llwu_filt1_bitfields$/;"	s	union:_hw_llwu_filt1
_hw_llwu_filt2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_llwu_filt2$/;"	u
_hw_llwu_filt2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_llwu_filt2_bitfields$/;"	s	union:_hw_llwu_filt2
_hw_llwu_me	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_llwu_me$/;"	u
_hw_llwu_me_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_llwu_me_bitfields$/;"	s	union:_hw_llwu_me
_hw_llwu_pe1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_llwu_pe1$/;"	u
_hw_llwu_pe1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_llwu_pe1_bitfields$/;"	s	union:_hw_llwu_pe1
_hw_llwu_pe2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_llwu_pe2$/;"	u
_hw_llwu_pe2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_llwu_pe2_bitfields$/;"	s	union:_hw_llwu_pe2
_hw_lptmr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_lptmr$/;"	s
_hw_lptmr_cmr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_lptmr_cmr$/;"	u
_hw_lptmr_cmr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_lptmr_cmr_bitfields$/;"	s	union:_hw_lptmr_cmr
_hw_lptmr_cnr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_lptmr_cnr$/;"	u
_hw_lptmr_cnr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_lptmr_cnr_bitfields$/;"	s	union:_hw_lptmr_cnr
_hw_lptmr_csr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_lptmr_csr$/;"	u
_hw_lptmr_csr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_lptmr_csr_bitfields$/;"	s	union:_hw_lptmr_csr
_hw_lptmr_psr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_lptmr_psr$/;"	u
_hw_lptmr_psr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_lptmr_psr_bitfields$/;"	s	union:_hw_lptmr_psr
_hw_lpuart	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_lpuart$/;"	s
_hw_lpuart_baud	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_lpuart_baud$/;"	u
_hw_lpuart_baud_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_lpuart_baud_bitfields$/;"	s	union:_hw_lpuart_baud
_hw_lpuart_ctrl	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_lpuart_ctrl$/;"	u
_hw_lpuart_ctrl_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_lpuart_ctrl_bitfields$/;"	s	union:_hw_lpuart_ctrl
_hw_lpuart_data	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_lpuart_data$/;"	u
_hw_lpuart_data_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_lpuart_data_bitfields$/;"	s	union:_hw_lpuart_data
_hw_lpuart_match	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_lpuart_match$/;"	u
_hw_lpuart_match_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_lpuart_match_bitfields$/;"	s	union:_hw_lpuart_match
_hw_lpuart_stat	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_lpuart_stat$/;"	u
_hw_lpuart_stat_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_lpuart_stat_bitfields$/;"	s	union:_hw_lpuart_stat
_hw_mcg	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_mcg$/;"	s
_hw_mcg_c1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mcg_c1$/;"	u
_hw_mcg_c1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mcg_c1_bitfields$/;"	s	union:_hw_mcg_c1
_hw_mcg_c2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mcg_c2$/;"	u
_hw_mcg_c2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mcg_c2_bitfields$/;"	s	union:_hw_mcg_c2
_hw_mcg_mc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mcg_mc$/;"	u
_hw_mcg_mc_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mcg_mc_bitfields$/;"	s	union:_hw_mcg_mc
_hw_mcg_s	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mcg_s$/;"	u
_hw_mcg_s_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mcg_s_bitfields$/;"	s	union:_hw_mcg_s
_hw_mcg_sc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mcg_sc$/;"	u
_hw_mcg_sc_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mcg_sc_bitfields$/;"	s	union:_hw_mcg_sc
_hw_mcm	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_mcm$/;"	s
_hw_mcm_cpo	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mcm_cpo$/;"	u
_hw_mcm_cpo_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mcm_cpo_bitfields$/;"	s	union:_hw_mcm_cpo
_hw_mcm_placr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mcm_placr$/;"	u
_hw_mcm_placr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mcm_placr_bitfields$/;"	s	union:_hw_mcm_placr
_hw_mcm_plamc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mcm_plamc$/;"	u
_hw_mcm_plamc_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mcm_plamc_bitfields$/;"	s	union:_hw_mcm_plamc
_hw_mcm_plasc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mcm_plasc$/;"	u
_hw_mcm_plasc_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mcm_plasc_bitfields$/;"	s	union:_hw_mcm_plasc
_hw_mtb	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_mtb$/;"	s
_hw_mtb_authstat	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_authstat$/;"	u
_hw_mtb_authstat_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_authstat_bitfields$/;"	s	union:_hw_mtb_authstat
_hw_mtb_base	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_base$/;"	u
_hw_mtb_base_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_base_bitfields$/;"	s	union:_hw_mtb_base
_hw_mtb_compidn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_compidn$/;"	u
_hw_mtb_compidn_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_compidn_bitfields$/;"	s	union:_hw_mtb_compidn
_hw_mtb_devicearch	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_devicearch$/;"	u
_hw_mtb_devicearch_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_devicearch_bitfields$/;"	s	union:_hw_mtb_devicearch
_hw_mtb_devicecfg	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_devicecfg$/;"	u
_hw_mtb_devicecfg_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_devicecfg_bitfields$/;"	s	union:_hw_mtb_devicecfg
_hw_mtb_devicetypid	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_devicetypid$/;"	u
_hw_mtb_devicetypid_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_devicetypid_bitfields$/;"	s	union:_hw_mtb_devicetypid
_hw_mtb_flow	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_flow$/;"	u
_hw_mtb_flow_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_flow_bitfields$/;"	s	union:_hw_mtb_flow
_hw_mtb_lockaccess	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_lockaccess$/;"	u
_hw_mtb_lockaccess_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_lockaccess_bitfields$/;"	s	union:_hw_mtb_lockaccess
_hw_mtb_lockstat	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_lockstat$/;"	u
_hw_mtb_lockstat_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_lockstat_bitfields$/;"	s	union:_hw_mtb_lockstat
_hw_mtb_master	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_master$/;"	u
_hw_mtb_master_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_master_bitfields$/;"	s	union:_hw_mtb_master
_hw_mtb_modectrl	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_modectrl$/;"	u
_hw_mtb_modectrl_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_modectrl_bitfields$/;"	s	union:_hw_mtb_modectrl
_hw_mtb_periphid0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_periphid0$/;"	u
_hw_mtb_periphid0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_periphid0_bitfields$/;"	s	union:_hw_mtb_periphid0
_hw_mtb_periphid1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_periphid1$/;"	u
_hw_mtb_periphid1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_periphid1_bitfields$/;"	s	union:_hw_mtb_periphid1
_hw_mtb_periphid2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_periphid2$/;"	u
_hw_mtb_periphid2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_periphid2_bitfields$/;"	s	union:_hw_mtb_periphid2
_hw_mtb_periphid3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_periphid3$/;"	u
_hw_mtb_periphid3_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_periphid3_bitfields$/;"	s	union:_hw_mtb_periphid3
_hw_mtb_periphid4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_periphid4$/;"	u
_hw_mtb_periphid4_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_periphid4_bitfields$/;"	s	union:_hw_mtb_periphid4
_hw_mtb_periphid5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_periphid5$/;"	u
_hw_mtb_periphid5_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_periphid5_bitfields$/;"	s	union:_hw_mtb_periphid5
_hw_mtb_periphid6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_periphid6$/;"	u
_hw_mtb_periphid6_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_periphid6_bitfields$/;"	s	union:_hw_mtb_periphid6
_hw_mtb_periphid7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_periphid7$/;"	u
_hw_mtb_periphid7_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_periphid7_bitfields$/;"	s	union:_hw_mtb_periphid7
_hw_mtb_position	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_position$/;"	u
_hw_mtb_position_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_position_bitfields$/;"	s	union:_hw_mtb_position
_hw_mtb_tagclear	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_tagclear$/;"	u
_hw_mtb_tagclear_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_tagclear_bitfields$/;"	s	union:_hw_mtb_tagclear
_hw_mtb_tagset	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtb_tagset$/;"	u
_hw_mtb_tagset_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtb_tagset_bitfields$/;"	s	union:_hw_mtb_tagset
_hw_mtbdwt	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_mtbdwt$/;"	s
_hw_mtbdwt_comp0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_comp0$/;"	u
_hw_mtbdwt_comp0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_comp0_bitfields$/;"	s	union:_hw_mtbdwt_comp0
_hw_mtbdwt_comp1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_comp1$/;"	u
_hw_mtbdwt_comp1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_comp1_bitfields$/;"	s	union:_hw_mtbdwt_comp1
_hw_mtbdwt_compidn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_compidn$/;"	u
_hw_mtbdwt_compidn_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_compidn_bitfields$/;"	s	union:_hw_mtbdwt_compidn
_hw_mtbdwt_ctrl	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_ctrl$/;"	u
_hw_mtbdwt_ctrl_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_ctrl_bitfields$/;"	s	union:_hw_mtbdwt_ctrl
_hw_mtbdwt_devicecfg	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_devicecfg$/;"	u
_hw_mtbdwt_devicecfg_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_devicecfg_bitfields$/;"	s	union:_hw_mtbdwt_devicecfg
_hw_mtbdwt_devicetypid	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_devicetypid$/;"	u
_hw_mtbdwt_devicetypid_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_devicetypid_bitfields$/;"	s	union:_hw_mtbdwt_devicetypid
_hw_mtbdwt_fct0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_fct0$/;"	u
_hw_mtbdwt_fct0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_fct0_bitfields$/;"	s	union:_hw_mtbdwt_fct0
_hw_mtbdwt_fct1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_fct1$/;"	u
_hw_mtbdwt_fct1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_fct1_bitfields$/;"	s	union:_hw_mtbdwt_fct1
_hw_mtbdwt_mask0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_mask0$/;"	u
_hw_mtbdwt_mask0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_mask0_bitfields$/;"	s	union:_hw_mtbdwt_mask0
_hw_mtbdwt_mask1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_mask1$/;"	u
_hw_mtbdwt_mask1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_mask1_bitfields$/;"	s	union:_hw_mtbdwt_mask1
_hw_mtbdwt_periphid0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_periphid0$/;"	u
_hw_mtbdwt_periphid0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_periphid0_bitfields$/;"	s	union:_hw_mtbdwt_periphid0
_hw_mtbdwt_periphid1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_periphid1$/;"	u
_hw_mtbdwt_periphid1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_periphid1_bitfields$/;"	s	union:_hw_mtbdwt_periphid1
_hw_mtbdwt_periphid2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_periphid2$/;"	u
_hw_mtbdwt_periphid2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_periphid2_bitfields$/;"	s	union:_hw_mtbdwt_periphid2
_hw_mtbdwt_periphid3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_periphid3$/;"	u
_hw_mtbdwt_periphid3_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_periphid3_bitfields$/;"	s	union:_hw_mtbdwt_periphid3
_hw_mtbdwt_periphid4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_periphid4$/;"	u
_hw_mtbdwt_periphid4_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_periphid4_bitfields$/;"	s	union:_hw_mtbdwt_periphid4
_hw_mtbdwt_periphid5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_periphid5$/;"	u
_hw_mtbdwt_periphid5_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_periphid5_bitfields$/;"	s	union:_hw_mtbdwt_periphid5
_hw_mtbdwt_periphid6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_periphid6$/;"	u
_hw_mtbdwt_periphid6_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_periphid6_bitfields$/;"	s	union:_hw_mtbdwt_periphid6
_hw_mtbdwt_periphid7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_periphid7$/;"	u
_hw_mtbdwt_periphid7_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_periphid7_bitfields$/;"	s	union:_hw_mtbdwt_periphid7
_hw_mtbdwt_tbctrl	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_mtbdwt_tbctrl$/;"	u
_hw_mtbdwt_tbctrl_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_mtbdwt_tbctrl_bitfields$/;"	s	union:_hw_mtbdwt_tbctrl
_hw_nv	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_nv$/;"	s
_hw_nv_backkey0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_backkey0$/;"	u
_hw_nv_backkey0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_backkey0_bitfields$/;"	s	union:_hw_nv_backkey0
_hw_nv_backkey1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_backkey1$/;"	u
_hw_nv_backkey1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_backkey1_bitfields$/;"	s	union:_hw_nv_backkey1
_hw_nv_backkey2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_backkey2$/;"	u
_hw_nv_backkey2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_backkey2_bitfields$/;"	s	union:_hw_nv_backkey2
_hw_nv_backkey3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_backkey3$/;"	u
_hw_nv_backkey3_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_backkey3_bitfields$/;"	s	union:_hw_nv_backkey3
_hw_nv_backkey4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_backkey4$/;"	u
_hw_nv_backkey4_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_backkey4_bitfields$/;"	s	union:_hw_nv_backkey4
_hw_nv_backkey5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_backkey5$/;"	u
_hw_nv_backkey5_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_backkey5_bitfields$/;"	s	union:_hw_nv_backkey5
_hw_nv_backkey6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_backkey6$/;"	u
_hw_nv_backkey6_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_backkey6_bitfields$/;"	s	union:_hw_nv_backkey6
_hw_nv_backkey7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_backkey7$/;"	u
_hw_nv_backkey7_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_backkey7_bitfields$/;"	s	union:_hw_nv_backkey7
_hw_nv_fopt	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_fopt$/;"	u
_hw_nv_fopt_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_fopt_bitfields$/;"	s	union:_hw_nv_fopt
_hw_nv_fprot0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_fprot0$/;"	u
_hw_nv_fprot0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_fprot0_bitfields$/;"	s	union:_hw_nv_fprot0
_hw_nv_fprot1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_fprot1$/;"	u
_hw_nv_fprot1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_fprot1_bitfields$/;"	s	union:_hw_nv_fprot1
_hw_nv_fprot2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_fprot2$/;"	u
_hw_nv_fprot2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_fprot2_bitfields$/;"	s	union:_hw_nv_fprot2
_hw_nv_fprot3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_fprot3$/;"	u
_hw_nv_fprot3_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_fprot3_bitfields$/;"	s	union:_hw_nv_fprot3
_hw_nv_fsec	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_nv_fsec$/;"	u
_hw_nv_fsec_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_nv_fsec_bitfields$/;"	s	union:_hw_nv_fsec
_hw_osc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_osc$/;"	s
_hw_osc_cr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_osc_cr$/;"	u
_hw_osc_cr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_osc_cr_bitfields$/;"	s	union:_hw_osc_cr
_hw_pmc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_pmc$/;"	s
_hw_pmc_lvdsc1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_pmc_lvdsc1$/;"	u
_hw_pmc_lvdsc1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_pmc_lvdsc1_bitfields$/;"	s	union:_hw_pmc_lvdsc1
_hw_pmc_lvdsc2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_pmc_lvdsc2$/;"	u
_hw_pmc_lvdsc2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_pmc_lvdsc2_bitfields$/;"	s	union:_hw_pmc_lvdsc2
_hw_pmc_regsc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_pmc_regsc$/;"	u
_hw_pmc_regsc_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_pmc_regsc_bitfields$/;"	s	union:_hw_pmc_regsc
_hw_port	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_port$/;"	s
_hw_port_gpchr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_port_gpchr$/;"	u
_hw_port_gpchr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_port_gpchr_bitfields$/;"	s	union:_hw_port_gpchr
_hw_port_gpclr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_port_gpclr$/;"	u
_hw_port_gpclr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_port_gpclr_bitfields$/;"	s	union:_hw_port_gpclr
_hw_port_isfr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_port_isfr$/;"	u
_hw_port_isfr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_port_isfr_bitfields$/;"	s	union:_hw_port_isfr
_hw_port_pcrn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_port_pcrn$/;"	u
_hw_port_pcrn_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_port_pcrn_bitfields$/;"	s	union:_hw_port_pcrn
_hw_rcm	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_rcm$/;"	s
_hw_rcm_fm	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rcm_fm$/;"	u
_hw_rcm_fm_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rcm_fm_bitfields$/;"	s	union:_hw_rcm_fm
_hw_rcm_mr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rcm_mr$/;"	u
_hw_rcm_mr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rcm_mr_bitfields$/;"	s	union:_hw_rcm_mr
_hw_rcm_rpfc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rcm_rpfc$/;"	u
_hw_rcm_rpfc_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rcm_rpfc_bitfields$/;"	s	union:_hw_rcm_rpfc
_hw_rcm_rpfw	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rcm_rpfw$/;"	u
_hw_rcm_rpfw_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rcm_rpfw_bitfields$/;"	s	union:_hw_rcm_rpfw
_hw_rcm_srs0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rcm_srs0$/;"	u
_hw_rcm_srs0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rcm_srs0_bitfields$/;"	s	union:_hw_rcm_srs0
_hw_rcm_srs1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rcm_srs1$/;"	u
_hw_rcm_srs1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rcm_srs1_bitfields$/;"	s	union:_hw_rcm_srs1
_hw_rcm_ssrs0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rcm_ssrs0$/;"	u
_hw_rcm_ssrs0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rcm_ssrs0_bitfields$/;"	s	union:_hw_rcm_ssrs0
_hw_rcm_ssrs1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rcm_ssrs1$/;"	u
_hw_rcm_ssrs1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rcm_ssrs1_bitfields$/;"	s	union:_hw_rcm_ssrs1
_hw_rfsys	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_rfsys$/;"	s
_hw_rfsys_regn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rfsys_regn$/;"	u
_hw_rfsys_regn_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rfsys_regn_bitfields$/;"	s	union:_hw_rfsys_regn
_hw_rom	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_rom$/;"	s
_hw_rom_compidn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_compidn$/;"	u
_hw_rom_compidn_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_compidn_bitfields$/;"	s	union:_hw_rom_compidn
_hw_rom_entryn	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_entryn$/;"	u
_hw_rom_entryn_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_entryn_bitfields$/;"	s	union:_hw_rom_entryn
_hw_rom_periphid0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_periphid0$/;"	u
_hw_rom_periphid0_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_periphid0_bitfields$/;"	s	union:_hw_rom_periphid0
_hw_rom_periphid1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_periphid1$/;"	u
_hw_rom_periphid1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_periphid1_bitfields$/;"	s	union:_hw_rom_periphid1
_hw_rom_periphid2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_periphid2$/;"	u
_hw_rom_periphid2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_periphid2_bitfields$/;"	s	union:_hw_rom_periphid2
_hw_rom_periphid3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_periphid3$/;"	u
_hw_rom_periphid3_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_periphid3_bitfields$/;"	s	union:_hw_rom_periphid3
_hw_rom_periphid4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_periphid4$/;"	u
_hw_rom_periphid4_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_periphid4_bitfields$/;"	s	union:_hw_rom_periphid4
_hw_rom_periphid5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_periphid5$/;"	u
_hw_rom_periphid5_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_periphid5_bitfields$/;"	s	union:_hw_rom_periphid5
_hw_rom_periphid6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_periphid6$/;"	u
_hw_rom_periphid6_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_periphid6_bitfields$/;"	s	union:_hw_rom_periphid6
_hw_rom_periphid7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_periphid7$/;"	u
_hw_rom_periphid7_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_periphid7_bitfields$/;"	s	union:_hw_rom_periphid7
_hw_rom_sysaccess	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_sysaccess$/;"	u
_hw_rom_sysaccess_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_sysaccess_bitfields$/;"	s	union:_hw_rom_sysaccess
_hw_rom_tablemark	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rom_tablemark$/;"	u
_hw_rom_tablemark_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rom_tablemark_bitfields$/;"	s	union:_hw_rom_tablemark
_hw_rtc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_rtc$/;"	s
_hw_rtc_cr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rtc_cr$/;"	u
_hw_rtc_cr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rtc_cr_bitfields$/;"	s	union:_hw_rtc_cr
_hw_rtc_ier	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rtc_ier$/;"	u
_hw_rtc_ier_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rtc_ier_bitfields$/;"	s	union:_hw_rtc_ier
_hw_rtc_lr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rtc_lr$/;"	u
_hw_rtc_lr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rtc_lr_bitfields$/;"	s	union:_hw_rtc_lr
_hw_rtc_sr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rtc_sr$/;"	u
_hw_rtc_sr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rtc_sr_bitfields$/;"	s	union:_hw_rtc_sr
_hw_rtc_tar	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rtc_tar$/;"	u
_hw_rtc_tar_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rtc_tar_bitfields$/;"	s	union:_hw_rtc_tar
_hw_rtc_tcr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rtc_tcr$/;"	u
_hw_rtc_tcr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rtc_tcr_bitfields$/;"	s	union:_hw_rtc_tcr
_hw_rtc_tpr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rtc_tpr$/;"	u
_hw_rtc_tpr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rtc_tpr_bitfields$/;"	s	union:_hw_rtc_tpr
_hw_rtc_tsr	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_rtc_tsr$/;"	u
_hw_rtc_tsr_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_rtc_tsr_bitfields$/;"	s	union:_hw_rtc_tsr
_hw_sim	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_sim$/;"	s
_hw_sim_clkdiv1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_clkdiv1$/;"	u
_hw_sim_clkdiv1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_clkdiv1_bitfields$/;"	s	union:_hw_sim_clkdiv1
_hw_sim_copc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_copc$/;"	u
_hw_sim_copc_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_copc_bitfields$/;"	s	union:_hw_sim_copc
_hw_sim_fcfg1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_fcfg1$/;"	u
_hw_sim_fcfg1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_fcfg1_bitfields$/;"	s	union:_hw_sim_fcfg1
_hw_sim_fcfg2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_fcfg2$/;"	u
_hw_sim_fcfg2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_fcfg2_bitfields$/;"	s	union:_hw_sim_fcfg2
_hw_sim_scgc4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_scgc4$/;"	u
_hw_sim_scgc4_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_scgc4_bitfields$/;"	s	union:_hw_sim_scgc4
_hw_sim_scgc5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_scgc5$/;"	u
_hw_sim_scgc5_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_scgc5_bitfields$/;"	s	union:_hw_sim_scgc5
_hw_sim_scgc6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_scgc6$/;"	u
_hw_sim_scgc6_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_scgc6_bitfields$/;"	s	union:_hw_sim_scgc6
_hw_sim_sdid	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_sdid$/;"	u
_hw_sim_sdid_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_sdid_bitfields$/;"	s	union:_hw_sim_sdid
_hw_sim_sopt1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_sopt1$/;"	u
_hw_sim_sopt1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_sopt1_bitfields$/;"	s	union:_hw_sim_sopt1
_hw_sim_sopt2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_sopt2$/;"	u
_hw_sim_sopt2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_sopt2_bitfields$/;"	s	union:_hw_sim_sopt2
_hw_sim_sopt4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_sopt4$/;"	u
_hw_sim_sopt4_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_sopt4_bitfields$/;"	s	union:_hw_sim_sopt4
_hw_sim_sopt5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_sopt5$/;"	u
_hw_sim_sopt5_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_sopt5_bitfields$/;"	s	union:_hw_sim_sopt5
_hw_sim_sopt7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_sopt7$/;"	u
_hw_sim_sopt7_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_sopt7_bitfields$/;"	s	union:_hw_sim_sopt7
_hw_sim_srvcop	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_srvcop$/;"	u
_hw_sim_srvcop_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_srvcop_bitfields$/;"	s	union:_hw_sim_srvcop
_hw_sim_uidl	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_uidl$/;"	u
_hw_sim_uidl_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_uidl_bitfields$/;"	s	union:_hw_sim_uidl
_hw_sim_uidmh	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_uidmh$/;"	u
_hw_sim_uidmh_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_uidmh_bitfields$/;"	s	union:_hw_sim_uidmh
_hw_sim_uidml	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_sim_uidml$/;"	u
_hw_sim_uidml_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_sim_uidml_bitfields$/;"	s	union:_hw_sim_uidml
_hw_smc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_smc$/;"	s
_hw_smc_pmctrl	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_smc_pmctrl$/;"	u
_hw_smc_pmctrl_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_smc_pmctrl_bitfields$/;"	s	union:_hw_smc_pmctrl
_hw_smc_pmprot	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_smc_pmprot$/;"	u
_hw_smc_pmprot_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_smc_pmprot_bitfields$/;"	s	union:_hw_smc_pmprot
_hw_smc_pmstat	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_smc_pmstat$/;"	u
_hw_smc_pmstat_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_smc_pmstat_bitfields$/;"	s	union:_hw_smc_pmstat
_hw_smc_stopctrl	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_smc_stopctrl$/;"	u
_hw_smc_stopctrl_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_smc_stopctrl_bitfields$/;"	s	union:_hw_smc_stopctrl
_hw_spi	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_spi$/;"	s
_hw_spi_br	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_spi_br$/;"	u
_hw_spi_br_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_spi_br_bitfields$/;"	s	union:_hw_spi_br
_hw_spi_c1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_spi_c1$/;"	u
_hw_spi_c1_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_spi_c1_bitfields$/;"	s	union:_hw_spi_c1
_hw_spi_c2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_spi_c2$/;"	u
_hw_spi_c2_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_spi_c2_bitfields$/;"	s	union:_hw_spi_c2
_hw_spi_d	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_spi_d$/;"	u
_hw_spi_d_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_spi_d_bitfields$/;"	s	union:_hw_spi_d
_hw_spi_m	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_spi_m$/;"	u
_hw_spi_m_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_spi_m_bitfields$/;"	s	union:_hw_spi_m
_hw_spi_s	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_spi_s$/;"	u
_hw_spi_s_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_spi_s_bitfields$/;"	s	union:_hw_spi_s
_hw_tpm	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_tpm$/;"	s
_hw_tpm_cnsc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_tpm_cnsc$/;"	u
_hw_tpm_cnsc_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_tpm_cnsc_bitfields$/;"	s	union:_hw_tpm_cnsc
_hw_tpm_cnt	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_tpm_cnt$/;"	u
_hw_tpm_cnt_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_tpm_cnt_bitfields$/;"	s	union:_hw_tpm_cnt
_hw_tpm_cnv	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_tpm_cnv$/;"	u
_hw_tpm_cnv_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_tpm_cnv_bitfields$/;"	s	union:_hw_tpm_cnv
_hw_tpm_conf	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_tpm_conf$/;"	u
_hw_tpm_conf_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_tpm_conf_bitfields$/;"	s	union:_hw_tpm_conf
_hw_tpm_mod	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_tpm_mod$/;"	u
_hw_tpm_mod_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_tpm_mod_bitfields$/;"	s	union:_hw_tpm_mod
_hw_tpm_sc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_tpm_sc$/;"	u
_hw_tpm_sc_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_tpm_sc_bitfields$/;"	s	union:_hw_tpm_sc
_hw_tpm_status	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_tpm_status$/;"	u
_hw_tpm_status_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_tpm_status_bitfields$/;"	s	union:_hw_tpm_status
_hw_vref	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef struct _hw_vref$/;"	s
_hw_vref_sc	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_vref_sc$/;"	u
_hw_vref_sc_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_vref_sc_bitfields$/;"	s	union:_hw_vref_sc
_hw_vref_trm	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^typedef union _hw_vref_trm$/;"	u
_hw_vref_trm_bitfields	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    struct _hw_vref_trm_bitfields$/;"	s	union:_hw_vref_trm
_hwtimer_error_code	platform/system/inc/fsl_hwtimer.h	/^typedef enum _hwtimer_error_code$/;"	g
_hwtimer_error_code_t	platform/system/inc/fsl_hwtimer.h	/^} _hwtimer_error_code_t;$/;"	t	typeref:enum:_hwtimer_error_code
_i2c_direction	platform/hal/inc/fsl_i2c_hal.h	/^typedef enum _i2c_direction {$/;"	g
_i2c_slave_event	platform/drivers/inc/fsl_i2c_slave_driver.h	/^typedef enum _i2c_slave_event$/;"	g
_i2c_status	platform/hal/inc/fsl_i2c_hal.h	/^typedef enum _i2c_status {$/;"	g
_i2c_status_flag	platform/hal/inc/fsl_i2c_hal.h	/^typedef enum _i2c_status_flag {$/;"	g
_interrupt_status_t	platform/system/inc/fsl_interrupt_manager.h	/^typedef enum _interrupt_status_t {$/;"	g
_isatty	platform/utilities/src/fsl_misc_utilities.c	/^int _isatty (int fd) $/;"	f
_isatty	platform/utilities/src/syscalls.c	/^int _isatty(int32_t file)$/;"	f
_kill	platform/utilities/src/syscalls.c	/^int _kill(int32_t pid, int32_t sig)$/;"	f
_link	platform/utilities/src/syscalls.c	/^int _link(const uint8_t *old, const uint8_t *new)$/;"	f
_llwu_external_pin_filter_mode	platform/hal/inc/fsl_llwu_hal.h	/^typedef struct _llwu_external_pin_filter_mode {$/;"	s
_llwu_external_pin_modes	platform/hal/inc/fsl_llwu_hal.h	/^typedef enum _llwu_external_pin_modes {$/;"	g
_llwu_filter_modes	platform/hal/inc/fsl_llwu_hal.h	/^typedef enum _llwu_filter_modes {$/;"	g
_llwu_reset_enable_mode	platform/hal/inc/fsl_llwu_hal.h	/^typedef struct _llwu_reset_enable_mode {$/;"	s
_llwu_wakeup_module	platform/hal/inc/fsl_llwu_hal.h	/^typedef enum _llwu_wakeup_module {$/;"	g
_llwu_wakeup_pin	platform/hal/inc/fsl_llwu_hal.h	/^typedef enum _llwu_wakeup_pin {$/;"	g
_lpsci_bit_count_per_char	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum  _lpsci_bit_count_per_char {$/;"	g
_lpsci_break_char_length	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_break_char_length {$/;"	g
_lpsci_idle_line_select	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_idle_line_select {$/;"	g
_lpsci_interrupt	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_interrupt {$/;"	g
_lpsci_ir_tx_pulsewidth	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_ir_tx_pulsewidth {$/;"	g
_lpsci_operation_config	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_operation_config {$/;"	g
_lpsci_parity_mode	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_parity_mode {$/;"	g
_lpsci_receiver_source	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_receiver_source {$/;"	g
_lpsci_singlewire_txdir	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_singlewire_txdir {$/;"	g
_lpsci_status	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_status$/;"	g
_lpsci_status_flag	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_status_flag {$/;"	g
_lpsci_stop_bit_count	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_stop_bit_count {$/;"	g
_lpsci_wakeup_method	platform/hal/inc/fsl_lpsci_hal.h	/^typedef enum _lpsci_wakeup_method {$/;"	g
_lptmr_pin_polarity	platform/hal/inc/fsl_lptmr_hal.h	/^typedef enum _lptmr_pin_polarity{$/;"	g
_lptmr_pin_select	platform/hal/inc/fsl_lptmr_hal.h	/^typedef enum _lptmr_pin_select{$/;"	g
_lptmr_prescaler_value	platform/hal/inc/fsl_lptmr_hal.h	/^typedef enum _lptmr_prescaler_value{$/;"	g
_lptmr_status	platform/hal/inc/fsl_lptmr_hal.h	/^typedef enum _lptmr_status {$/;"	g
_lptmr_timer_mode	platform/hal/inc/fsl_lptmr_hal.h	/^typedef enum _lptmr_timer_mode{$/;"	g
_lpuart_bit_count_per_char	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum  _lpuart_bit_count_per_char {$/;"	g
_lpuart_break_char_length	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_break_char_length {$/;"	g
_lpuart_cts_config	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_cts_config {$/;"	g
_lpuart_cts_source	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_cts_source {$/;"	g
_lpuart_idle_char	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_idle_char {$/;"	g
_lpuart_idle_line_select	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_idle_line_select {$/;"	g
_lpuart_interrupt	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_interrupt {$/;"	g
_lpuart_ir_tx_pulsewidth	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_ir_tx_pulsewidth {$/;"	g
_lpuart_match_config	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_match_config {$/;"	g
_lpuart_operation_config	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_operation_config {$/;"	g
_lpuart_parity_mode	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_parity_mode {$/;"	g
_lpuart_singlewire_txdir	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_singlewire_txdir {$/;"	g
_lpuart_status	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_status$/;"	g
_lpuart_status_flag	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_status_flag {$/;"	g
_lpuart_stop_bit_count	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_stop_bit_count {$/;"	g
_lpuart_wakeup_method	platform/hal/inc/fsl_lpuart_hal.h	/^typedef enum _lpuart_wakeup_method {$/;"	g
_lseek	platform/utilities/src/syscalls.c	/^int _lseek(int32_t file, int32_t ptr, int32_t dir)$/;"	f
_mcg_atm_error	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_atm_error$/;"	g
_mcg_atm_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_atm_select$/;"	g
_mcg_auto_trim_machine_fail_status	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_auto_trim_machine_fail_status$/;"	g
_mcg_clk_stat_status	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_clk_stat_status$/;"	g
_mcg_clock_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_clock_select$/;"	g
_mcg_constant	platform/hal/inc/fsl_mcg_hal.h	/^enum _mcg_constant$/;"	g
_mcg_dco_range_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_dco_range_select$/;"	g
_mcg_dmx32_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_dmx32_select$/;"	g
_mcg_external_ref_clock_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_external_ref_clock_select$/;"	g
_mcg_freq_range_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_freq_range_select$/;"	g
_mcg_freq_range_select	platform/hal/inc/fsl_mcglite_hal.h	/^typedef enum _mcg_freq_range_select$/;"	g
_mcg_high_gain_osc_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_high_gain_osc_select$/;"	g
_mcg_high_gain_osc_select	platform/hal/inc/fsl_mcglite_hal.h	/^typedef enum _mcg_high_gain_osc_select$/;"	g
_mcg_internal_ref_clk_status	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_internal_ref_clk_status$/;"	g
_mcg_internal_ref_clock_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_internal_ref_clock_select$/;"	g
_mcg_internal_ref_clock_source	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_internal_ref_clock_source$/;"	g
_mcg_internal_ref_status	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_internal_ref_status$/;"	g
_mcg_lock_status	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_lock_status$/;"	g
_mcg_locs0_status	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_locs0_status$/;"	g
_mcg_locs2_status	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_locs2_status$/;"	g
_mcg_loss_of_clk1_status	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_loss_of_clk1_status$/;"	g
_mcg_loss_of_lock_status	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_loss_of_lock_status$/;"	g
_mcg_low_power_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_low_power_select$/;"	g
_mcg_modes	platform/hal/inc/fsl_mcg_hal_modes.h	/^typedef enum _mcg_modes {$/;"	g
_mcg_oscsel_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_oscsel_select$/;"	g
_mcg_pll_clk_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_pll_clk_select$/;"	g
_mcg_pll_external_ref_clk_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_pll_external_ref_clk_select$/;"	g
_mcg_pll_select	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_pll_select$/;"	g
_mcg_pll_stat_status	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_pll_stat_status$/;"	g
_mcg_status	platform/hal/inc/fsl_mcg_hal.h	/^typedef enum _mcg_status$/;"	g
_mcglite_constant	platform/hal/inc/fsl_mcglite_hal.h	/^enum _mcglite_constant$/;"	g
_mcglite_ext_osc_status	platform/hal/inc/fsl_mcglite_hal.h	/^typedef enum _mcglite_ext_osc_status$/;"	g
_mcglite_ext_select	platform/hal/inc/fsl_mcglite_hal.h	/^typedef enum _mcglite_ext_select$/;"	g
_mcglite_lirc_div	platform/hal/inc/fsl_mcglite_hal.h	/^typedef enum _mcglite_lirc_div$/;"	g
_mcglite_lirc_select	platform/hal/inc/fsl_mcglite_hal.h	/^typedef enum _mcglite_lirc_select$/;"	g
_mcglite_mcgoutclk_source	platform/hal/inc/fsl_mcglite_hal.h	/^typedef enum _mcglite_mcgoutclk_source$/;"	g
_mcglite_mode	platform/hal/inc/fsl_mcglite_hal_modes.h	/^typedef enum _mcglite_mode$/;"	g
_mmc_cmd_t	platform/drivers/inc/fsl_sdmmc_card.h	/^typedef enum _mmc_cmd_t {           \/*   type     argument        response *\/$/;"	g
_mmdvsq_divide_by_zero_select	platform/hal/inc/fsl_mmdvsq_hal.h	/^typedef enum _mmdvsq_divide_by_zero_select$/;"	g
_mmdvsq_divide_by_zero_status	platform/hal/inc/fsl_mmdvsq_hal.h	/^typedef enum _mmdvsq_divide_by_zero_status$/;"	g
_mmdvsq_divide_fast_start_select	platform/hal/inc/fsl_mmdvsq_hal.h	/^typedef enum _mmdvsq_divide_fast_start_select$/;"	g
_mmdvsq_divide_opertion_select	platform/hal/inc/fsl_mmdvsq_hal.h	/^typedef enum _mmdvsq_divide_opertion_select$/;"	g
_mmdvsq_error_code_t	platform/hal/inc/fsl_mmdvsq_hal.h	/^typedef enum _mmdvsq_error_code_t{$/;"	g
_mmdvsq_execution_status	platform/hal/inc/fsl_mmdvsq_hal.h	/^typedef enum _mmdvsq_execution_status$/;"	g
_mmdvsq_remainder_calculation_select	platform/hal/inc/fsl_mmdvsq_hal.h	/^typedef enum _mmdvsq_remainder_calculation_select{$/;"	g
_mmdvsq_unsigned_divide_select	platform/hal/inc/fsl_mmdvsq_hal.h	/^typedef enum _mmdvsq_unsigned_divide_select$/;"	g
_mpu_access_control	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_access_control{$/;"	g
_mpu_access_mode	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_access_mode{$/;"	g
_mpu_access_type	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_access_type{$/;"	g
_mpu_error_access_control	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_error_access_control{$/;"	g
_mpu_error_access_type	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_error_access_type{$/;"	g
_mpu_error_addr_reg	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_error_addr_reg{$/;"	g
_mpu_error_attributes	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_error_attributes{$/;"	g
_mpu_error_detail_reg	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_error_detail_reg{$/;"	g
_mpu_master_num	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_master_num{$/;"	g
_mpu_process_identifier_value	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_process_identifier_value{$/;"	g
_mpu_region_num	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_region_num{$/;"	g
_mpu_region_valid	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_region_valid{$/;"	g
_mpu_supervisor_access_rights	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_supervisor_access_rights{$/;"	g
_mpu_user_access_rights	platform/hal/inc/fsl_mpu_hal.h	/^typedef enum _mpu_user_access_rights{$/;"	g
_open	platform/utilities/src/syscalls.c	/^int _open(const uint8_t *path, int32_t flags, int32_t mode)$/;"	f
_osa_critical_section_mode_t	platform/osa/inc/fsl_os_abstraction.h	/^typedef enum _osa_critical_section_mode_t$/;"	g
_osa_event_clear_mode_t	platform/osa/inc/fsl_os_abstraction.h	/^typedef enum _osa_event_clear_mode_t$/;"	g
_osa_status_t	platform/osa/inc/fsl_os_abstraction.h	/^typedef enum _osa_status_t$/;"	g
_osc_capacitor_config	platform/hal/inc/fsl_osc_hal.h	/^typedef enum _osc_capacitor_config {$/;"	g
_pdb_adc_pre_trigger_flag	platform/drivers/inc/fsl_pdb_driver.h	/^typedef enum _pdb_adc_pre_trigger_flag$/;"	g
_pdb_clk_prescaler_div_mode	platform/hal/inc/fsl_pdb_hal.h	/^typedef enum _pdb_clk_prescaler_div_mode$/;"	g
_pdb_load_mode	platform/hal/inc/fsl_pdb_hal.h	/^typedef enum _pdb_load_mode$/;"	g
_pdb_mult_factor_mode	platform/hal/inc/fsl_pdb_hal.h	/^typedef enum _pdb_mult_factor_mode$/;"	g
_pdb_status	platform/hal/inc/fsl_pdb_hal.h	/^typedef enum _pdb_status$/;"	g
_pdb_trigger_src_mode	platform/hal/inc/fsl_pdb_hal.h	/^typedef enum _pdb_trigger_src_mode$/;"	g
_pmc_int_select	platform/hal/inc/fsl_pmc_hal.h	/^typedef enum _pmc_int_select {$/;"	g
_pmc_low_volt_detect_volt_select	platform/hal/inc/fsl_pmc_hal.h	/^typedef enum _pmc_low_volt_detect_volt_select {$/;"	g
_pmc_low_volt_warn_volt_select	platform/hal/inc/fsl_pmc_hal.h	/^typedef enum _pmc_low_volt_warn_volt_select {$/;"	g
_port_digital_filter_clock_source	platform/hal/inc/fsl_port_hal.h	/^typedef enum _port_digital_filter_clock_source {$/;"	g
_port_drive_strength	platform/hal/inc/fsl_port_hal.h	/^typedef enum _port_drive_strength {$/;"	g
_port_interrupt_config	platform/hal/inc/fsl_port_hal.h	/^typedef enum _port_interrupt_config {$/;"	g
_port_mux	platform/hal/inc/fsl_port_hal.h	/^typedef enum _port_mux {$/;"	g
_port_pull	platform/hal/inc/fsl_port_hal.h	/^typedef enum _port_pull {$/;"	g
_port_slew_rate	platform/hal/inc/fsl_port_hal.h	/^typedef enum _port_slew_rate {$/;"	g
_power_manager_callback_type	platform/system/inc/fsl_power_manager.h	/^typedef enum _power_manager_callback_type {$/;"	g
_power_manager_callback_user_config	platform/system/inc/fsl_power_manager.h	/^typedef struct _power_manager_callback_user_config {$/;"	s
_power_manager_error_code	platform/system/inc/fsl_power_manager.h	/^typedef enum _power_manager_error_code {$/;"	g
_power_manager_mode_user_config	platform/system/inc/fsl_power_manager.h	/^typedef struct _power_manager_mode_user_config {$/;"	s
_power_manager_modes	platform/system/inc/fsl_power_manager.h	/^typedef enum _power_manager_modes {$/;"	g
_power_manager_notify	platform/system/inc/fsl_power_manager.h	/^typedef enum _power_manager_notify$/;"	g
_power_manager_policy	platform/system/inc/fsl_power_manager.h	/^typedef enum _power_manager_policy {$/;"	g
_power_manager_state	platform/system/inc/fsl_power_manager.h	/^typedef struct _power_manager_state {$/;"	s
_power_mode_stat	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _power_mode_stat {$/;"	g
_power_modes	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _power_modes {$/;"	g
_power_modes_protect	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _power_modes_protect {$/;"	g
_power_notify_struct	platform/system/inc/fsl_power_manager.h	/^typedef struct _power_notify_struct$/;"	s
_power_wakeup_module	platform/system/src/power/fsl_power_manager_common.h	/^typedef enum _power_wakeup_module$/;"	g
_power_wakeup_pin	platform/system/src/power/fsl_power_manager_common.h	/^typedef enum _power_wakeup_pin$/;"	g
_rcm_boot_rom_config	platform/hal/inc/fsl_rcm_hal.h	/^typedef enum _rcm_boot_rom_config {$/;"	g
_rcm_filter_run_wait_modes	platform/hal/inc/fsl_rcm_hal.h	/^typedef enum _rcm_filter_run_wait_modes {$/;"	g
_rcm_source_names	platform/hal/inc/fsl_rcm_hal.h	/^typedef enum _rcm_source_names {$/;"	g
_read	platform/utilities/src/fsl_debug_console.c	/^int _read(int handle, char *buffer, int size)$/;"	f
_read	platform/utilities/src/fsl_debug_console.c	420;"	d	file:
_read	platform/utilities/src/syscalls.c	/^int _read(int32_t file, uint8_t *ptr, int32_t len)$/;"	f
_read_atollic	platform/utilities/src/fsl_debug_console.c	/^int _read_atollic(int handle, uint8_t *buffer, int size)$/;"	f
_read_atollic	platform/utilities/src/fsl_debug_console.c	373;"	d	file:
_reserved0	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon67::__anon68
_reserved0	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon65::__anon66
_reserved0	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon63::__anon64
_reserved0	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon69::__anon70
_reserved0	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon67::__anon68
_reserved0	platform/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon108::__anon109
_reserved0	platform/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon106::__anon107
_reserved0	platform/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon104::__anon105
_reserved0	platform/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon110::__anon111
_reserved0	platform/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon108::__anon109
_reserved0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved0[1];$/;"	m	struct:_hw_spi
_reserved0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved0[24];$/;"	m	struct:_hw_port
_reserved0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved0[28];$/;"	m	struct:_hw_mtbdwt
_reserved0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved0[2];$/;"	m	struct:_hw_rcm
_reserved0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved0[3824];$/;"	m	struct:_hw_mtb
_reserved0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved0[4028];$/;"	m	struct:_hw_rom
_reserved0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved0[4096];$/;"	m	struct:_hw_sim
_reserved0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved0[4];$/;"	m	struct:_hw_adc
_reserved0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved0[4];$/;"	m	struct:_hw_mcg
_reserved0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved0[52];$/;"	m	struct:_hw_tpm
_reserved0	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved0[8];$/;"	m	struct:_hw_mcm
_reserved0	platform/hal/inc/fsl_dma_hal.h	/^        uint32_t _reserved0 : 1;$/;"	m	struct:DmaErrorStatus::__anon132
_reserved0	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t _reserved0 : 14;$/;"	m	struct:EDMAErrorStatusAll::__anon128
_reserved1	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon67::__anon68
_reserved1	platform/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon108::__anon109
_reserved1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved1[156];$/;"	m	struct:_hw_mtb
_reserved1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved1[1];$/;"	m	struct:_hw_mcg
_reserved1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved1[48];$/;"	m	struct:_hw_mcm
_reserved1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved1[48];$/;"	m	struct:_hw_tpm
_reserved1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved1[4];$/;"	m	struct:_hw_mtbdwt
_reserved1	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved1[4];$/;"	m	struct:_hw_sim
_reserved1	platform/hal/inc/fsl_dma_hal.h	/^        uint32_t _reserved1 : 1;$/;"	m	struct:DmaErrorStatus::__anon132
_reserved1	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t _reserved1 : 1;$/;"	m	struct:EDMAErrorStatusAll::__anon128
_reserved2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved2[15];$/;"	m	struct:_hw_mcg
_reserved2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved2[452];$/;"	m	struct:_hw_mtbdwt
_reserved2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved2[4];$/;"	m	struct:_hw_sim
_reserved2	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved2[8];$/;"	m	struct:_hw_mtb
_reserved3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved3[3524];$/;"	m	struct:_hw_mtbdwt
_reserved3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved3[8];$/;"	m	struct:_hw_mtb
_reserved3	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved3[8];$/;"	m	struct:_hw_sim
_reserved4	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved4[12];$/;"	m	struct:_hw_sim
_reserved5	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved5[4];$/;"	m	struct:_hw_sim
_reserved6	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved6[4];$/;"	m	struct:_hw_sim
_reserved7	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved7[4];$/;"	m	struct:_hw_sim
_reserved8	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^    uint8_t _reserved8[156];$/;"	m	struct:_hw_sim
_rnga_mode	platform/hal/inc/fsl_rnga_hal.h	/^typedef enum _rnga_mode$/;"	g
_rnga_output_reg_level	platform/hal/inc/fsl_rnga_hal.h	/^typedef enum _rnga_output_reg_level$/;"	g
_rnga_status	platform/hal/inc/fsl_rnga_hal.h	/^typedef enum _rnga_status$/;"	g
_rnga_user_config	platform/drivers/inc/fsl_rnga_driver.h	/^typedef struct _rnga_user_config$/;"	s
_sai_bclk_source	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_bclk_source$/;"	g
_sai_clk_direction	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_clk_direction$/;"	g
_sai_clk_polarity	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_clk_polarity$/;"	g
_sai_data_order	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_data_order$/;"	g
_sai_dma_request	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_dma_request$/;"	g
_sai_fifo_packing	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_fifo_packing$/;"	g
_sai_interrupt_request	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_interrupt_request$/;"	g
_sai_master_slave	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_master_slave$/;"	g
_sai_mclk_source	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_mclk_source$/;"	g
_sai_mono_streo	platform/drivers/inc/fsl_sai_driver.h	/^typedef enum _sai_mono_streo$/;"	g
_sai_protocol	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_protocol$/;"	g
_sai_reset_type	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_reset_type$/;"	g
_sai_running_mode	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_running_mode$/;"	g
_sai_state_flag	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_state_flag$/;"	g
_sai_status	platform/drivers/inc/fsl_sai_driver.h	/^typedef enum _sai_status$/;"	g
_sai_sync_mode	platform/hal/inc/fsl_sai_hal.h	/^typedef enum _sai_sync_mode$/;"	g
_sbrk	platform/utilities/src/fsl_misc_utilities.c	/^_sbrk (int incr)$/;"	f
_sbrk	platform/utilities/src/syscalls.c	/^caddr_t _sbrk(int32_t incr)$/;"	f
_sd_acmd_t	platform/drivers/inc/fsl_sdmmc_card.h	/^typedef enum _sd_acmd_t {$/;"	g
_sd_buswidth_t	platform/drivers/inc/fsl_sdmmc_card.h	/^typedef enum _sd_buswidth_t {$/;"	g
_sd_cmd_t	platform/drivers/inc/fsl_sdmmc_card.h	/^typedef enum _sd_cmd_t {$/;"	g
_sd_switch_mode_t	platform/drivers/inc/fsl_sdmmc_card.h	/^typedef enum _sd_switch_mode_t {$/;"	g
_sdcard_type	platform/drivers/inc/fsl_sdmmc_card.h	/^typedef enum _sdcard_type$/;"	g
_sdcard_version	platform/drivers/inc/fsl_sdmmc_card.h	/^typedef enum _sdcard_version$/;"	g
_sdhc_buswidth	platform/drivers/inc/fsl_sdhc_driver.h	/^typedef enum _sdhc_buswidth {$/;"	g
_sdhc_card_detect_type	platform/drivers/inc/fsl_sdhc_driver.h	/^typedef enum _sdhc_card_detect_type {$/;"	g
_sdhc_hal_dma_mode	platform/hal/inc/fsl_sdhc_hal.h	/^typedef enum _sdhc_hal_dma_mode {$/;"	g
_sdhc_hal_dtw	platform/hal/inc/fsl_sdhc_hal.h	/^typedef enum _sdhc_hal_dtw {$/;"	g
_sdhc_hal_endian	platform/hal/inc/fsl_sdhc_hal.h	/^typedef enum _sdhc_hal_endian {$/;"	g
_sdhc_hal_led	platform/hal/inc/fsl_sdhc_hal.h	/^typedef enum _sdhc_hal_led {$/;"	g
_sdhc_hal_mmcboot	platform/hal/inc/fsl_sdhc_hal.h	/^typedef enum _sdhc_hal_mmcboot {$/;"	g
_sdhc_power_mode	platform/drivers/inc/fsl_sdhc_driver.h	/^typedef enum _sdhc_power_mode {$/;"	g
_sdhc_resp_type	platform/drivers/inc/fsl_sdhc_driver.h	/^typedef enum _sdhc_resp_type {$/;"	g
_sdhc_status	platform/drivers/inc/fsl_sdhc_driver.h	/^typedef enum _sdhc_status {$/;"	g
_sdhc_transfer_mode	platform/drivers/inc/fsl_sdhc_driver.h	/^typedef enum _sdhc_transfer_mode {$/;"	g
_sdmmc_cmd_t	platform/drivers/inc/fsl_sdmmc_card.h	/^typedef enum _sdmmc_cmd_t {$/;"	g
_sdspi_response_type	platform/composite/inc/fsl_sdcard_spi.h	/^typedef enum _sdspi_response_type {$/;"	g
_sdspi_status_t	platform/composite/inc/fsl_sdcard_spi.h	/^typedef enum _sdspi_status_t$/;"	g
_sim_adc_pretrg_sel	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _sim_adc_pretrg_sel$/;"	g
_sim_adc_trg_sel	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _sim_adc_trg_sel$/;"	g
_sim_clock_gate_name	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _sim_clock_gate_name$/;"	g
_sim_hal_status	platform/hal/inc/fsl_sim_hal.h	/^typedef enum _sim_hal_status {$/;"	g
_sim_ptd7pad_strengh	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _sim_ptd7pad_strengh$/;"	g
_sim_tpm_ch_src	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _sim_tpm_ch_src$/;"	g
_sim_tpm_clk_sel	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _sim_tpm_clk_sel$/;"	g
_sim_uart_rxsrc	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _sim_uart_rxsrc$/;"	g
_sim_uart_txsrc	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^typedef enum _sim_uart_txsrc$/;"	g
_smc_hal_error_code	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _smc_hal_error_code {$/;"	g
_smc_lpo_option	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _smc_lpo_option {$/;"	g
_smc_lpwui_option	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _smc_lpwui_option {$/;"	g
_smc_por_option	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _smc_por_option {$/;"	g
_smc_power_mode_config	platform/hal/inc/fsl_smc_hal.h	/^typedef struct _smc_power_mode_config {$/;"	s
_smc_power_mode_protection_config	platform/hal/inc/fsl_smc_hal.h	/^typedef struct _smc_power_mode_protection_config {$/;"	s
_smc_power_options	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _smc_power_options {$/;"	g
_smc_pstop_option	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _smc_pstop_option {$/;"	g
_smc_ram2_option	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _smc_ram2_option {$/;"	g
_smc_run_mode	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _smc_run_mode {$/;"	g
_smc_stop_mode	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _smc_stop_mode {$/;"	g
_smc_stop_submode	platform/hal/inc/fsl_smc_hal.h	/^typedef enum _smc_stop_submode {$/;"	g
_snd_status	platform/composite/inc/fsl_soundcard.h	/^typedef enum _snd_status$/;"	g
_spi_clock_phase	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_clock_phase {$/;"	g
_spi_clock_polarity	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_clock_polarity {$/;"	g
_spi_data_bitcount_mode	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_data_bitcount_mode  {$/;"	g
_spi_dma_event_flags	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^typedef enum _spi_dma_event_flags {$/;"	g	file:
_spi_dma_timeouts	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^enum _spi_dma_timeouts$/;"	g
_spi_errors	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_errors$/;"	g
_spi_event_flags	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^typedef enum _spi_event_flags {$/;"	g	file:
_spi_fifo_error_flag	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_fifo_error_flag {$/;"	g
_spi_fifo_interrupt_source	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_fifo_interrupt_source  {$/;"	g
_spi_fifo_status_flag	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_fifo_status_flag {$/;"	g
_spi_master_slave_mode	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_master_slave_mode {$/;"	g
_spi_pin_bit_encodings	platform/hal/src/spi/fsl_spi_hal.c	/^enum _spi_pin_bit_encodings$/;"	g	file:
_spi_pin_mode	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_pin_mode {$/;"	g
_spi_rxfifo_watermark	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_rxfifo_watermark {$/;"	g
_spi_shift_direction	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_shift_direction {$/;"	g
_spi_ss_output_mode	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_ss_output_mode {$/;"	g
_spi_timeouts	platform/drivers/inc/fsl_spi_master_driver.h	/^enum _spi_timeouts$/;"	g
_spi_txfifo_watermark	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_txfifo_watermark {$/;"	g
_spi_w1c_interrupt	platform/hal/inc/fsl_spi_hal.h	/^typedef enum _spi_w1c_interrupt {$/;"	g
_sputc	platform/utilities/src/print_scan.c	/^int _sputc(int c, void * input_string)$/;"	f
_ssd_config	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef struct _ssd_config$/;"	s
_stat	platform/utilities/src/syscalls.c	/^int _stat(const uint8_t *file, struct stat *st)$/;"	f
_times	platform/utilities/src/syscalls.c	/^int _times(struct tms *buf)$/;"	f
_tpm_clock_mode	platform/hal/inc/fsl_tpm_hal.h	/^typedef enum _tpm_clock_mode$/;"	g
_tpm_clock_ps	platform/hal/inc/fsl_tpm_hal.h	/^typedef enum _tpm_clock_ps$/;"	g
_tpm_clock_source	platform/drivers/inc/fsl_tpm_driver.h	/^typedef enum _tpm_clock_source$/;"	g
_tpm_counting_mode	platform/hal/inc/fsl_tpm_hal.h	/^typedef enum _tpm_counting_mode$/;"	g
_tpm_input_capture_mode_t	platform/hal/inc/fsl_tpm_hal.h	/^typedef enum _tpm_input_capture_mode_t$/;"	g
_tpm_output_compare_mode_t	platform/hal/inc/fsl_tpm_hal.h	/^typedef enum _tpm_output_compare_mode_t$/;"	g
_tpm_pwm_edge_mode_t	platform/hal/inc/fsl_tpm_hal.h	/^typedef enum _tpm_pwm_edge_mode_t$/;"	g
_tpm_pwm_mode_t	platform/hal/inc/fsl_tpm_hal.h	/^typedef enum _tpm_pwm_mode_t$/;"	g
_tpm_trigger_source_t	platform/hal/inc/fsl_tpm_hal.h	/^typedef enum _tpm_trigger_source_t$/;"	g
_tsi_active_mode_clock_divider	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef enum _tsi_active_mode_clock_divider {$/;"	g
_tsi_active_mode_clock_source	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef enum _tsi_active_mode_clock_source {$/;"	g
_tsi_active_mode_prescaler	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef enum _tsi_active_mode_prescaler {$/;"	g
_tsi_active_mode_prescaler_limits	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef struct _tsi_active_mode_prescaler_limits {$/;"	s
_tsi_analog_mode_select	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^typedef enum _tsi_analog_mode_select {$/;"	g
_tsi_channel_number	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^typedef enum _tsi_channel_number {$/;"	g
_tsi_electrode_osc_prescaler	platform/hal/inc/fsl_tsi_hal.h	/^typedef enum _tsi_electrode_osc_prescaler {$/;"	g
_tsi_external_osc_charge_current	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef enum _tsi_external_osc_charge_current {$/;"	g
_tsi_external_osc_charge_current	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^typedef enum _tsi_external_osc_charge_current {$/;"	g
_tsi_external_osc_charge_current_limits	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef struct _tsi_external_osc_charge_current_limits$/;"	s
_tsi_external_osc_charge_current_limits	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^typedef struct _tsi_external_osc_charge_current_limits$/;"	s
_tsi_internal_cap_trim	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef enum _tsi_internal_cap_trim {$/;"	g
_tsi_low_power_interval	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef enum _tsi_low_power_interval {$/;"	g
_tsi_n_consecutive_scans	platform/hal/inc/fsl_tsi_hal.h	/^typedef enum _tsi_n_consecutive_scans {$/;"	g
_tsi_n_consecutive_scans_limits	platform/hal/inc/fsl_tsi_hal.h	/^typedef struct _tsi_n_consecutive_scans_limits$/;"	s
_tsi_osc_delta_voltage	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef enum _tsi_osc_delta_voltage {$/;"	g
_tsi_oscilator_voltage_rails	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^typedef enum _tsi_oscilator_voltage_rails {$/;"	g
_tsi_parameter_limits	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef struct _tsi_parameter_limits {$/;"	s
_tsi_parameter_limits	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^typedef struct _tsi_parameter_limits {$/;"	s
_tsi_reference_osc_charge_current	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef enum _tsi_reference_osc_charge_current {$/;"	g
_tsi_reference_osc_charge_current	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^typedef enum _tsi_reference_osc_charge_current {$/;"	g
_tsi_reference_osc_charge_current_limits	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^typedef struct _tsi_reference_osc_charge_current_limits$/;"	s
_tsi_reference_osc_charge_current_limits	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^typedef struct _tsi_reference_osc_charge_current_limits$/;"	s
_tsi_status	platform/hal/inc/fsl_tsi_hal.h	/^typedef enum _tsi_status$/;"	g
_uart_bit_count_per_char	platform/hal/inc/fsl_uart_hal.h	/^typedef enum  _uart_bit_count_per_char {$/;"	g
_uart_break_char_length	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_break_char_length {$/;"	g
_uart_idle_line_select	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_idle_line_select {$/;"	g
_uart_interrupt	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_interrupt {$/;"	g
_uart_ir_tx_pulsewidth	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_ir_tx_pulsewidth {$/;"	g
_uart_operation_config	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_operation_config {$/;"	g
_uart_parity_mode	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_parity_mode {$/;"	g
_uart_receiver_source	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_receiver_source {$/;"	g
_uart_singlewire_txdir	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_singlewire_txdir {$/;"	g
_uart_status	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_status$/;"	g
_uart_status_flag	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_status_flag {$/;"	g
_uart_stop_bit_count	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_stop_bit_count {$/;"	g
_uart_wakeup_method	platform/hal/inc/fsl_uart_hal.h	/^typedef enum _uart_wakeup_method {$/;"	g
_unlink	platform/utilities/src/syscalls.c	/^int _unlink(const uint8_t *name)$/;"	f
_wait	platform/utilities/src/syscalls.c	/^int _wait(int32_t *status)$/;"	f
_wdog_clock_prescaler_value	platform/hal/inc/fsl_wdog_hal.h	/^typedef enum _wdog_clock_prescaler_value {$/;"	g
_wdog_common_config	platform/hal/inc/fsl_wdog_hal.h	/^typedef union _wdog_common_config {$/;"	u
_write	platform/utilities/src/fsl_debug_console.c	/^int _write (int handle, char *buffer, int size)$/;"	f
_write	platform/utilities/src/fsl_debug_console.c	393;"	d	file:
_write	platform/utilities/src/syscalls.c	/^int _write(int32_t file, uint8_t *ptr, int32_t len)$/;"	f
_write_atollic	platform/utilities/src/fsl_debug_console.c	/^int _write_atollic (int handle, uint8_t *buffer, int size)$/;"	f
_write_atollic	platform/utilities/src/fsl_debug_console.c	347;"	d	file:
accessRights	platform/drivers/inc/fsl_mpu_driver.h	/^    mpu_access_rights_t accessRights;  \/*!< all masters access permission *\/$/;"	m	struct:MpuRegionConfig
activeModePrescaler	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^  tsi_active_mode_prescaler_limits_t            activeModePrescaler;    \/*!< Input clock source prescaler limits *\/$/;"	m	struct:_tsi_parameter_limits
adc16_calibration_param_t	platform/drivers/inc/fsl_adc16_driver.h	/^} adc16_calibration_param_t;$/;"	t	typeref:struct:Adc16CalibrationParam
adc16_chn_config_t	platform/drivers/inc/fsl_adc16_driver.h	/^} adc16_chn_config_t;$/;"	t	typeref:struct:Adc16ChnConfig
adc16_chn_mux_mode_t	platform/hal/inc/fsl_adc16_hal.h	/^} adc16_chn_mux_mode_t;$/;"	t	typeref:enum:_adc16_chn_mux_mode
adc16_clk_divider_mode_t	platform/hal/inc/fsl_adc16_hal.h	/^} adc16_clk_divider_mode_t;$/;"	t	typeref:enum:_adc16_clk_divider_mode
adc16_clk_src_mode_t	platform/hal/inc/fsl_adc16_hal.h	/^} adc16_clk_src_mode_t;$/;"	t	typeref:enum:_adc16_clk_src_mode
adc16_flag_t	platform/drivers/inc/fsl_adc16_driver.h	/^} adc16_flag_t;$/;"	t	typeref:enum:_adc16_flag_t
adc16_hw_average_count_mode_t	platform/hal/inc/fsl_adc16_hal.h	/^} adc16_hw_average_count_mode_t;$/;"	t	typeref:enum:_adc16_hw_average_count_mode
adc16_hw_cmp_config_t	platform/drivers/inc/fsl_adc16_driver.h	/^} adc16_hw_cmp_config_t;$/;"	t	typeref:struct:Adc16HwCmpConfig
adc16_hw_cmp_range_mode_t	platform/hal/inc/fsl_adc16_hal.h	/^} adc16_hw_cmp_range_mode_t;$/;"	t	typeref:enum:_adc16_hw_cmp_range_mode
adc16_long_sample_cycle_mode_t	platform/hal/inc/fsl_adc16_hal.h	/^} adc16_long_sample_cycle_mode_t;$/;"	t	typeref:enum:_adc16_long_sample_cycle_mode
adc16_pga_config_t	platform/drivers/inc/fsl_adc16_driver.h	/^} adc16_pga_config_t;$/;"	t	typeref:struct:Adc16PgaConfig
adc16_pga_gain_mode_t	platform/hal/inc/fsl_adc16_hal.h	/^} adc16_pga_gain_mode_t;$/;"	t	typeref:enum:_adc16_pga_gain_mode
adc16_ref_volt_src_mode_t	platform/hal/inc/fsl_adc16_hal.h	/^} adc16_ref_volt_src_mode_t;$/;"	t	typeref:enum:_adc16_ref_volt_src_mode
adc16_resolution_mode_t	platform/hal/inc/fsl_adc16_hal.h	/^} adc16_resolution_mode_t;$/;"	t	typeref:enum:_adc16_resolution_mode
adc16_status_t	platform/hal/inc/fsl_adc16_hal.h	/^} adc16_status_t;$/;"	t	typeref:enum:_adc16_status
adc16_user_config_t	platform/drivers/inc/fsl_adc16_driver.h	/^} adc16_user_config_t;$/;"	t	typeref:struct:Adc16UserConfig
adcGateTable	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^static sim_clock_gate_name_t adcGateTable[] =$/;"	v	file:
address	platform/drivers/inc/fsl_edma_driver.h	/^    uint32_t address;           \/*!< Address of buffer. *\/$/;"	m	struct:EDMAScatterGatherList
address	platform/drivers/inc/fsl_i2c_master_driver.h	/^    uint16_t address;        \/*!< Slave's 7-bit or 10-bit address. If 10-bit address,$/;"	m	struct:I2CDevice
address	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    uint16_t address;                   \/*!< Slave's 7-bit or 10-bit address. If 10-bit address,$/;"	m	struct:I2CSlaveUserConfig
address	platform/drivers/inc/fsl_sai_driver.h	/^    uint8_t * address;$/;"	m	struct:sai_state
address	platform/hal/inc/fsl_sdhc_hal.h	/^    uint32_t *address;$/;"	m	struct:SdhcHalAdma2Descriptor
admaTableAddress	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t *admaTableAddress;                     \/*!< ADMA table address *\/$/;"	m	struct:SdhcHostDevice
admaTableMaxEntries	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t admaTableMaxEntries;                   \/*!< Maximum entries can be held in table *\/$/;"	m	struct:SdhcHostDevice
alarmRepTime	platform/drivers/inc/fsl_rtc_driver.h	/^    rtc_datetime_t alarmRepTime;       \/*!< Period for alarm to repeat, needs alarm interrupt be enabled.*\/$/;"	m	struct:RtcRepeatAlarmState
alarmTime	platform/drivers/inc/fsl_rtc_driver.h	/^    rtc_datetime_t alarmTime; \/*!< Set the RTC alarm time. *\/$/;"	m	struct:RtcRepeatAlarmState
amclkdiv	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    tsi_active_mode_clock_divider_t amclkdiv; \/*!< Active mode prescaler. *\/$/;"	m	struct:TsiConfig
amclks	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    tsi_active_mode_clock_source_t amclks;   \/*!< Active mode clock source. *\/$/;"	m	struct:TsiConfig
ampsc	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    tsi_active_mode_prescaler_t ampsc;    \/*!< Active mode prescaler. *\/$/;"	m	struct:TsiConfig
argument	platform/composite/inc/fsl_sdcard_spi.h	/^    uint32_t argument;                                  \/*!< Command argument *\/$/;"	m	struct:SdSpiRequest
argument	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t argument;                              \/*!< Command argument *\/$/;"	m	struct:SdhcRequest
armBitRevIndexTable1024	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE1024_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable128	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable16	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE__16_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable2048	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE2048_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable256	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable32	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE__32_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable4096	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE4096_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable512	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable64	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE__64_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable_fixed_1024	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable_fixed_1024[ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable_fixed_128	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable_fixed_128[ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable_fixed_16	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable_fixed_16[ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable_fixed_2048	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable_fixed_2048[ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable_fixed_256	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable_fixed_256[ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable_fixed_32	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable_fixed_32[ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable_fixed_4096	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable_fixed_4096[ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable_fixed_512	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable_fixed_512[ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH] = $/;"	v
armBitRevIndexTable_fixed_64	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevIndexTable_fixed_64[ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH] = $/;"	v
armBitRevTable	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevTable[1024] = {$/;"	v
armRecipTableQ15	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t ALIGN4 armRecipTableQ15[64] = {$/;"	v
armRecipTableQ31	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t armRecipTableQ31[64] = {$/;"	v
arm_abs_f32	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_abs_f32.c	/^void arm_abs_f32($/;"	f
arm_abs_q15	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_abs_q15.c	/^void arm_abs_q15($/;"	f
arm_abs_q31	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_abs_q31.c	/^void arm_abs_q31($/;"	f
arm_abs_q7	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_abs_q7.c	/^void arm_abs_q7($/;"	f
arm_add_f32	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_add_f32.c	/^void arm_add_f32($/;"	f
arm_add_q15	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_add_q15.c	/^void arm_add_q15($/;"	f
arm_add_q31	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_add_q31.c	/^void arm_add_q31($/;"	f
arm_add_q7	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_add_q7.c	/^void arm_add_q7($/;"	f
arm_bilinear_interp_f32	platform/CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_bilinear_interp_f32($/;"	f
arm_bilinear_interp_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_f32;$/;"	t	typeref:struct:__anon17
arm_bilinear_interp_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q15;$/;"	t	typeref:struct:__anon19
arm_bilinear_interp_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q31;$/;"	t	typeref:struct:__anon18
arm_bilinear_interp_instance_q7	platform/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q7;$/;"	t	typeref:struct:__anon20
arm_bilinear_interp_q15	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_bilinear_interp_q15($/;"	f
arm_bilinear_interp_q31	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_bilinear_interp_q31($/;"	f
arm_bilinear_interp_q7	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q7_t arm_bilinear_interp_q7($/;"	f
arm_biquad_cas_df1_32x64_init_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_init_q31.c	/^void arm_biquad_cas_df1_32x64_init_q31($/;"	f
arm_biquad_cas_df1_32x64_ins_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_biquad_cas_df1_32x64_ins_q31;$/;"	t	typeref:struct:__anon43
arm_biquad_cas_df1_32x64_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_q31.c	/^void arm_biquad_cas_df1_32x64_q31($/;"	f
arm_biquad_cascade_df1_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c	/^void arm_biquad_cascade_df1_f32($/;"	f
arm_biquad_cascade_df1_fast_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q15.c	/^void arm_biquad_cascade_df1_fast_q15($/;"	f
arm_biquad_cascade_df1_fast_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q31.c	/^void arm_biquad_cascade_df1_fast_q31($/;"	f
arm_biquad_cascade_df1_init_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c	/^void arm_biquad_cascade_df1_init_f32($/;"	f
arm_biquad_cascade_df1_init_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c	/^void arm_biquad_cascade_df1_init_q15($/;"	f
arm_biquad_cascade_df1_init_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c	/^void arm_biquad_cascade_df1_init_q31($/;"	f
arm_biquad_cascade_df1_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_q15.c	/^void arm_biquad_cascade_df1_q15($/;"	f
arm_biquad_cascade_df1_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_q31.c	/^void arm_biquad_cascade_df1_q31($/;"	f
arm_biquad_cascade_df2T_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c	/^void arm_biquad_cascade_df2T_f32($/;"	f
arm_biquad_cascade_df2T_f64	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c	/^void arm_biquad_cascade_df2T_f64($/;"	f
arm_biquad_cascade_df2T_init_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c	/^void arm_biquad_cascade_df2T_init_f32($/;"	f
arm_biquad_cascade_df2T_init_f64	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f64.c	/^void arm_biquad_cascade_df2T_init_f64($/;"	f
arm_biquad_cascade_df2T_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_biquad_cascade_df2T_instance_f32;$/;"	t	typeref:struct:__anon44
arm_biquad_cascade_df2T_instance_f64	platform/CMSIS/Include/arm_math.h	/^  } arm_biquad_cascade_df2T_instance_f64;$/;"	t	typeref:struct:__anon46
arm_biquad_cascade_stereo_df2T_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_stereo_df2T_f32.c	/^void arm_biquad_cascade_stereo_df2T_f32($/;"	f
arm_biquad_cascade_stereo_df2T_init_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_stereo_df2T_init_f32.c	/^void arm_biquad_cascade_stereo_df2T_init_f32($/;"	f
arm_biquad_cascade_stereo_df2T_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_biquad_cascade_stereo_df2T_instance_f32;$/;"	t	typeref:struct:__anon45
arm_biquad_casd_df1_inst_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_f32;$/;"	t	typeref:struct:__anon8
arm_biquad_casd_df1_inst_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_q15;$/;"	t	typeref:struct:__anon6
arm_biquad_casd_df1_inst_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_q31;$/;"	t	typeref:struct:__anon7
arm_bitreversal_16	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_bitreversal2.S	/^arm_bitreversal_16 PROC$/;"	l
arm_bitreversal_16_0	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_bitreversal2.S	/^arm_bitreversal_16_0 LABEL       ;\/* loop unrolled by 2 *\/$/;"	l
arm_bitreversal_16_0	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_bitreversal2.S	/^arm_bitreversal_16_0 LABEL$/;"	l
arm_bitreversal_32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_bitreversal2.S	/^arm_bitreversal_32 PROC$/;"	l
arm_bitreversal_32_0	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_bitreversal2.S	/^arm_bitreversal_32_0 LABEL       ;\/* loop unrolled by 2 *\/$/;"	l
arm_bitreversal_32_0	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_bitreversal2.S	/^arm_bitreversal_32_0 LABEL$/;"	l
arm_bitreversal_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_bitreversal.c	/^void arm_bitreversal_f32($/;"	f
arm_bitreversal_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_bitreversal.c	/^void arm_bitreversal_q15($/;"	f
arm_bitreversal_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_bitreversal.c	/^void arm_bitreversal_q31($/;"	f
arm_cfft_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_f32.c	/^void arm_cfft_f32( $/;"	f
arm_cfft_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_cfft_instance_f32;$/;"	t	typeref:struct:__anon29
arm_cfft_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_cfft_instance_q15;$/;"	t	typeref:struct:__anon27
arm_cfft_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_cfft_instance_q31;$/;"	t	typeref:struct:__anon28
arm_cfft_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_q15.c	/^void arm_cfft_q15( $/;"	f
arm_cfft_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_q31.c	/^void arm_cfft_q31( $/;"	f
arm_cfft_radix2_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_f32.c	/^void arm_cfft_radix2_f32($/;"	f
arm_cfft_radix2_init_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_init_f32.c	/^arm_status arm_cfft_radix2_init_f32($/;"	f
arm_cfft_radix2_init_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_init_q15.c	/^arm_status arm_cfft_radix2_init_q15($/;"	f
arm_cfft_radix2_init_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_init_q31.c	/^arm_status arm_cfft_radix2_init_q31($/;"	f
arm_cfft_radix2_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix2_instance_f32;$/;"	t	typeref:struct:__anon25
arm_cfft_radix2_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix2_instance_q15;$/;"	t	typeref:struct:__anon21
arm_cfft_radix2_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix2_instance_q31;$/;"	t	typeref:struct:__anon23
arm_cfft_radix2_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_q15.c	/^void arm_cfft_radix2_q15($/;"	f
arm_cfft_radix2_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_q31.c	/^void arm_cfft_radix2_q31($/;"	f
arm_cfft_radix4_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_f32.c	/^void arm_cfft_radix4_f32($/;"	f
arm_cfft_radix4_init_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_init_f32.c	/^arm_status arm_cfft_radix4_init_f32($/;"	f
arm_cfft_radix4_init_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_init_q15.c	/^arm_status arm_cfft_radix4_init_q15($/;"	f
arm_cfft_radix4_init_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_init_q31.c	/^arm_status arm_cfft_radix4_init_q31($/;"	f
arm_cfft_radix4_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_f32;$/;"	t	typeref:struct:__anon26
arm_cfft_radix4_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_q15;$/;"	t	typeref:struct:__anon22
arm_cfft_radix4_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_q31;$/;"	t	typeref:struct:__anon24
arm_cfft_radix4_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q15.c	/^void arm_cfft_radix4_q15($/;"	f
arm_cfft_radix4_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q31.c	/^void arm_cfft_radix4_q31($/;"	f
arm_cfft_radix4by2_inverse_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_q15.c	/^void arm_cfft_radix4by2_inverse_q15($/;"	f
arm_cfft_radix4by2_inverse_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_q31.c	/^void arm_cfft_radix4by2_inverse_q31($/;"	f
arm_cfft_radix4by2_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_q15.c	/^void arm_cfft_radix4by2_q15($/;"	f
arm_cfft_radix4by2_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_q31.c	/^void arm_cfft_radix4by2_q31($/;"	f
arm_cfft_radix8by2_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_f32.c	/^void arm_cfft_radix8by2_f32( arm_cfft_instance_f32 * S, float32_t * p1) $/;"	f
arm_cfft_radix8by4_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_f32.c	/^void arm_cfft_radix8by4_f32( arm_cfft_instance_f32 * S, float32_t * p1) $/;"	f
arm_cfft_sR_f32_len1024	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024 = {$/;"	v
arm_cfft_sR_f32_len128	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len128 = {$/;"	v
arm_cfft_sR_f32_len16	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len16 = {$/;"	v
arm_cfft_sR_f32_len2048	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048 = {$/;"	v
arm_cfft_sR_f32_len256	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len256 = {$/;"	v
arm_cfft_sR_f32_len32	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len32 = {$/;"	v
arm_cfft_sR_f32_len4096	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096 = {$/;"	v
arm_cfft_sR_f32_len512	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len512 = {$/;"	v
arm_cfft_sR_f32_len64	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len64 = {$/;"	v
arm_cfft_sR_q15_len1024	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024 = {$/;"	v
arm_cfft_sR_q15_len128	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q15 arm_cfft_sR_q15_len128 = {$/;"	v
arm_cfft_sR_q15_len16	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q15 arm_cfft_sR_q15_len16 = {$/;"	v
arm_cfft_sR_q15_len2048	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048 = {$/;"	v
arm_cfft_sR_q15_len256	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q15 arm_cfft_sR_q15_len256 = {$/;"	v
arm_cfft_sR_q15_len32	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q15 arm_cfft_sR_q15_len32 = {$/;"	v
arm_cfft_sR_q15_len4096	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096 = {$/;"	v
arm_cfft_sR_q15_len512	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q15 arm_cfft_sR_q15_len512 = {$/;"	v
arm_cfft_sR_q15_len64	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q15 arm_cfft_sR_q15_len64 = {$/;"	v
arm_cfft_sR_q31_len1024	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024 = {$/;"	v
arm_cfft_sR_q31_len128	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q31 arm_cfft_sR_q31_len128 = {$/;"	v
arm_cfft_sR_q31_len16	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q31 arm_cfft_sR_q31_len16 = {$/;"	v
arm_cfft_sR_q31_len2048	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048 = {$/;"	v
arm_cfft_sR_q31_len256	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q31 arm_cfft_sR_q31_len256 = {$/;"	v
arm_cfft_sR_q31_len32	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q31 arm_cfft_sR_q31_len32 = {$/;"	v
arm_cfft_sR_q31_len4096	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096 = {$/;"	v
arm_cfft_sR_q31_len512	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q31 arm_cfft_sR_q31_len512 = {$/;"	v
arm_cfft_sR_q31_len64	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_const_structs.c	/^const arm_cfft_instance_q31 arm_cfft_sR_q31_len64 = {$/;"	v
arm_circularRead_f32	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_f32($/;"	f
arm_circularRead_q15	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_q15($/;"	f
arm_circularRead_q7	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_q7($/;"	f
arm_circularWrite_f32	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_f32($/;"	f
arm_circularWrite_q15	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_q15($/;"	f
arm_circularWrite_q7	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_q7($/;"	f
arm_clarke_f32	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_clarke_f32($/;"	f
arm_clarke_q31	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_clarke_q31($/;"	f
arm_cmplx_conj_f32	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_conj_f32.c	/^void arm_cmplx_conj_f32($/;"	f
arm_cmplx_conj_q15	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_conj_q15.c	/^void arm_cmplx_conj_q15($/;"	f
arm_cmplx_conj_q31	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_conj_q31.c	/^void arm_cmplx_conj_q31($/;"	f
arm_cmplx_dot_prod_f32	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_dot_prod_f32.c	/^void arm_cmplx_dot_prod_f32($/;"	f
arm_cmplx_dot_prod_q15	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q15.c	/^void arm_cmplx_dot_prod_q15($/;"	f
arm_cmplx_dot_prod_q31	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q31.c	/^void arm_cmplx_dot_prod_q31($/;"	f
arm_cmplx_mag_f32	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_f32.c	/^void arm_cmplx_mag_f32($/;"	f
arm_cmplx_mag_q15	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_q15.c	/^void arm_cmplx_mag_q15($/;"	f
arm_cmplx_mag_q31	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_q31.c	/^void arm_cmplx_mag_q31($/;"	f
arm_cmplx_mag_squared_f32	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_squared_f32.c	/^void arm_cmplx_mag_squared_f32($/;"	f
arm_cmplx_mag_squared_q15	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q15.c	/^void arm_cmplx_mag_squared_q15($/;"	f
arm_cmplx_mag_squared_q31	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q31.c	/^void arm_cmplx_mag_squared_q31($/;"	f
arm_cmplx_mult_cmplx_f32	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_f32.c	/^void arm_cmplx_mult_cmplx_f32($/;"	f
arm_cmplx_mult_cmplx_q15	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q15.c	/^void arm_cmplx_mult_cmplx_q15($/;"	f
arm_cmplx_mult_cmplx_q31	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q31.c	/^void arm_cmplx_mult_cmplx_q31($/;"	f
arm_cmplx_mult_real_f32	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_real_f32.c	/^void arm_cmplx_mult_real_f32($/;"	f
arm_cmplx_mult_real_q15	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_real_q15.c	/^void arm_cmplx_mult_real_q15($/;"	f
arm_cmplx_mult_real_q31	platform/CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_real_q31.c	/^void arm_cmplx_mult_real_q31($/;"	f
arm_conv_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_f32.c	/^void arm_conv_f32($/;"	f
arm_conv_fast_opt_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_fast_opt_q15.c	/^void arm_conv_fast_opt_q15($/;"	f
arm_conv_fast_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_fast_q15.c	/^void arm_conv_fast_q15($/;"	f
arm_conv_fast_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_fast_q31.c	/^void arm_conv_fast_q31($/;"	f
arm_conv_opt_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_opt_q15.c	/^void arm_conv_opt_q15($/;"	f
arm_conv_opt_q7	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_opt_q7.c	/^void arm_conv_opt_q7($/;"	f
arm_conv_partial_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_f32.c	/^arm_status arm_conv_partial_f32($/;"	f
arm_conv_partial_fast_opt_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_fast_opt_q15.c	/^arm_status arm_conv_partial_fast_opt_q15($/;"	f
arm_conv_partial_fast_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_fast_q15.c	/^arm_status arm_conv_partial_fast_q15($/;"	f
arm_conv_partial_fast_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_fast_q31.c	/^arm_status arm_conv_partial_fast_q31($/;"	f
arm_conv_partial_opt_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_opt_q15.c	/^arm_status arm_conv_partial_opt_q15($/;"	f
arm_conv_partial_opt_q7	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_opt_q7.c	/^arm_status arm_conv_partial_opt_q7($/;"	f
arm_conv_partial_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_q15.c	/^arm_status arm_conv_partial_q15($/;"	f
arm_conv_partial_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_q31.c	/^arm_status arm_conv_partial_q31($/;"	f
arm_conv_partial_q7	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_q7.c	/^arm_status arm_conv_partial_q7($/;"	f
arm_conv_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_q15.c	/^void arm_conv_q15($/;"	f
arm_conv_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_q31.c	/^void arm_conv_q31($/;"	f
arm_conv_q7	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_q7.c	/^void arm_conv_q7($/;"	f
arm_copy_f32	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_copy_f32.c	/^void arm_copy_f32($/;"	f
arm_copy_q15	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_copy_q15.c	/^void arm_copy_q15($/;"	f
arm_copy_q31	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_copy_q31.c	/^void arm_copy_q31($/;"	f
arm_copy_q7	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_copy_q7.c	/^void arm_copy_q7($/;"	f
arm_correlate_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_f32.c	/^void arm_correlate_f32($/;"	f
arm_correlate_fast_opt_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_fast_opt_q15.c	/^void arm_correlate_fast_opt_q15($/;"	f
arm_correlate_fast_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_fast_q15.c	/^void arm_correlate_fast_q15($/;"	f
arm_correlate_fast_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_fast_q31.c	/^void arm_correlate_fast_q31($/;"	f
arm_correlate_opt_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_opt_q15.c	/^void arm_correlate_opt_q15($/;"	f
arm_correlate_opt_q7	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_opt_q7.c	/^void arm_correlate_opt_q7($/;"	f
arm_correlate_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_q15.c	/^void arm_correlate_q15($/;"	f
arm_correlate_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_q31.c	/^void arm_correlate_q31($/;"	f
arm_correlate_q7	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_q7.c	/^void arm_correlate_q7($/;"	f
arm_cos_f32	platform/CMSIS/DSP_Lib/Source/FastMathFunctions/arm_cos_f32.c	/^float32_t arm_cos_f32($/;"	f
arm_cos_q15	platform/CMSIS/DSP_Lib/Source/FastMathFunctions/arm_cos_q15.c	/^q15_t arm_cos_q15($/;"	f
arm_cos_q31	platform/CMSIS/DSP_Lib/Source/FastMathFunctions/arm_cos_q31.c	/^q31_t arm_cos_q31($/;"	f
arm_dct4_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_f32.c	/^void arm_dct4_f32($/;"	f
arm_dct4_init_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^arm_status arm_dct4_init_f32($/;"	f
arm_dct4_init_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^arm_status arm_dct4_init_q15($/;"	f
arm_dct4_init_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^arm_status arm_dct4_init_q31($/;"	f
arm_dct4_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_f32;$/;"	t	typeref:struct:__anon34
arm_dct4_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_q15;$/;"	t	typeref:struct:__anon36
arm_dct4_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_q31;$/;"	t	typeref:struct:__anon35
arm_dct4_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_q15.c	/^void arm_dct4_q15($/;"	f
arm_dct4_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_q31.c	/^void arm_dct4_q31($/;"	f
arm_dot_prod_f32	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_dot_prod_f32.c	/^void arm_dot_prod_f32($/;"	f
arm_dot_prod_q15	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_dot_prod_q15.c	/^void arm_dot_prod_q15($/;"	f
arm_dot_prod_q31	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_dot_prod_q31.c	/^void arm_dot_prod_q31($/;"	f
arm_dot_prod_q7	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_dot_prod_q7.c	/^void arm_dot_prod_q7($/;"	f
arm_fill_f32	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_fill_f32.c	/^void arm_fill_f32($/;"	f
arm_fill_q15	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_fill_q15.c	/^void arm_fill_q15($/;"	f
arm_fill_q31	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_fill_q31.c	/^void arm_fill_q31($/;"	f
arm_fill_q7	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_fill_q7.c	/^void arm_fill_q7($/;"	f
arm_fir_decimate_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_f32.c	/^void arm_fir_decimate_f32($/;"	f
arm_fir_decimate_fast_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_fast_q15.c	/^void arm_fir_decimate_fast_q15($/;"	f
arm_fir_decimate_fast_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_fast_q31.c	/^void arm_fir_decimate_fast_q31($/;"	f
arm_fir_decimate_init_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_init_f32.c	/^arm_status arm_fir_decimate_init_f32($/;"	f
arm_fir_decimate_init_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_init_q15.c	/^arm_status arm_fir_decimate_init_q15($/;"	f
arm_fir_decimate_init_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_init_q31.c	/^arm_status arm_fir_decimate_init_q31($/;"	f
arm_fir_decimate_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_f32;$/;"	t	typeref:struct:__anon39
arm_fir_decimate_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_q15;$/;"	t	typeref:struct:__anon37
arm_fir_decimate_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_q31;$/;"	t	typeref:struct:__anon38
arm_fir_decimate_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_q15.c	/^void arm_fir_decimate_q15($/;"	f
arm_fir_decimate_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_q31.c	/^void arm_fir_decimate_q31($/;"	f
arm_fir_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_f32.c	/^void arm_fir_f32($/;"	f
arm_fir_fast_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_fast_q15.c	/^void arm_fir_fast_q15($/;"	f
arm_fir_fast_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_fast_q31.c	/^void arm_fir_fast_q31($/;"	f
arm_fir_init_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_init_f32.c	/^void arm_fir_init_f32($/;"	f
arm_fir_init_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_init_q15.c	/^arm_status arm_fir_init_q15($/;"	f
arm_fir_init_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_init_q31.c	/^void arm_fir_init_q31($/;"	f
arm_fir_init_q7	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_init_q7.c	/^void arm_fir_init_q7($/;"	f
arm_fir_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_f32;$/;"	t	typeref:struct:__anon5
arm_fir_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q15;$/;"	t	typeref:struct:__anon3
arm_fir_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q31;$/;"	t	typeref:struct:__anon4
arm_fir_instance_q7	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q7;$/;"	t	typeref:struct:__anon2
arm_fir_interpolate_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_f32.c	/^void arm_fir_interpolate_f32($/;"	f
arm_fir_interpolate_init_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_init_f32.c	/^arm_status arm_fir_interpolate_init_f32($/;"	f
arm_fir_interpolate_init_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_init_q15.c	/^arm_status arm_fir_interpolate_init_q15($/;"	f
arm_fir_interpolate_init_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_init_q31.c	/^arm_status arm_fir_interpolate_init_q31($/;"	f
arm_fir_interpolate_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_f32;$/;"	t	typeref:struct:__anon42
arm_fir_interpolate_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_q15;$/;"	t	typeref:struct:__anon40
arm_fir_interpolate_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_q31;$/;"	t	typeref:struct:__anon41
arm_fir_interpolate_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_q15.c	/^void arm_fir_interpolate_q15($/;"	f
arm_fir_interpolate_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_q31.c	/^void arm_fir_interpolate_q31($/;"	f
arm_fir_lattice_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_f32.c	/^void arm_fir_lattice_f32($/;"	f
arm_fir_lattice_init_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_init_f32.c	/^void arm_fir_lattice_init_f32($/;"	f
arm_fir_lattice_init_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_init_q15.c	/^void arm_fir_lattice_init_q15($/;"	f
arm_fir_lattice_init_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_init_q31.c	/^void arm_fir_lattice_init_q31($/;"	f
arm_fir_lattice_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_f32;$/;"	t	typeref:struct:__anon49
arm_fir_lattice_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_q15;$/;"	t	typeref:struct:__anon47
arm_fir_lattice_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_q31;$/;"	t	typeref:struct:__anon48
arm_fir_lattice_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_q15.c	/^void arm_fir_lattice_q15($/;"	f
arm_fir_lattice_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_q31.c	/^void arm_fir_lattice_q31($/;"	f
arm_fir_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_q15.c	/^void arm_fir_q15($/;"	f
arm_fir_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_q31.c	/^void arm_fir_q31($/;"	f
arm_fir_q7	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_q7.c	/^void arm_fir_q7($/;"	f
arm_fir_sparse_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_f32.c	/^void arm_fir_sparse_f32($/;"	f
arm_fir_sparse_init_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_init_f32.c	/^void arm_fir_sparse_init_f32($/;"	f
arm_fir_sparse_init_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_init_q15.c	/^void arm_fir_sparse_init_q15($/;"	f
arm_fir_sparse_init_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_init_q31.c	/^void arm_fir_sparse_init_q31($/;"	f
arm_fir_sparse_init_q7	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_init_q7.c	/^void arm_fir_sparse_init_q7($/;"	f
arm_fir_sparse_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_f32;$/;"	t	typeref:struct:__anon59
arm_fir_sparse_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q15;$/;"	t	typeref:struct:__anon61
arm_fir_sparse_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q31;$/;"	t	typeref:struct:__anon60
arm_fir_sparse_instance_q7	platform/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q7;$/;"	t	typeref:struct:__anon62
arm_fir_sparse_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_q15.c	/^void arm_fir_sparse_q15($/;"	f
arm_fir_sparse_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_q31.c	/^void arm_fir_sparse_q31($/;"	f
arm_fir_sparse_q7	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_q7.c	/^void arm_fir_sparse_q7($/;"	f
arm_float_to_q15	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_float_to_q15.c	/^void arm_float_to_q15($/;"	f
arm_float_to_q31	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_float_to_q31.c	/^void arm_float_to_q31($/;"	f
arm_float_to_q7	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_float_to_q7.c	/^void arm_float_to_q7($/;"	f
arm_iir_lattice_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_f32.c	/^void arm_iir_lattice_f32($/;"	f
arm_iir_lattice_init_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_init_f32.c	/^void arm_iir_lattice_init_f32($/;"	f
arm_iir_lattice_init_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_init_q15.c	/^void arm_iir_lattice_init_q15($/;"	f
arm_iir_lattice_init_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_init_q31.c	/^void arm_iir_lattice_init_q31($/;"	f
arm_iir_lattice_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_f32;$/;"	t	typeref:struct:__anon52
arm_iir_lattice_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_q15;$/;"	t	typeref:struct:__anon50
arm_iir_lattice_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_q31;$/;"	t	typeref:struct:__anon51
arm_iir_lattice_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_q15.c	/^void arm_iir_lattice_q15($/;"	f
arm_iir_lattice_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_q31.c	/^void arm_iir_lattice_q31($/;"	f
arm_inv_clarke_f32	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_clarke_f32($/;"	f
arm_inv_clarke_q31	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_clarke_q31($/;"	f
arm_inv_park_f32	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_park_f32($/;"	f
arm_inv_park_q31	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_park_q31($/;"	f
arm_linear_interp_f32	platform/CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_linear_interp_f32($/;"	f
arm_linear_interp_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_linear_interp_instance_f32;$/;"	t	typeref:struct:__anon16
arm_linear_interp_q15	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_linear_interp_q15($/;"	f
arm_linear_interp_q31	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_linear_interp_q31($/;"	f
arm_linear_interp_q7	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q7_t arm_linear_interp_q7($/;"	f
arm_lms_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_f32.c	/^void arm_lms_f32($/;"	f
arm_lms_init_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_init_f32.c	/^void arm_lms_init_f32($/;"	f
arm_lms_init_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_init_q15.c	/^void arm_lms_init_q15($/;"	f
arm_lms_init_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_init_q31.c	/^void arm_lms_init_q31($/;"	f
arm_lms_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_lms_instance_f32;$/;"	t	typeref:struct:__anon53
arm_lms_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_lms_instance_q15;$/;"	t	typeref:struct:__anon54
arm_lms_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_lms_instance_q31;$/;"	t	typeref:struct:__anon55
arm_lms_norm_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_f32.c	/^void arm_lms_norm_f32($/;"	f
arm_lms_norm_init_f32	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_init_f32.c	/^void arm_lms_norm_init_f32($/;"	f
arm_lms_norm_init_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_init_q15.c	/^void arm_lms_norm_init_q15($/;"	f
arm_lms_norm_init_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_init_q31.c	/^void arm_lms_norm_init_q31($/;"	f
arm_lms_norm_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_f32;$/;"	t	typeref:struct:__anon56
arm_lms_norm_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_q15;$/;"	t	typeref:struct:__anon58
arm_lms_norm_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_q31;$/;"	t	typeref:struct:__anon57
arm_lms_norm_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_q15.c	/^void arm_lms_norm_q15($/;"	f
arm_lms_norm_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_q31.c	/^void arm_lms_norm_q31($/;"	f
arm_lms_q15	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_q15.c	/^void arm_lms_q15($/;"	f
arm_lms_q31	platform/CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_q31.c	/^void arm_lms_q31($/;"	f
arm_mat_add_f32	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_add_f32.c	/^arm_status arm_mat_add_f32($/;"	f
arm_mat_add_q15	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_add_q15.c	/^arm_status arm_mat_add_q15($/;"	f
arm_mat_add_q31	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_add_q31.c	/^arm_status arm_mat_add_q31($/;"	f
arm_mat_cmplx_mult_f32	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c	/^arm_status arm_mat_cmplx_mult_f32($/;"	f
arm_mat_cmplx_mult_q15	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c	/^arm_status arm_mat_cmplx_mult_q15($/;"	f
arm_mat_cmplx_mult_q31	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c	/^arm_status arm_mat_cmplx_mult_q31($/;"	f
arm_mat_init_f32	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_init_f32.c	/^void arm_mat_init_f32($/;"	f
arm_mat_init_q15	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_init_q15.c	/^void arm_mat_init_q15($/;"	f
arm_mat_init_q31	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_init_q31.c	/^void arm_mat_init_q31($/;"	f
arm_mat_inverse_f32	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_inverse_f32.c	/^arm_status arm_mat_inverse_f32($/;"	f
arm_mat_inverse_f64	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_inverse_f64.c	/^arm_status arm_mat_inverse_f64($/;"	f
arm_mat_mult_f32	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_mult_f32.c	/^arm_status arm_mat_mult_f32($/;"	f
arm_mat_mult_fast_q15	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_mult_fast_q15.c	/^arm_status arm_mat_mult_fast_q15($/;"	f
arm_mat_mult_fast_q31	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_mult_fast_q31.c	/^arm_status arm_mat_mult_fast_q31($/;"	f
arm_mat_mult_q15	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_mult_q15.c	/^arm_status arm_mat_mult_q15($/;"	f
arm_mat_mult_q31	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_mult_q31.c	/^arm_status arm_mat_mult_q31($/;"	f
arm_mat_scale_f32	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_scale_f32.c	/^arm_status arm_mat_scale_f32($/;"	f
arm_mat_scale_q15	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_scale_q15.c	/^arm_status arm_mat_scale_q15($/;"	f
arm_mat_scale_q31	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_scale_q31.c	/^arm_status arm_mat_scale_q31($/;"	f
arm_mat_sub_f32	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_sub_f32.c	/^arm_status arm_mat_sub_f32($/;"	f
arm_mat_sub_q15	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_sub_q15.c	/^arm_status arm_mat_sub_q15($/;"	f
arm_mat_sub_q31	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_sub_q31.c	/^arm_status arm_mat_sub_q31($/;"	f
arm_mat_trans_f32	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_trans_f32.c	/^arm_status arm_mat_trans_f32($/;"	f
arm_mat_trans_q15	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_trans_q15.c	/^arm_status arm_mat_trans_q15($/;"	f
arm_mat_trans_q31	platform/CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_trans_q31.c	/^arm_status arm_mat_trans_q31($/;"	f
arm_matrix_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_f32;$/;"	t	typeref:struct:__anon9
arm_matrix_instance_f64	platform/CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_f64;$/;"	t	typeref:struct:__anon10
arm_matrix_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_q15;$/;"	t	typeref:struct:__anon11
arm_matrix_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_q31;$/;"	t	typeref:struct:__anon12
arm_max_f32	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_max_f32.c	/^void arm_max_f32($/;"	f
arm_max_q15	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_max_q15.c	/^void arm_max_q15($/;"	f
arm_max_q31	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_max_q31.c	/^void arm_max_q31($/;"	f
arm_max_q7	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_max_q7.c	/^void arm_max_q7($/;"	f
arm_mean_f32	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_mean_f32.c	/^void arm_mean_f32($/;"	f
arm_mean_q15	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_mean_q15.c	/^void arm_mean_q15($/;"	f
arm_mean_q31	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_mean_q31.c	/^void arm_mean_q31($/;"	f
arm_mean_q7	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_mean_q7.c	/^void arm_mean_q7($/;"	f
arm_min_f32	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_min_f32.c	/^void arm_min_f32($/;"	f
arm_min_q15	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_min_q15.c	/^void arm_min_q15($/;"	f
arm_min_q31	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_min_q31.c	/^void arm_min_q31($/;"	f
arm_min_q7	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_min_q7.c	/^void arm_min_q7($/;"	f
arm_mult_f32	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_mult_f32.c	/^void arm_mult_f32($/;"	f
arm_mult_q15	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_mult_q15.c	/^void arm_mult_q15($/;"	f
arm_mult_q31	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_mult_q31.c	/^void arm_mult_q31($/;"	f
arm_mult_q7	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_mult_q7.c	/^void arm_mult_q7($/;"	f
arm_negate_f32	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_negate_f32.c	/^void arm_negate_f32($/;"	f
arm_negate_q15	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_negate_q15.c	/^void arm_negate_q15($/;"	f
arm_negate_q31	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_negate_q31.c	/^void arm_negate_q31($/;"	f
arm_negate_q7	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_negate_q7.c	/^void arm_negate_q7($/;"	f
arm_offset_f32	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_offset_f32.c	/^void arm_offset_f32($/;"	f
arm_offset_q15	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_offset_q15.c	/^void arm_offset_q15($/;"	f
arm_offset_q31	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_offset_q31.c	/^void arm_offset_q31($/;"	f
arm_offset_q7	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_offset_q7.c	/^void arm_offset_q7($/;"	f
arm_park_f32	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_park_f32($/;"	f
arm_park_q31	platform/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_park_q31($/;"	f
arm_pid_f32	platform/CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_pid_f32($/;"	f
arm_pid_init_f32	platform/CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_init_f32.c	/^void arm_pid_init_f32($/;"	f
arm_pid_init_q15	platform/CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_init_q15.c	/^void arm_pid_init_q15($/;"	f
arm_pid_init_q31	platform/CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_init_q31.c	/^void arm_pid_init_q31($/;"	f
arm_pid_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_pid_instance_f32;$/;"	t	typeref:struct:__anon15
arm_pid_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_pid_instance_q15;$/;"	t	typeref:struct:__anon13
arm_pid_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_pid_instance_q31;$/;"	t	typeref:struct:__anon14
arm_pid_q15	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_pid_q15($/;"	f
arm_pid_q31	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_pid_q31($/;"	f
arm_pid_reset_f32	platform/CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_reset_f32.c	/^void arm_pid_reset_f32($/;"	f
arm_pid_reset_q15	platform/CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_reset_q15.c	/^void arm_pid_reset_q15($/;"	f
arm_pid_reset_q31	platform/CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_reset_q31.c	/^void arm_pid_reset_q31($/;"	f
arm_power_f32	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_power_f32.c	/^void arm_power_f32($/;"	f
arm_power_q15	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_power_q15.c	/^void arm_power_q15($/;"	f
arm_power_q31	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_power_q31.c	/^void arm_power_q31($/;"	f
arm_power_q7	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_power_q7.c	/^void arm_power_q7($/;"	f
arm_q15_to_float	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_q15_to_float.c	/^void arm_q15_to_float($/;"	f
arm_q15_to_q31	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_q15_to_q31.c	/^void arm_q15_to_q31($/;"	f
arm_q15_to_q7	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_q15_to_q7.c	/^void arm_q15_to_q7($/;"	f
arm_q31_to_float	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_q31_to_float.c	/^void arm_q31_to_float($/;"	f
arm_q31_to_q15	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_q31_to_q15.c	/^void arm_q31_to_q15($/;"	f
arm_q31_to_q7	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_q31_to_q7.c	/^void arm_q31_to_q7($/;"	f
arm_q7_to_float	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_q7_to_float.c	/^void arm_q7_to_float($/;"	f
arm_q7_to_q15	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_q7_to_q15.c	/^void arm_q7_to_q15($/;"	f
arm_q7_to_q31	platform/CMSIS/DSP_Lib/Source/SupportFunctions/arm_q7_to_q31.c	/^void arm_q7_to_q31($/;"	f
arm_radix2_butterfly_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_f32.c	/^void arm_radix2_butterfly_f32($/;"	f
arm_radix2_butterfly_inverse_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_f32.c	/^void arm_radix2_butterfly_inverse_f32($/;"	f
arm_radix2_butterfly_inverse_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_q15.c	/^void arm_radix2_butterfly_inverse_q15($/;"	f
arm_radix2_butterfly_inverse_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_q31.c	/^void arm_radix2_butterfly_inverse_q31($/;"	f
arm_radix2_butterfly_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_q15.c	/^void arm_radix2_butterfly_q15($/;"	f
arm_radix2_butterfly_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix2_q31.c	/^void arm_radix2_butterfly_q31($/;"	f
arm_radix4_butterfly_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_f32.c	/^void arm_radix4_butterfly_f32($/;"	f
arm_radix4_butterfly_inverse_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_f32.c	/^void arm_radix4_butterfly_inverse_f32($/;"	f
arm_radix4_butterfly_inverse_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q15.c	/^void arm_radix4_butterfly_inverse_q15($/;"	f
arm_radix4_butterfly_inverse_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q31.c	/^void arm_radix4_butterfly_inverse_q31($/;"	f
arm_radix4_butterfly_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q15.c	/^void arm_radix4_butterfly_q15($/;"	f
arm_radix4_butterfly_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q31.c	/^void arm_radix4_butterfly_q31($/;"	f
arm_radix8_butterfly_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix8_f32.c	/^void arm_radix8_butterfly_f32($/;"	f
arm_recip_q15	platform/CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t arm_recip_q15($/;"	f
arm_recip_q31	platform/CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t arm_recip_q31($/;"	f
arm_rfft_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_f32.c	/^void arm_rfft_f32($/;"	f
arm_rfft_fast_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_fast_f32.c	/^void arm_rfft_fast_f32($/;"	f
arm_rfft_fast_init_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_fast_init_f32.c	/^arm_status arm_rfft_fast_init_f32($/;"	f
arm_rfft_fast_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_rfft_fast_instance_f32 ;$/;"	t	typeref:struct:__anon33
arm_rfft_init_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_f32.c	/^arm_status arm_rfft_init_f32($/;"	f
arm_rfft_init_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q15.c	/^arm_status arm_rfft_init_q15($/;"	f
arm_rfft_init_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q31.c	/^arm_status arm_rfft_init_q31($/;"	f
arm_rfft_instance_f32	platform/CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_f32;$/;"	t	typeref:struct:__anon32
arm_rfft_instance_q15	platform/CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_q15;$/;"	t	typeref:struct:__anon30
arm_rfft_instance_q31	platform/CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_q31;$/;"	t	typeref:struct:__anon31
arm_rfft_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q15.c	/^void arm_rfft_q15($/;"	f
arm_rfft_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q31.c	/^void arm_rfft_q31($/;"	f
arm_rms_f32	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_rms_f32.c	/^void arm_rms_f32($/;"	f
arm_rms_q15	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_rms_q15.c	/^void arm_rms_q15($/;"	f
arm_rms_q31	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_rms_q31.c	/^void arm_rms_q31($/;"	f
arm_scale_f32	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_scale_f32.c	/^void arm_scale_f32($/;"	f
arm_scale_q15	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_scale_q15.c	/^void arm_scale_q15($/;"	f
arm_scale_q31	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_scale_q31.c	/^void arm_scale_q31($/;"	f
arm_scale_q7	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_scale_q7.c	/^void arm_scale_q7($/;"	f
arm_shift_q15	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_shift_q15.c	/^void arm_shift_q15($/;"	f
arm_shift_q31	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_shift_q31.c	/^void arm_shift_q31($/;"	f
arm_shift_q7	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_shift_q7.c	/^void arm_shift_q7($/;"	f
arm_sin_cos_f32	platform/CMSIS/DSP_Lib/Source/ControllerFunctions/arm_sin_cos_f32.c	/^void arm_sin_cos_f32($/;"	f
arm_sin_cos_q31	platform/CMSIS/DSP_Lib/Source/ControllerFunctions/arm_sin_cos_q31.c	/^void arm_sin_cos_q31($/;"	f
arm_sin_f32	platform/CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sin_f32.c	/^float32_t arm_sin_f32($/;"	f
arm_sin_q15	platform/CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sin_q15.c	/^q15_t arm_sin_q15($/;"	f
arm_sin_q31	platform/CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sin_q31.c	/^q31_t arm_sin_q31($/;"	f
arm_split_rfft_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_f32.c	/^void arm_split_rfft_f32($/;"	f
arm_split_rfft_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q15.c	/^void arm_split_rfft_q15($/;"	f
arm_split_rfft_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q31.c	/^void arm_split_rfft_q31($/;"	f
arm_split_rifft_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_f32.c	/^void arm_split_rifft_f32($/;"	f
arm_split_rifft_q15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q15.c	/^void arm_split_rifft_q15($/;"	f
arm_split_rifft_q31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q31.c	/^void arm_split_rifft_q31($/;"	f
arm_sqrt_f32	platform/CMSIS/Include/arm_math.h	/^  static __INLINE arm_status arm_sqrt_f32($/;"	f
arm_sqrt_q15	platform/CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sqrt_q15.c	/^arm_status arm_sqrt_q15($/;"	f
arm_sqrt_q31	platform/CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sqrt_q31.c	/^arm_status arm_sqrt_q31($/;"	f
arm_status	platform/CMSIS/Include/arm_math.h	/^  } arm_status;$/;"	t	typeref:enum:__anon1
arm_std_f32	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_std_f32.c	/^void arm_std_f32($/;"	f
arm_std_q15	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_std_q15.c	/^void arm_std_q15($/;"	f
arm_std_q31	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_std_q31.c	/^void arm_std_q31($/;"	f
arm_sub_f32	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_sub_f32.c	/^void arm_sub_f32($/;"	f
arm_sub_q15	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_sub_q15.c	/^void arm_sub_q15($/;"	f
arm_sub_q31	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_sub_q31.c	/^void arm_sub_q31($/;"	f
arm_sub_q7	platform/CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_sub_q7.c	/^void arm_sub_q7($/;"	f
arm_var_f32	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_var_f32.c	/^void arm_var_f32($/;"	f
arm_var_q15	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_var_q15.c	/^void arm_var_q15($/;"	f
arm_var_q31	platform/CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_var_q31.c	/^void arm_var_q31($/;"	f
assert_func	platform/utilities/src/fsl_misc_utilities.c	/^void assert_func(const char *file, int line, const char *func, const char *failedExpr)$/;"	f
asyncClkEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool asyncClkEnable; \/*!< Enable asynchronous clock output at when initializing converter.  *\/$/;"	m	struct:Adc16UserConfig
attribute	platform/hal/inc/fsl_sdhc_hal.h	/^    uint32_t attribute;$/;"	m	struct:SdhcHalAdma2Descriptor
audio_buffer_t	platform/composite/inc/fsl_soundcard.h	/^}audio_buffer_t;$/;"	t	typeref:struct:Audio_Buffer
audio_codec_operation_t	platform/composite/inc/fsl_soundcard.h	/^} audio_codec_operation_t;$/;"	t	typeref:struct:AudioCodecOperation
audio_codec_t	platform/composite/inc/fsl_soundcard.h	/^}audio_codec_t;$/;"	t	typeref:struct:AudioCodec
audio_controller_t	platform/composite/inc/fsl_soundcard.h	/^} audio_controller_t;$/;"	t	typeref:struct:AudioController
audio_ctrl_operation_t	platform/composite/inc/fsl_soundcard.h	/^} audio_ctrl_operation_t;$/;"	t	typeref:struct:AudioControllerOperation
autoPowerDownEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool autoPowerDownEnable;   \/*!< Auto power down mode enable. *\/$/;"	m	struct:__anon123
autoStandbyEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool autoStandbyEnable;     \/*!< Auto standby mode enable. *\/$/;"	m	struct:__anon123
b	platform/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon63	typeref:struct:__anon63::__anon64
b	platform/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon65	typeref:struct:__anon65::__anon66
b	platform/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon67	typeref:struct:__anon67::__anon68
b	platform/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon69	typeref:struct:__anon69::__anon70
b	platform/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon104	typeref:struct:__anon104::__anon105
b	platform/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon106	typeref:struct:__anon106::__anon107
b	platform/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon108	typeref:struct:__anon108::__anon109
b	platform/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon110	typeref:struct:__anon110::__anon111
b	platform/hal/inc/fsl_dma_hal.h	/^    uint32_t b;$/;"	m	union:DmaErrorStatus
backToBackModeEnable	platform/drivers/inc/fsl_pdb_driver.h	/^    bool backToBackModeEnable; \/*!< Switch to enable the back-to-back mode. *\/$/;"	m	struct:PdbAdcPreTriggerConfig
baseAddr	platform/utilities/src/fsl_debug_console.c	/^    uint32_t baseAddr;$/;"	m	struct:DebugConsoleState	file:
baudRate	platform/drivers/inc/fsl_lpsci_driver.h	/^    uint32_t baudRate;                  \/*!< LPSCI baud rate*\/$/;"	m	struct:LpsciUserConfig
baudRate	platform/drivers/inc/fsl_lpuart_driver.h	/^    uint32_t baudRate;                   \/*!< LPUART baud rate*\/$/;"	m	struct:LpuartUserConfig
baudRate	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    uint32_t baudRate;                   \/*!< LPUART baud rate*\/$/;"	m	struct:LpuartEdmaUserConfig
baudRate	platform/drivers/inc/fsl_uart_driver.h	/^    uint32_t baudRate;            \/*!< UART baud rate*\/$/;"	m	struct:UartUserConfig
baudRate	platform/drivers/inc/fsl_uart_edma_driver.h	/^    uint32_t baudRate;            \/*!< UART baud rate*\/$/;"	m	struct:UartEdmaUserConfig
baudRateDivisor	platform/hal/inc/fsl_dspi_hal.h	/^    uint32_t baudRateDivisor;     \/*!< Baud Rate scaler parameter setting *\/$/;"	m	struct:DspiBaudRateDivisors
baudRate_kbps	platform/drivers/inc/fsl_i2c_master_driver.h	/^    uint32_t baudRate_kbps; \/*!< The baud rate in kbps to use by current slave device.*\/$/;"	m	struct:I2CDevice
bclk_source	platform/drivers/inc/fsl_sai_driver.h	/^    sai_bclk_source_t   bclk_source;\/*!< Bit clock from master clock or other modules. *\/$/;"	m	struct:SaiUserConfig
bdContext	platform/drivers/inc/fsl_enet_driver.h	/^    enet_buff_descrip_context_t bdContext; \/*!< Mac buffer descriptors context pointer*\/$/;"	m	struct:ENETDevIf
bitCount	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    spi_data_bitcount_mode_t bitCount;  \/*!< Number of bits (8 or 16) in a transfer *\/$/;"	m	struct:SpiDmaUserConfig
bitCount	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    spi_data_bitcount_mode_t bitCount;          \/*!< Number of bits (8 or 16) in a transfer *\/$/;"	m	struct:SPIDmaSlaveUserConfig
bitCount	platform/drivers/inc/fsl_spi_master_driver.h	/^    spi_data_bitcount_mode_t bitCount;  \/*!< Number of bits (8 or 16) in a transfer *\/$/;"	m	struct:SPIUserConfig
bitCount	platform/drivers/inc/fsl_spi_slave_driver.h	/^    spi_data_bitcount_mode_t bitCount;          \/*!< Number of bits (8 or 16) in a transfer *\/$/;"	m	struct:SPISlaveUserConfig
bitCountPerChar	platform/drivers/inc/fsl_lpsci_driver.h	/^    lpsci_bit_count_per_char_t bitCountPerChar; \/*!< number of bits, 8-bit (default) or 9-bit in$/;"	m	struct:LpsciUserConfig
bitCountPerChar	platform/drivers/inc/fsl_lpuart_driver.h	/^    lpuart_bit_count_per_char_t bitCountPerChar; \/*!< number of bits, 8-bit (default) or 9-bit in a$/;"	m	struct:LpuartUserConfig
bitCountPerChar	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    lpuart_bit_count_per_char_t bitCountPerChar; \/*!< number of bits, 8-bit (default) or 9-bit in a$/;"	m	struct:LpuartEdmaUserConfig
bitCountPerChar	platform/drivers/inc/fsl_uart_driver.h	/^    uart_bit_count_per_char_t bitCountPerChar; \/*!< number of bits, 8-bit (default) or 9-bit in$/;"	m	struct:UartUserConfig
bitCountPerChar	platform/drivers/inc/fsl_uart_edma_driver.h	/^    uart_bit_count_per_char_t bitCountPerChar; \/*!< number of bits, 8-bit (default) or 9-bit in$/;"	m	struct:UartEdmaUserConfig
bitRevFactor	platform/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;             \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon25
bitRevFactor	platform/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;             \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon26
bitRevFactor	platform/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon21
bitRevFactor	platform/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon22
bitRevFactor	platform/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon23
bitRevFactor	platform/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon24
bitRevLength	platform/CMSIS/Include/arm_math.h	/^    uint16_t bitRevLength;             \/**< bit reversal table length. *\/$/;"	m	struct:__anon27
bitRevLength	platform/CMSIS/Include/arm_math.h	/^    uint16_t bitRevLength;             \/**< bit reversal table length. *\/$/;"	m	struct:__anon28
bitRevLength	platform/CMSIS/Include/arm_math.h	/^    uint16_t bitRevLength;             \/**< bit reversal table length. *\/$/;"	m	struct:__anon29
bitReverseFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;            \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon25
bitReverseFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;            \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon26
bitReverseFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon21
bitReverseFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon22
bitReverseFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon23
bitReverseFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon24
bitReverseFlagR	platform/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlagR;                    \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon31
bitReverseFlagR	platform/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlagR;                    \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon32
bitReverseFlagR	platform/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlagR;                  \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon30
bits	platform/drivers/inc/fsl_sai_driver.h	/^    uint8_t  bits;\/*!< How many bits in a word *\/$/;"	m	struct:SaiAudioDataFormat
bitsPerFrame	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    uint32_t bitsPerFrame;         \/*!< Desired number of bits per frame *\/$/;"	m	struct:DspiEdmaMasterState
bitsPerFrame	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    uint32_t bitsPerFrame;                      \/*!< Desired number of bits per frame *\/$/;"	m	struct:DSPIEdmaSlaveState
bitsPerFrame	platform/drivers/inc/fsl_dspi_master_driver.h	/^    uint32_t bitsPerFrame;         \/*!< Desired number of bits per frame *\/$/;"	m	struct:DspiMasterState
bitsPerFrame	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    uint32_t bitsPerFrame;                      \/*!< Desired number of bits per frame *\/$/;"	m	struct:DSPISlaveState
bitsPerFrame	platform/hal/inc/fsl_dspi_hal.h	/^    uint32_t bitsPerFrame;        \/*!< Bits per frame, minimum 4, maximum 16 (master), 32 (slave) *\/$/;"	m	struct:DspiDataFormatConfig
bitsPerSec	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    uint32_t bitsPerSec;                 \/*!< @brief Baud rate in bits per second.*\/$/;"	m	struct:DspiEdmaDevice
bitsPerSec	platform/drivers/inc/fsl_dspi_master_driver.h	/^    uint32_t bitsPerSec;                 \/*!< @brief Baud rate in bits per second.*\/$/;"	m	struct:DspiDevice
bitsPerSec	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    uint32_t bitsPerSec;    \/*!< SPI baud rate in bits per sec *\/$/;"	m	struct:SpiDmaUserConfig
bitsPerSec	platform/drivers/inc/fsl_spi_master_driver.h	/^    uint32_t bitsPerSec;    \/*!< SPI baud rate in bits per sec *\/$/;"	m	struct:SPIUserConfig
blockCount	platform/composite/inc/fsl_sdcard_spi.h	/^    uint32_t blockCount;                                \/*!< Card total block number *\/$/;"	m	struct:SdSpiCard
blockCount	platform/composite/inc/fsl_sdhc_card.h	/^    uint32_t blockCount;                                \/*!< Card total block number *\/$/;"	m	struct:SdhcCard
blockCount	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t blockCount;                            \/*!< Block count *\/$/;"	m	struct:SdhcData
blockGapCallback	platform/drivers/inc/fsl_sdhc_driver.h	/^    void (*blockGapCallback)(void);                 \/*!< Callback function for block gap occurs *\/$/;"	m	struct:SdhcHostDevice
blockGapCallback	platform/drivers/inc/fsl_sdhc_driver.h	/^    void (*blockGapCallback)(void);                 \/*!< Callback function for block gap occurs *\/$/;"	m	struct:SdhcUserConfig
blockSize	platform/composite/inc/fsl_sdcard_spi.h	/^    uint32_t blockSize;                                 \/*!< Card block size *\/$/;"	m	struct:SdSpiCard
blockSize	platform/composite/inc/fsl_sdhc_card.h	/^    uint32_t blockSize;                                 \/*!< Card block size *\/$/;"	m	struct:SdhcCard
blockSize	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t blockSize;                             \/*!< Block size *\/$/;"	m	struct:SdhcData
blocks	platform/composite/inc/fsl_soundcard.h	/^    uint8_t    blocks;\/*!< Block number of the buffer. *\/$/;"	m	struct:Audio_Buffer
buff	platform/composite/inc/fsl_soundcard.h	/^    uint8_t*   buff;\/*!< Buffer address *\/$/;"	m	struct:Audio_Buffer
buffIndexStartIntEnable	platform/drivers/inc/fsl_dac_driver.h	/^    bool buffIndexStartIntEnable;$/;"	m	struct:DacBuffConfig
buffIndexUpperIntEnable	platform/drivers/inc/fsl_dac_driver.h	/^    bool buffIndexUpperIntEnable;$/;"	m	struct:DacBuffConfig
buffIndexWatermarkIntEnable	platform/drivers/inc/fsl_dac_driver.h	/^    bool buffIndexWatermarkIntEnable; $/;"	m	struct:DacBuffConfig
buffUpperIndex	platform/drivers/inc/fsl_dac_driver.h	/^    uint8_t buffUpperIndex; \/* Setting of the buffer's upper limit, 0-15. *\/$/;"	m	struct:DacBuffConfig
buffWorkMode	platform/drivers/inc/fsl_dac_driver.h	/^    dac_buff_work_mode_t buffWorkMode;$/;"	m	struct:DacBuffConfig
buffer	platform/composite/inc/fsl_soundcard.h	/^    audio_buffer_t buffer; \/*!< Audio buffer managed by the Soundcard. *\/$/;"	m	struct:Soundcard
buffer	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t *buffer;                               \/*!< Data buffer *\/$/;"	m	struct:SdhcData
buffer	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t   *buffer;          \/*!< Data buffer pointer*\/$/;"	m	struct:ENETBdStruct
buffer_error	platform/composite/inc/fsl_soundcard.h	/^    uint32_t   buffer_error; \/*!< Buffer error numbers. *\/$/;"	m	struct:Audio_Buffer
busWidth	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t busWidth;                              \/*!< Current busWidth *\/$/;"	m	struct:SdhcHostDevice
byteSelect	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t byteSelect:2; \/*!< Test byte select *\/$/;"	m	struct:_wdog_common_config::CommonConfig
bytesTransferred	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t bytesTransferred;                      \/*!< Transferred buffer *\/$/;"	m	struct:SdhcData
cSize	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint32_t cSize;             \/*!< Device size [73:62] *\/$/;"	m	struct:SdCsd
cSizeMult	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t cSizeMult;          \/*!< Device size multiplier [49:47] *\/$/;"	m	struct:SdCsd
cadc_chn_config_t	platform/drivers/inc/fsl_cadc_driver.h	/^} cadc_chn_config_t;$/;"	t	typeref:struct:__anon125
cadc_chn_sel_mode_t	platform/hal/inc/fsl_cadc_hal.h	/^} cadc_chn_sel_mode_t;$/;"	t	typeref:enum:_cadc_chn_sel_mode
cadc_conv_config_t	platform/drivers/inc/fsl_cadc_driver.h	/^} cadc_conv_config_t;$/;"	t	typeref:struct:__anon124
cadc_conv_id_t	platform/hal/inc/fsl_cadc_hal.h	/^} cadc_conv_id_t;$/;"	t	typeref:enum:_cadc_conv_id
cadc_conv_speed_mode_t	platform/hal/inc/fsl_cadc_hal.h	/^} cadc_conv_speed_mode_t;$/;"	t	typeref:enum:_cadc_conv_speed_mode
cadc_diff_chn_mode_t	platform/hal/inc/fsl_cadc_hal.h	/^} cadc_diff_chn_mode_t;$/;"	t	typeref:enum:_cadc_diff_chn_mode
cadc_dma_trigger_src_mode_t	platform/hal/inc/fsl_cadc_hal.h	/^} cadc_dma_trigger_src_mode_t;$/;"	t	typeref:enum:_cadc_dma_trigger_scr_mode
cadc_flag_t	platform/drivers/inc/fsl_cadc_driver.h	/^} cadc_flag_t;$/;"	t	typeref:enum:_cadc_flag
cadc_gain_mode_t	platform/hal/inc/fsl_cadc_hal.h	/^} cadc_gain_mode_t;$/;"	t	typeref:enum:_cadc_gain_mode
cadc_scan_mode_t	platform/hal/inc/fsl_cadc_hal.h	/^} cadc_scan_mode_t;$/;"	t	typeref:enum:_cadc_scan_mode
cadc_slot_config_t	platform/drivers/inc/fsl_cadc_driver.h	/^} cadc_slot_config_t;$/;"	t	typeref:struct:__anon126
cadc_status_t	platform/hal/inc/fsl_cadc_hal.h	/^} cadc_status_t;$/;"	t	typeref:enum:_cadc_status
cadc_user_config_t	platform/drivers/inc/fsl_cadc_driver.h	/^} cadc_user_config_t;$/;"	t	typeref:struct:__anon123
cadc_zero_crossing_mode_t	platform/hal/inc/fsl_cadc_hal.h	/^} cadc_zero_crossing_mode_t;$/;"	t	typeref:enum:_cadc_zero_crossing_mode
callback	platform/drivers/inc/fsl_dma_driver.h	/^    dma_callback_t callback;    \/*!< Callback function for this channel *\/$/;"	m	struct:DmaChannel
callback	platform/drivers/inc/fsl_edma_driver.h	/^    edma_callback_t callback;       \/*!< Callback function pointer for the eDMA channel. It will$/;"	m	struct:EDMAChnState
callback	platform/drivers/inc/fsl_sai_driver.h	/^    sai_callback_t  callback;$/;"	m	struct:sai_state
callback	platform/system/inc/fsl_clock_manager.h	/^    clock_manager_callback_t      callback;      \/*!< Entry of callback function.     *\/$/;"	m	struct:ClockManagerCallbackUserConfig
callback	platform/system/inc/fsl_power_manager.h	/^    power_manager_callback_t callback;$/;"	m	struct:_power_manager_callback_user_config
callbackBlocked	platform/system/inc/fsl_hwtimer.h	/^    int                             callbackBlocked;$/;"	m	struct:Hwtimer
callbackConfig	platform/system/inc/fsl_clock_manager.h	/^    clock_manager_callback_user_config_t* (*callbackConfig)[]; \/*!< Pointer to callback table. *\/$/;"	m	struct:ClockManagerState
callbackData	platform/system/inc/fsl_clock_manager.h	/^    void* callbackData;                          \/*!< Parameter of callback function. *\/$/;"	m	struct:ClockManagerCallbackUserConfig
callbackData	platform/system/inc/fsl_hwtimer.h	/^    void                            *callbackData;$/;"	m	struct:Hwtimer
callbackData	platform/system/inc/fsl_power_manager.h	/^    power_manager_callback_data_t * callbackData;$/;"	m	struct:_power_manager_callback_user_config
callbackFunc	platform/system/inc/fsl_hwtimer.h	/^    hwtimer_callback_t              callbackFunc;$/;"	m	struct:Hwtimer
callbackNum	platform/system/inc/fsl_clock_manager.h	/^    uint8_t callbackNum;                            \/*!< Number of clock callbacks.       *\/$/;"	m	struct:ClockManagerState
callbackParam	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    void *callbackParam;                 \/*!< Pointer to user callback param. *\/$/;"	m	struct:I2CSlaveState
callbackParam	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    void *callbackParam;                \/*!< The slave callback data. *\/$/;"	m	struct:I2CSlaveUserConfig
callbackPending	platform/system/inc/fsl_hwtimer.h	/^    volatile int                    callbackPending;$/;"	m	struct:Hwtimer
callbackType	platform/system/inc/fsl_clock_manager.h	/^    clock_manager_callback_type_t callbackType;  \/*!< Callback type.                  *\/$/;"	m	struct:ClockManagerCallbackUserConfig
callbackType	platform/system/inc/fsl_power_manager.h	/^    power_manager_callback_type_t callbackType;$/;"	m	struct:_power_manager_callback_user_config
callback_param	platform/drivers/inc/fsl_sai_driver.h	/^    void * callback_param;$/;"	m	struct:sai_state
caps	platform/composite/inc/fsl_sdcard_spi.h	/^    uint32_t caps;                                      \/*!< Card capacity *\/$/;"	m	struct:SdSpiCard
caps	platform/composite/inc/fsl_sdhc_card.h	/^    uint32_t caps;                                      \/*!< Capability *\/$/;"	m	struct:SdhcCard
caps	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t caps;                                  \/*!< Host capability *\/$/;"	m	struct:SdhcHostDevice
captrm	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    tsi_internal_cap_trim_t captrm;   \/*!< Internal capacitence trimmer. *\/$/;"	m	struct:TsiConfig
cardDetectCallback	platform/drivers/inc/fsl_sdhc_driver.h	/^    void (*cardDetectCallback)(bool inserted);      \/*!< Callback function for card detect occurs *\/$/;"	m	struct:SdhcHostDevice
cardDetectCallback	platform/drivers/inc/fsl_sdhc_driver.h	/^    void (*cardDetectCallback)(bool inserted);      \/*!< Callback function for card detect occurs *\/$/;"	m	struct:SdhcUserConfig
cardErrStatus	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t cardErrStatus;                         \/*!< Card error status from response 1 *\/$/;"	m	struct:SdhcRequest
cardIntCallback	platform/drivers/inc/fsl_sdhc_driver.h	/^    void (*cardIntCallback)(void);                  \/*!< Callback function for card interrupt occurs *\/$/;"	m	struct:SdhcHostDevice
cardIntCallback	platform/drivers/inc/fsl_sdhc_driver.h	/^    void (*cardIntCallback)(void);                  \/*!< Callback function for card interrupt occurs *\/$/;"	m	struct:SdhcUserConfig
cardType	platform/composite/inc/fsl_sdcard_spi.h	/^    sdcard_type_t cardType;                             \/*!< Card type *\/$/;"	m	struct:SdSpiCard
cardType	platform/composite/inc/fsl_sdhc_card.h	/^    sdcard_type_t cardType;                             \/*!< Card type *\/$/;"	m	struct:SdhcCard
ccc	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint16_t ccc;                   \/*!< Card command classes [95:84] *\/$/;"	m	struct:SdCsd
cdType	platform/drivers/inc/fsl_sdhc_driver.h	/^    sdhc_cd_type_t cdType;                          \/*!< Card detection type *\/$/;"	m	struct:SdhcUserConfig
cdType	platform/drivers/inc/fsl_sdhc_driver.h	/^    sdhc_cd_type_t cdType;                          \/*!< Host controller card detection type *\/$/;"	m	struct:SdhcHostDevice
channel	platform/drivers/inc/fsl_dma_driver.h	/^    uint8_t channel;            \/*!< Channel number *\/$/;"	m	struct:DmaChannel
channel	platform/drivers/inc/fsl_edma_driver.h	/^    uint8_t channel;                \/*!< Virtual channel indicator. *\/$/;"	m	struct:EDMAChnState
channel	platform/drivers/inc/fsl_sai_driver.h	/^    uint8_t             channel;\/*!< Which FIFO is used to transfer. *\/$/;"	m	struct:SaiUserConfig
channel1	platform/hal/inc/fsl_dma_hal.h	/^    uint32_t channel1;                  \/*!< Channel 1 configuration  *\/$/;"	m	struct:DmaChannelLinkConfig
channel2	platform/hal/inc/fsl_dma_hal.h	/^    uint32_t channel2;                  \/*!< Channel 2 configuration  *\/$/;"	m	struct:DmaChannelLinkConfig
channelPriorityError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t channelPriorityError : 1;              \/*!< Channel priority error *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
chn	platform/drivers/inc/fsl_edma_driver.h	/^    edma_chn_state_t * volatile chn[FSL_FEATURE_EDMA_DMAMUX_CHANNELS];     \/*!< Pointer array storing$/;"	m	struct:EDMAState
chnArbitration	platform/drivers/inc/fsl_edma_driver.h	/^    edma_channel_arbitration_t chnArbitration;  \/*!< eDMA channel arbitration. *\/$/;"	m	struct:EDMAUserConfig
chnMux	platform/drivers/inc/fsl_adc16_driver.h	/^    adc16_chn_mux_mode_t chnMux; \/*!< Selection of channel multiplexer for a\/b channel.*\/$/;"	m	struct:Adc16ChnConfig
chnNum	platform/drivers/inc/fsl_adc16_driver.h	/^    uint32_t chnNum; \/*!< Selection of input channel number. *\/$/;"	m	struct:Adc16ChnConfig
choppingEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool choppingEnable; \/*!<  Enable chopping control for PGA. *\/$/;"	m	struct:Adc16PgaConfig
cid	platform/composite/inc/fsl_sdhc_card.h	/^    sdcard_cid_t cid;                                   \/*!< CID *\/$/;"	m	struct:SdhcCard
clearMode	platform/osa/inc/fsl_os_abstraction_bm.h	/^    osa_event_clear_mode_t    clearMode;   \/*!< Auto clear or manual clear                       *\/$/;"	m	struct:Event
clearMode	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^    osa_event_clear_mode_t clearMode;   \/*!< Auto clear or manual clear   *\/$/;"	m	struct:EventFreertos
clearMode	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^    osa_event_clear_mode_t  clearMode;  \/*!< Auto clear or manual clear        *\/$/;"	m	struct:EventUCOSII
clearMode	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^    osa_event_clear_mode_t clearMode;  \/*!< Auto clear or manual clear *\/$/;"	m	struct:EventUCOSIII
clearTransferCount	platform/hal/inc/fsl_dspi_hal.h	/^    bool clearTransferCount;      \/*!< Clears SPI_TCNT field; cleared before transmission starts*\/$/;"	m	struct:DspiCommandDataConfig
clip_q31_to_q15	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t clip_q31_to_q15($/;"	f
clip_q31_to_q7	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q7_t clip_q31_to_q7($/;"	f
clip_q63_to_q15	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t clip_q63_to_q15($/;"	f
clip_q63_to_q31	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t clip_q63_to_q31($/;"	f
clkDivValue	platform/drivers/inc/fsl_cadc_driver.h	/^    uint16_t clkDivValue;    \/*!< ADC clock divider from the bus clock. *\/$/;"	m	struct:__anon124
clkDividerMode	platform/drivers/inc/fsl_adc16_driver.h	/^    adc16_clk_divider_mode_t clkDividerMode; \/*!< Select divider of input clock for converter. *\/$/;"	m	struct:Adc16UserConfig
clkPhase	platform/hal/inc/fsl_dspi_hal.h	/^    dspi_clock_phase_t clkPhase;     \/*!< Clock phase setting to change and capture data*\/$/;"	m	struct:DspiDataFormatConfig
clkPolarity	platform/hal/inc/fsl_dspi_hal.h	/^    dspi_clock_polarity_t clkPolarity;   \/*!< Active high or low clock polarity*\/$/;"	m	struct:DspiDataFormatConfig
clkPrescalerDivMode	platform/drivers/inc/fsl_pdb_driver.h	/^    pdb_clk_prescaler_div_mode_t clkPrescalerDivMode;$/;"	m	struct:PdbUserConfig
clkSrcMode	platform/drivers/inc/fsl_adc16_driver.h	/^    adc16_clk_src_mode_t clkSrcMode; \/*!< Select source of input clock for converter. *\/$/;"	m	struct:Adc16UserConfig
clock	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t clock;                                 \/*!< Clock rate *\/$/;"	m	struct:SdhcUserConfig
clock	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t clock;                                 \/*!< Current clock frequency *\/$/;"	m	struct:SdhcHostDevice
clockConfigNum	platform/system/inc/fsl_clock_manager.h	/^    uint8_t clockConfigNum;                         \/*!< Number of clock configurations.  *\/$/;"	m	struct:ClockManagerState
clockIncease	platform/hal/inc/fsl_enet_hal.h	/^    uint32_t clockIncease;      \/*!< Timer increase value each clock period*\/$/;"	m	struct:ENETConfigPtpTimer
clockName	platform/system/inc/fsl_hwtimer.h	/^    clock_names_t                   clockName;$/;"	m	struct:Hwtimer
clockPrescalerValue	platform/drivers/inc/fsl_wdog_driver.h	/^    wdog_clock_prescaler_value_t clockPrescalerValue;\/*!< Clock prescaler value *\/$/;"	m	struct:WdogUserConfig
clockSource	platform/drivers/inc/fsl_lpsci_driver.h	/^    clock_lpsci_src_t clockSource;      \/*!< LPSCI clock source in fsl_sim_hal_<device>.h *\/$/;"	m	struct:LpsciUserConfig
clockSource	platform/drivers/inc/fsl_lpuart_driver.h	/^    clock_lpuart_src_t clockSource;      \/*!< LPUART clock source in fsl_sim_hal_<device>.h *\/$/;"	m	struct:LpuartUserConfig
clockSource	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    clock_lpuart_src_t clockSource;      \/*!< LPUART clock source in fsl_sim_hal_<device>.h *\/$/;"	m	struct:LpuartEdmaUserConfig
clockSource	platform/drivers/inc/fsl_wdog_driver.h	/^    clock_wdog_src_t clockSource; \/*!< Clock source select *\/$/;"	m	struct:WdogUserConfig
clockSource	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t clockSource:1; \/*!< Clock source *\/$/;"	m	struct:_wdog_common_config::CommonConfig
clock_clkout_src_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} clock_clkout_src_kl03z4_t;$/;"	t	typeref:enum:_clock_clkout_src
clock_cop_src_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^}clock_cop_src_kl03z4_t;$/;"	t	typeref:enum:_clock_cop_src
clock_er32k_src_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} clock_er32k_src_kl03z4_t;$/;"	t	typeref:enum:_clock_er32k_src
clock_lptmr_src_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} clock_lptmr_src_kl03z4_t;$/;"	t	typeref:enum:_clock_lptmr_src_t
clock_lpuart_src_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} clock_lpuart_src_kl03z4_t;$/;"	t	typeref:enum:_clock_lpuart_src
clock_manager_callback_t	platform/system/inc/fsl_clock_manager.h	/^typedef clock_manager_error_code_t (*clock_manager_callback_t)(clock_notify_struct_t *notify,$/;"	t
clock_manager_callback_type_t	platform/system/inc/fsl_clock_manager.h	/^} clock_manager_callback_type_t;$/;"	t	typeref:enum:_clock_manager_callback_type
clock_manager_callback_user_config_t	platform/system/inc/fsl_clock_manager.h	/^} clock_manager_callback_user_config_t;$/;"	t	typeref:struct:ClockManagerCallbackUserConfig
clock_manager_error_code_t	platform/system/inc/fsl_clock_manager.h	/^} clock_manager_error_code_t;$/;"	t	typeref:enum:_clock_manager_error_code
clock_manager_notify_t	platform/system/inc/fsl_clock_manager.h	/^} clock_manager_notify_t;$/;"	t	typeref:enum:_clock_manager_notify
clock_manager_policy_t	platform/system/inc/fsl_clock_manager.h	/^} clock_manager_policy_t;$/;"	t	typeref:enum:ClockManagerPolicy
clock_manager_state_t	platform/system/inc/fsl_clock_manager.h	/^} clock_manager_state_t;$/;"	t	typeref:struct:ClockManagerState
clock_manager_user_config_t	platform/system/inc/fsl_clock_manager.h	/^} clock_manager_user_config_t;$/;"	t	typeref:struct:ClockUserConfig
clock_names_t	platform/system/inc/fsl_clock_manager.h	/^} clock_names_t;$/;"	t	typeref:enum:_clock_names
clock_notify_struct_t	platform/system/inc/fsl_clock_manager.h	/^} clock_notify_struct_t;$/;"	t	typeref:struct:ClockNotifyStruct
clock_osc32kout_sel_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} clock_osc32kout_sel_kl03z4_t;$/;"	t	typeref:enum:_clock_osc32kout_sel
clock_rtcout_src_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} clock_rtcout_src_kl03z4_t;$/;"	t	typeref:enum:_clock_rtcout_src
clock_tpm_src_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} clock_tpm_src_kl03z4_t;$/;"	t	typeref:enum:_clock_tpm_src
cmdIndex	platform/composite/inc/fsl_sdcard_spi.h	/^    uint8_t cmdIndex;                                   \/*!< Command index *\/$/;"	m	struct:SdSpiRequest
cmdIndex	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t cmdIndex;                              \/*!< Command index *\/$/;"	m	struct:SdhcRequest
cmdSupport	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t cmdSupport;         \/*!< Command support bits [33:32] *\/$/;"	m	struct:SdScr
cmpRangeMode	platform/drivers/inc/fsl_adc16_driver.h	/^    adc16_hw_cmp_range_mode_t cmpRangeMode;$/;"	m	struct:Adc16HwCmpConfig
cmpValue1	platform/drivers/inc/fsl_adc16_driver.h	/^    uint16_t cmpValue1; \/*!< Value for CMP value 1. *\/$/;"	m	struct:Adc16HwCmpConfig
cmpValue2	platform/drivers/inc/fsl_adc16_driver.h	/^    uint16_t cmpValue2; \/*!< Value for CMP value 2. *\/$/;"	m	struct:Adc16HwCmpConfig
cmp_chn_mux_mode_t	platform/hal/inc/fsl_cmp_hal.h	/^} cmp_chn_mux_mode_t;$/;"	t	typeref:enum:_cmp_chn_mux_mode_t
cmp_dac_config_t	platform/drivers/inc/fsl_cmp_driver.h	/^} cmp_dac_config_t;$/;"	t	typeref:struct:CmpDacConfig
cmp_dac_ref_volt_src_mode_t	platform/hal/inc/fsl_cmp_hal.h	/^} cmp_dac_ref_volt_src_mode_t;$/;"	t	typeref:enum:_cmp_dac_ref_volt_src_mode_t
cmp_filter_counter_mode_t	platform/hal/inc/fsl_cmp_hal.h	/^} cmp_filter_counter_mode_t;$/;"	t	typeref:enum:_cmp_filter_counter_mode_t
cmp_flag_t	platform/drivers/inc/fsl_cmp_driver.h	/^} cmp_flag_t;$/;"	t	typeref:enum:_cmp_flag
cmp_hystersis_mode_t	platform/hal/inc/fsl_cmp_hal.h	/^} cmp_hystersis_mode_t;$/;"	t	typeref:enum:_cmp_hystersis_mode
cmp_sample_filter_config_t	platform/drivers/inc/fsl_cmp_driver.h	/^} cmp_sample_filter_config_t;$/;"	t	typeref:struct:CmpSampleFilterConfig
cmp_sample_filter_mode_t	platform/drivers/inc/fsl_cmp_driver.h	/^} cmp_sample_filter_mode_t;$/;"	t	typeref:enum:_cmp_sample_filter_mode
cmp_state_t	platform/drivers/inc/fsl_cmp_driver.h	/^} cmp_state_t;$/;"	t	typeref:struct:CmpState
cmp_status_t	platform/hal/inc/fsl_cmp_hal.h	/^} cmp_status_t;$/;"	t	typeref:enum:_cmp_status
cmp_user_config_t	platform/drivers/inc/fsl_cmp_driver.h	/^} cmp_user_config_t;$/;"	t	typeref:struct:CmpUserConfig
code	platform/hal/inc/fsl_flexcan_hal.h	/^    uint32_t code;                    \/*!< MB code for TX or RX buffers.$/;"	m	struct:FLEXCANMbCodeStatus
codec	platform/composite/inc/fsl_soundcard.h	/^    audio_codec_t codec;\/*!< Codec *\/$/;"	m	struct:Soundcard
codec_handler_t	platform/composite/inc/fsl_soundcard.h	/^typedef sgtl_handler_t codec_handler_t;$/;"	t
codec_init_t	platform/composite/inc/fsl_soundcard.h	/^typedef sgtl_init_t codec_init_t;$/;"	t
codec_status_t	platform/composite/inc/fsl_soundcard.h	/^typedef sgtl_status_t codec_status_t;$/;"	t
command	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint8_t command[1];        \/*!< Command region*\/$/;"	m	struct:enet_8022_header
commonConfig	platform/hal/inc/fsl_cop_hal.h	/^  }commonConfig;$/;"	m	union:_cop_common_config	typeref:struct:_cop_common_config::CommonConfig
commonConfig	platform/hal/inc/fsl_ewm_hal.h	/^    }commonConfig;$/;"	m	union:_ewm_common_config	typeref:struct:_ewm_common_config::CommonConfig
commonConfig	platform/hal/inc/fsl_wdog_hal.h	/^    } commonConfig;$/;"	m	union:_wdog_common_config	typeref:struct:_wdog_common_config::CommonConfig
complementRead	platform/drivers/inc/fsl_crc_driver.h	/^    bool complementRead;            \/*!< Enables complement read of CRC data register *\/$/;"	m	struct:_crc_user_config
complete	platform/drivers/inc/fsl_sdhc_driver.h	/^    semaphore_t *complete;                        \/*!< Request completion sync object *\/$/;"	m	struct:SdhcRequest
config	platform/drivers/inc/fsl_gpio_driver.h	/^    gpio_input_pin_t config; \/*!< Input pin configuration structure.*\/$/;"	m	struct:GpioInputPinUserConfig
config	platform/drivers/inc/fsl_gpio_driver.h	/^    gpio_output_pin_t config;\/*!< Input pin configuration structure.*\/$/;"	m	struct:GpioOutputPinUserConfig
config	platform/drivers/inc/fsl_tsi_driver.h	/^    tsi_config_t                        *config;        \/**< A pointer to hardware configuration. Can't be NULL. *\/$/;"	m	struct:TsiUserConfig
config	platform/drivers/inc/fsl_tsi_driver.h	/^  tsi_config_t                          config;             \/**< A hardware configuration. *\/$/;"	m	struct:TsiOperationMode
configTable	platform/system/inc/fsl_clock_manager.h	/^    clock_manager_user_config_t const* configTable; \/*!< Pointer to clock configure table.*\/$/;"	m	struct:ClockManagerState
configs	platform/system/inc/fsl_power_manager.h	/^    power_manager_user_config_t * (* configs)[];   \/*!< Pointer to power configure table.*\/$/;"	m	struct:_power_manager_state
configsNumber	platform/system/inc/fsl_power_manager.h	/^    uint8_t configsNumber;                         \/*!< Number of power configurations *\/$/;"	m	struct:_power_manager_state
consNumberOfScan	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^  tsi_n_consecutive_scans_limits_t              consNumberOfScan;       \/*!< number of consecutive scan limits *\/$/;"	m	struct:_tsi_parameter_limits
consNumberOfScan	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^  tsi_n_consecutive_scans_limits_t              consNumberOfScan;       \/*!< number of consecutive scan limits *\/$/;"	m	struct:_tsi_parameter_limits
continuousConvEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool continuousConvEnable; \/*!< Enable  launching the continuous conversion mode. *\/$/;"	m	struct:Adc16UserConfig
continuousModeEnable	platform/drivers/inc/fsl_pdb_driver.h	/^    bool continuousModeEnable; \/*!< Switch to enable the continuous mode. *\/$/;"	m	struct:PdbUserConfig
control	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  control;          \/*!< Buffer descriptor control   *\/$/;"	m	struct:ENETBdStruct
control	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  control;          \/*!< Buffer descriptor control*\/$/;"	m	struct:ENETBdStruct
controlExtend0	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  controlExtend0;   \/*!< Extend buffer descriptor control0*\/$/;"	m	struct:ENETBdStruct
controlExtend1	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  controlExtend1;   \/*!< Extend buffer descriptor control1*\/$/;"	m	struct:ENETBdStruct
controlExtend2	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  controlExtend2;   \/*!< Extend buffer descriptor control2*\/$/;"	m	struct:ENETBdStruct
controller	platform/composite/inc/fsl_soundcard.h	/^    audio_controller_t controller;\/*!< Controller *\/ $/;"	m	struct:Soundcard
convIRQEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool convIRQEnable;      \/*!< Enable IRQ in NVIC; Cover the slot interrupt in the following configuration. *\/$/;"	m	struct:__anon124
copClockSelect	platform/hal/inc/fsl_cop_hal.h	/^    uint32_t copClockSelect     : 1;       \/*!< Set COP watchdog clock source >*\/$/;"	m	struct:_cop_common_config::CommonConfig
copClockSource	platform/drivers/inc/fsl_cop_driver.h	/^    cop_clock_source_t copClockSource;          \/*!< Set COP watchdog clock source >*\/$/;"	m	struct:CopUserConfig
copClockSource	platform/hal/inc/fsl_cop_hal.h	/^    uint32_t copClockSource     : 2;       \/*!< Set COP watchdog clock source >*\/$/;"	m	struct:_cop_common_config::CommonConfig
copDebugModeEnable	platform/drivers/inc/fsl_cop_driver.h	/^    bool copDebugModeEnable;                    \/*!< Set COP enable or disable in DEBUG mode >*\/$/;"	m	struct:CopUserConfig
copDebugModeEnable	platform/hal/inc/fsl_cop_hal.h	/^    uint32_t copDebugModeEnable : 1;       \/*!< Set COP enable or disable in DEBUG mode >*\/$/;"	m	struct:_cop_common_config::CommonConfig
copStopModeEnable	platform/drivers/inc/fsl_cop_driver.h	/^    bool copStopModeEnable;                     \/*!< Set COP enable or disable in STOP mode >*\/ $/;"	m	struct:CopUserConfig
copStopModeEnable	platform/hal/inc/fsl_cop_hal.h	/^    uint32_t copStopModeEnable  : 1;       \/*!< Set COP enable or disable in STOP mode >*\/ $/;"	m	struct:_cop_common_config::CommonConfig
copTimeout	platform/drivers/inc/fsl_cop_driver.h	/^    cop_timeout_cycles_t copTimeout;            \/*!< Set COP watchdog timeout value >*\/$/;"	m	struct:CopUserConfig
copTimeout	platform/hal/inc/fsl_cop_hal.h	/^    uint32_t copTimeout         : 2;       \/*!< Set COP watchdog timeout value >*\/$/;"	m	struct:_cop_common_config::CommonConfig
copTimeoutMode	platform/drivers/inc/fsl_cop_driver.h	/^    cop_timeout_mode_t copTimeoutMode;          \/*!< Set COP watchdog timeout mode---Long timeout or Short tomeout >*\/$/;"	m	struct:CopUserConfig
copTimeoutMode	platform/hal/inc/fsl_cop_hal.h	/^    uint32_t copTimeoutMode     : 1;       \/*!< Set COP watchdog timeout mode---Long timeout or Short tomeout >*\/$/;"	m	struct:_cop_common_config::CommonConfig
copWindowEnable	platform/hal/inc/fsl_cop_hal.h	/^    uint32_t copWindowEnable    : 1;       \/*!< Set COP watchdog run mode---Window mode or Normal mode >*\/$/;"	m	struct:_cop_common_config::CommonConfig
copWindowModeEnable	platform/drivers/inc/fsl_cop_driver.h	/^    bool copWindowModeEnable;                   \/*!< Set COP watchdog run mode---Window mode or Normal mode >*\/$/;"	m	struct:CopUserConfig
cop_clock_source_t	platform/hal/inc/fsl_cop_hal.h	/^}cop_clock_source_t;$/;"	t	typeref:enum:_cop_clock_source
cop_common_config_t	platform/hal/inc/fsl_cop_hal.h	/^}cop_common_config_t;$/;"	t	typeref:union:_cop_common_config
cop_timeout_cycles_t	platform/hal/inc/fsl_cop_hal.h	/^}cop_timeout_cycles_t;$/;"	t	typeref:enum:_cop_timeout_cycles
cop_timeout_mode_t	platform/hal/inc/fsl_cop_hal.h	/^}cop_timeout_mode_t;$/;"	t	typeref:enum:_cop_timeout_mode
cop_user_config_t	platform/drivers/inc/fsl_cop_driver.h	/^}cop_user_config_t;$/;"	t	typeref:struct:CopUserConfig
cos_factorsQ15_128	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t ALIGN4 cos_factorsQ15_128[128] = {$/;"	v	file:
cos_factorsQ15_2048	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t ALIGN4 cos_factorsQ15_2048[2048] = {$/;"	v	file:
cos_factorsQ15_512	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t ALIGN4 cos_factorsQ15_512[512] = {$/;"	v	file:
cos_factorsQ15_8192	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t ALIGN4 cos_factorsQ15_8192[8192] = {$/;"	v	file:
cos_factorsQ31_128	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t cos_factorsQ31_128[128] = {$/;"	v	file:
cos_factorsQ31_2048	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t cos_factorsQ31_2048[2048] = {$/;"	v	file:
cos_factorsQ31_512	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t cos_factorsQ31_512[512] = {$/;"	v	file:
cos_factorsQ31_8192	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t cos_factorsQ31_8192[8192] = {$/;"	v	file:
cos_factors_128	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t cos_factors_128[128] = {$/;"	v	file:
cos_factors_2048	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t cos_factors_2048[2048] = {$/;"	v	file:
cos_factors_512	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t cos_factors_512[512] = {$/;"	v	file:
cos_factors_8192	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t cos_factors_8192[8192] = {$/;"	v	file:
count	platform/drivers/inc/fsl_sai_driver.h	/^    uint32_t count;$/;"	m	struct:sai_state
counters	platform/drivers/inc/fsl_tsi_driver.h	/^  uint16_t                              counters[FSL_FEATURE_TSI_CHANNEL_COUNT]; \/**< The mirrow of last state of counter registers *\/$/;"	m	struct:TsiState
crcWidth	platform/drivers/inc/fsl_crc_driver.h	/^    crc_prot_width_t crcWidth;      \/*!< Selects 16 or 32-bit CRC protocol *\/$/;"	m	struct:_crc_user_config
crc_prot_width_t	platform/hal/inc/fsl_crc_hal.h	/^}crc_prot_width_t;$/;"	t	typeref:enum:_crc_prot_width
crc_status_t	platform/hal/inc/fsl_crc_hal.h	/^} crc_status_t;$/;"	t	typeref:enum:_crc_status
crc_transpose_t	platform/hal/inc/fsl_crc_hal.h	/^}crc_transpose_t;$/;"	t	typeref:enum:_crc_transpose
crc_user_config_t	platform/drivers/inc/fsl_crc_driver.h	/^} crc_user_config_t;$/;"	t	typeref:struct:_crc_user_config
cs	platform/hal/inc/fsl_flexcan_hal.h	/^    uint32_t cs;                        \/*!< Code and Status*\/$/;"	m	struct:FLEXCANMb
csd	platform/composite/inc/fsl_sdhc_card.h	/^    sdcard_csd_t csd;                                   \/*!< CSD *\/$/;"	m	struct:SdhcCard
csdStructure	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t csdStructure;           \/*!< CSD structure [127:126] *\/$/;"	m	struct:SdCsd
ctrl_callback_t	platform/composite/inc/fsl_soundcard.h	/^typedef sai_callback_t ctrl_callback_t;$/;"	t
ctrl_config_t	platform/composite/inc/fsl_soundcard.h	/^typedef sai_user_config_t ctrl_config_t;$/;"	t
ctrl_data_format_t	platform/composite/inc/fsl_soundcard.h	/^typedef sai_data_format_t ctrl_data_format_t;$/;"	t
ctrl_state_t	platform/composite/inc/fsl_soundcard.h	/^typedef sai_state_t ctrl_state_t;$/;"	t
ctrl_status_t	platform/composite/inc/fsl_soundcard.h	/^typedef sai_status_t ctrl_status_t;$/;"	t
curConfigIndex	platform/system/inc/fsl_clock_manager.h	/^    uint8_t curConfigIndex;                         \/*!< Index of current configuration.  *\/$/;"	m	struct:ClockManagerState
currentConfig	platform/system/inc/fsl_power_manager.h	/^    uint8_t currentConfig;                         \/*!< Index of current configuration.  *\/  $/;"	m	struct:_power_manager_state
currentReq	platform/drivers/inc/fsl_sdhc_driver.h	/^    struct SdhcRequest * currentReq;                \/*!< Associated request *\/$/;"	m	struct:SdhcHostDevice	typeref:struct:SdhcHostDevice::SdhcRequest
dacValue	platform/drivers/inc/fsl_cmp_driver.h	/^    uint8_t dacValue; \/*!< Set the value for internal DAC. *\/$/;"	m	struct:CmpDacConfig
dac_buff_config_t	platform/drivers/inc/fsl_dac_driver.h	/^} dac_buff_config_t;$/;"	t	typeref:struct:DacBuffConfig
dac_buff_watermark_mode_t	platform/hal/inc/fsl_dac_hal.h	/^} dac_buff_watermark_mode_t;$/;"	t	typeref:enum:_dac_buff_watermark_mode
dac_buff_work_mode_t	platform/hal/inc/fsl_dac_hal.h	/^} dac_buff_work_mode_t;$/;"	t	typeref:enum:_dac_buff_work_mode
dac_flag_t	platform/drivers/inc/fsl_dac_driver.h	/^} dac_flag_t;$/;"	t	typeref:enum:_dac_flag_t
dac_ref_volt_src_mode_t	platform/hal/inc/fsl_dac_hal.h	/^} dac_ref_volt_src_mode_t;$/;"	t	typeref:enum:_dac_ref_volt_src_mode
dac_status_t	platform/hal/inc/fsl_dac_hal.h	/^} dac_status_t;$/;"	t	typeref:enum:_dac_status
dac_trigger_mode_t	platform/hal/inc/fsl_dac_hal.h	/^} dac_trigger_mode_t;$/;"	t	typeref:enum:_dac_trigger_mode
dac_user_config_t	platform/drivers/inc/fsl_dac_driver.h	/^} dac_user_config_t;$/;"	t	typeref:struct:DacUserConfig
data	platform/composite/inc/fsl_sdcard_spi.h	/^    uint8_t *data;                                      \/*!< Data *\/$/;"	m	struct:SdSpiRequest
data	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t *data;     \/*!< Data buffer pointer*\/$/;"	m	struct:ENETMacPacketBuffer
data	platform/drivers/inc/fsl_sdhc_driver.h	/^    struct SdhcData *data;                          \/*!< Data associated with request *\/$/;"	m	struct:SdhcRequest	typeref:struct:SdhcRequest::SdhcData
data	platform/hal/inc/fsl_flexcan_hal.h	/^    uint8_t data[kFlexCanMessageSize];  \/*!< Bytes of the FlexCAN message*\/$/;"	m	struct:FLEXCANMb
dataBuffQue	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static uint8_t *dataBuffQue;$/;"	v	file:
dataBusConfig	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    dspi_data_format_config_t dataBusConfig;  \/* data format configuration structure*\/$/;"	m	struct:DspiEdmaDevice
dataBusConfig	platform/drivers/inc/fsl_dspi_master_driver.h	/^    dspi_data_format_config_t dataBusConfig;  \/* data format configuration structure*\/$/;"	m	struct:DspiDevice
dataConfig	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    dspi_data_format_config_t dataConfig;   \/*!< Data format configuration structure *\/$/;"	m	struct:DSPIEdmaSlaveUserConfig
dataConfig	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    dspi_data_format_config_t dataConfig;       \/*!< Data format configuration structure *\/$/;"	m	struct:DSPISlaveUserConfig
dataConfig	platform/hal/inc/fsl_dspi_hal.h	/^    dspi_data_format_config_t dataConfig;    \/*!< Data format configuration structure *\/$/;"	m	struct:DspiSlaveConfig
data_length	platform/drivers/inc/fsl_flexcan_driver.h	/^    uint32_t data_length;                        \/*!< Length of Data in Bytes*\/$/;"	m	struct:FlexCANDataInfo
data_length	platform/hal/inc/fsl_flexcan_hal.h	/^    uint32_t data_length;             \/*!< Length of Data in Bytes*\/$/;"	m	struct:FLEXCANMbCodeStatus
day	platform/hal/inc/fsl_rtc_hal.h	/^   uint16_t day;     \/*!< Range from 1 to 31 (depending on month).*\/$/;"	m	struct:RtcDatetime
debug_assert	platform/utilities/inc/fsl_misc_utilities.h	58;"	d
debug_assert	platform/utilities/inc/fsl_misc_utilities.h	60;"	d
debug_console_device_type_t	platform/utilities/inc/fsl_debug_console.h	/^} debug_console_device_type_t;$/;"	t	typeref:enum:_debug_console_device_type
debug_console_ops_t	platform/utilities/src/fsl_debug_console.c	/^} debug_console_ops_t;$/;"	t	typeref:struct:DebugConsoleOperationFunctions	file:
debug_console_state_t	platform/utilities/src/fsl_debug_console.c	/^} debug_console_state_t;$/;"	t	typeref:struct:DebugConsoleState	file:
debug_console_status_t	platform/utilities/inc/fsl_debug_console.h	/^} debug_console_status_t;$/;"	t	typeref:enum:_debug_console_status
debug_getchar	platform/utilities/src/fsl_debug_console.c	/^int debug_getchar(void)$/;"	f
debug_printf	platform/utilities/src/fsl_debug_console.c	/^int debug_printf(const char  *fmt_s, ...)$/;"	f
debug_putc	platform/utilities/src/fsl_debug_console.c	/^static int debug_putc(int ch, void* stream)$/;"	f	file:
debug_putchar	platform/utilities/src/fsl_debug_console.c	/^int debug_putchar(int ch)$/;"	f
debug_scanf	platform/utilities/src/fsl_debug_console.c	/^int debug_scanf(const char  *fmt_ptr, ...)$/;"	f
deinit	platform/system/inc/fsl_hwtimer.h	/^    hwtimer_devif_deinit_t           deinit;$/;"	m	struct:Hwtimer_devif
delayValue	platform/drivers/inc/fsl_pdb_driver.h	/^    uint32_t delayValue; \/*!< Set the value for ADC pre-trigger's delay value. *\/$/;"	m	struct:PdbAdcPreTriggerConfig
delayValue	platform/drivers/inc/fsl_pdb_driver.h	/^    uint32_t delayValue; \/*!< Set the value for PDB counter to cause PDB interrupt. *\/$/;"	m	struct:PdbUserConfig
delvol	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    tsi_osc_delta_voltage_t delvol;   \/*!< Delta voltage. *\/$/;"	m	struct:TsiConfig
destAddr	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t destAddr[kEnetMacAddrLen];  \/*!< Destination address *\/$/;"	m	struct:ENET8021vlanHeader
destAddr	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t destAddr[kEnetMacAddrLen];  \/*!< Destination address *\/$/;"	m	struct:ENETEthernetHeader
destAddr	platform/hal/inc/fsl_edma_hal.h	/^    uint32_t destAddr;              \/*!< Memory address pointing to the destination data. *\/$/;"	m	struct:EDMATransferConfig
destLastAddrAdjust	platform/hal/inc/fsl_edma_hal.h	/^    uint32_t destLastAddrAdjust;   \/*!< Last destination address adjustment. Note here it is only$/;"	m	struct:EDMATransferConfig
destModulo	platform/hal/inc/fsl_edma_hal.h	/^    edma_modulo_t destModulo;       \/*!< Destination address modulo. *\/$/;"	m	struct:EDMATransferConfig
destOffset	platform/hal/inc/fsl_edma_hal.h	/^    int16_t destOffset;$/;"	m	struct:EDMATransferConfig
destTransferSize	platform/hal/inc/fsl_edma_hal.h	/^    edma_transfer_size_t destTransferSize;  \/*!< Destination data transfer size. *\/$/;"	m	struct:EDMATransferConfig
destinationAddressError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t destinationAddressError : 1;           \/*!< Destination address error *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
destinationBusError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t destinationBusError : 1;               \/*!< Bus error on destination address *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
destinationOffsetError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t destinationOffsetError : 1;            \/*!< Destination offset error *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
deviceNumber	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t deviceNumber;    \/*!< Device number*\/$/;"	m	struct:ENETDevIf
devif	platform/system/inc/fsl_hwtimer.h	/^    const struct Hwtimer_devif *    devif;$/;"	m	struct:Hwtimer	typeref:struct:Hwtimer::Hwtimer_devif
diffChns	platform/drivers/inc/fsl_cadc_driver.h	/^    cadc_diff_chn_mode_t diffChns;  \/*!< Select the differential pair. *\/$/;"	m	struct:__anon126
diffEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool diffEnable; \/*!< Enable  setting the differential mode for conversion.  *\/$/;"	m	struct:Adc16ChnConfig
diffEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool diffEnable; \/* Operate in a differential pair or not. *\/$/;"	m	struct:__anon125
diffSel	platform/drivers/inc/fsl_cadc_driver.h	/^    cadc_chn_sel_mode_t  diffSel;   \/*!< Positive or negative channel in differential pair. *\/$/;"	m	struct:__anon126
diffSelMode	platform/drivers/inc/fsl_cadc_driver.h	/^    cadc_chn_sel_mode_t diffSelMode; \/*!< Select which channel is indicated in a pair. *\/$/;"	m	struct:__anon125
digitalFilterMode	platform/hal/inc/fsl_llwu_hal.h	/^    bool                        digitalFilterMode;  \/* reset for digital filter mode *\/$/;"	m	struct:_llwu_reset_enable_mode
direction	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    spi_shift_direction_t direction;$/;"	m	struct:SpiDmaUserConfig
direction	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    spi_shift_direction_t direction;            \/*!< Either LSB or MSB first.*\/$/;"	m	struct:SPIDmaSlaveUserConfig
direction	platform/drivers/inc/fsl_spi_master_driver.h	/^    spi_shift_direction_t direction;$/;"	m	struct:SPIUserConfig
direction	platform/drivers/inc/fsl_spi_slave_driver.h	/^    spi_shift_direction_t direction;            \/*!< Either LSB or MSB first.*\/$/;"	m	struct:SPISlaveUserConfig
direction	platform/hal/inc/fsl_dspi_hal.h	/^    dspi_shift_direction_t direction; \/*!< MSB or LSB data shift direction$/;"	m	struct:DspiDataFormatConfig
disableTestWdog	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t disableTestWdog:1; \/*!< 1 means WDOG test mode is disabled *\/$/;"	m	struct:_wdog_common_config::CommonConfig
divider	platform/system/inc/fsl_hwtimer.h	/^    uint32_t                        divider;$/;"	m	struct:Hwtimer
dmaBusy	platform/hal/inc/fsl_dma_hal.h	/^        uint32_t dmaBusy : 1;                   \/*!< DMA is running. *\/$/;"	m	struct:DmaErrorStatus::__anon132
dmaBytesToBeTransffered	platform/hal/inc/fsl_dma_hal.h	/^        uint32_t dmaBytesToBeTransffered : 24;  \/*!< Bytes to be transferred *\/$/;"	m	struct:DmaErrorStatus::__anon132
dmaChan	platform/drivers/inc/fsl_dma_driver.h	/^    dma_channel_t * volatile dmaChan[FSL_FEATURE_DMA_DMAMUX_CHANNELS];$/;"	m	struct:DmaState
dmaCmdData2Fifo	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    edma_chn_state_t dmaCmdData2Fifo; \/*!< Structure definition for the eDMA channel *\/$/;"	m	struct:DspiEdmaMasterState
dmaConfigError	platform/hal/inc/fsl_dma_hal.h	/^        uint32_t dmaConfigError : 1;            \/*!< Configuration error *\/$/;"	m	struct:DmaErrorStatus::__anon132
dmaDestBusError	platform/hal/inc/fsl_dma_hal.h	/^        uint32_t dmaDestBusError : 1;           \/*!< Bus error on destination address *\/$/;"	m	struct:DmaErrorStatus::__anon132
dmaEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool dmaEnable; \/*! Enable generating the DMA request when conversion is complete. *\/$/;"	m	struct:Adc16UserConfig
dmaEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool dmaEnable;     \/*!< DMA enable. *\/$/;"	m	struct:__anon124
dmaEnable	platform/drivers/inc/fsl_cmp_driver.h	/^    bool dmaEnable; \/*!< Enable using DMA. *\/$/;"	m	struct:CmpUserConfig
dmaEnable	platform/drivers/inc/fsl_dac_driver.h	/^    bool dmaEnable; \/*!< Switcher to enable DMA request by original interrupts. *\/$/;"	m	struct:DacBuffConfig
dmaEnable	platform/drivers/inc/fsl_pdb_driver.h	/^    bool dmaEnable; \/*!< Switch to enable DMA support for PDB instead of interrupt. *\/$/;"	m	struct:PdbUserConfig
dmaFifo2Receive	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    edma_chn_state_t dmaFifo2Receive; \/*!< Structure definition for the eDMA channel *\/$/;"	m	struct:DspiEdmaMasterState
dmaPendingRequest	platform/hal/inc/fsl_dma_hal.h	/^        uint32_t dmaPendingRequest : 1;         \/*!< A transfer  remains. *\/$/;"	m	struct:DmaErrorStatus::__anon132
dmaReceive	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    dma_channel_t dmaReceive;    \/*!< The DMA channel used for receive *\/$/;"	m	struct:SpiDmaMasterState
dmaReceive	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    dma_channel_t dmaReceive;                   \/*!< The DMA channel used for receive *\/$/;"	m	struct:SPIDmaSlaveState
dmaSourceBusError	platform/hal/inc/fsl_dma_hal.h	/^        uint32_t dmaSourceBusError : 1;         \/*!< Bus error on source address *\/$/;"	m	struct:DmaErrorStatus::__anon132
dmaSrc2CmdData	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    edma_chn_state_t dmaSrc2CmdData;  \/*!< Structure definition for the eDMA channel *\/$/;"	m	struct:DspiEdmaMasterState
dmaSrcMode	platform/drivers/inc/fsl_cadc_driver.h	/^    cadc_dma_trigger_src_mode_t dmaSrcMode; \/*!< DMA trigger source. See "cadc_dma_trigger_src_mode_t". *\/$/;"	m	struct:__anon123
dmaTransDone	platform/hal/inc/fsl_dma_hal.h	/^        uint32_t dmaTransDone : 1;              \/*!< DMA channel transfer is done. *\/$/;"	m	struct:DmaErrorStatus::__anon132
dmaTransmit	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    dma_channel_t dmaTransmit;   \/*!< The DMA channel used for transmit *\/$/;"	m	struct:SpiDmaMasterState
dmaTransmit	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    dma_channel_t dmaTransmit;                  \/*!< The DMA channel used for transmit *\/$/;"	m	struct:SPIDmaSlaveState
dma_callback_t	platform/drivers/inc/fsl_dma_driver.h	/^typedef void (*dma_callback_t)(void *parameter, dma_channel_status_t status);$/;"	t
dma_channel	platform/composite/inc/fsl_soundcard.h	/^    edma_chn_state_t       dma_channel;\/*!< Which DMA channel it uses *\/$/;"	m	struct:AudioController
dma_channel_link_config_t	platform/hal/inc/fsl_dma_hal.h	/^} dma_channel_link_config_t;$/;"	t	typeref:struct:DmaChannelLinkConfig
dma_channel_link_type_t	platform/hal/inc/fsl_dma_hal.h	/^} dma_channel_link_type_t;$/;"	t	typeref:enum:_dma_channel_link_type
dma_channel_status_t	platform/drivers/inc/fsl_dma_driver.h	/^} dma_channel_status_t;$/;"	t	typeref:enum:_dma_channel_status
dma_channel_t	platform/drivers/inc/fsl_dma_driver.h	/^} dma_channel_t;$/;"	t	typeref:struct:DmaChannel
dma_channel_type_t	platform/drivers/inc/fsl_dma_driver.h	/^} dma_channel_type_t;$/;"	t	typeref:enum:_dma_channel_type
dma_error_status_t	platform/hal/inc/fsl_dma_hal.h	/^} dma_error_status_t;$/;"	t	typeref:union:DmaErrorStatus
dma_modulo_t	platform/hal/inc/fsl_dma_hal.h	/^} dma_modulo_t;$/;"	t	typeref:enum:_dma_modulo
dma_request_source_t	platform/drivers/inc/fsl_dma_request.h	/^} dma_request_source_t;$/;"	t	typeref:enum:_dma_request_source
dma_request_source_t	platform/drivers/inc/fsl_edma_request.h	/^} dma_request_source_t;$/;"	t	typeref:enum:_dma_request_source
dma_source	platform/composite/inc/fsl_soundcard.h	/^    dma_request_source_t dma_source; \/*!< DMA request source *\/$/;"	m	struct:AudioController
dma_state_t	platform/drivers/inc/fsl_dma_driver.h	/^} dma_state_t;$/;"	t	typeref:struct:DmaState
dma_status_t	platform/hal/inc/fsl_dma_hal.h	/^} dma_status_t;$/;"	t	typeref:enum:_dma_status
dma_transfer_size_t	platform/hal/inc/fsl_dma_hal.h	/^} dma_transfer_size_t;$/;"	t	typeref:enum:_dma_transfer_size
dma_transfer_type_t	platform/hal/inc/fsl_dma_hal.h	/^} dma_transfer_type_t;$/;"	t	typeref:enum:_dma_transfer_type
dmamuxChannel	platform/drivers/inc/fsl_dma_driver.h	/^    uint8_t dmamuxChannel;      \/*!< Dmamux module channel *\/$/;"	m	struct:DmaChannel
dmamuxModule	platform/drivers/inc/fsl_dma_driver.h	/^    uint8_t dmamuxModule;       \/*!< Dmamux module index *\/$/;"	m	struct:DmaChannel
dmamux_dma_request_source	platform/hal/inc/fsl_dmamux_hal.h	/^} dmamux_dma_request_source;$/;"	t	typeref:enum:_dmamux_source
dmx32	platform/system/inc/fsl_clock_manager.h	/^    mcg_dmx32_select_t dmx32;    \/*!< MCG_C4[DMX32].                *\/$/;"	m	struct:McgConfig
doubleBaudRate	platform/hal/inc/fsl_dspi_hal.h	/^    bool doubleBaudRate;          \/*!< Double Baud rate parameter setting *\/$/;"	m	struct:DspiBaudRateDivisors
drift	platform/drivers/inc/fsl_enet_driver.h	/^    int32_t drift;    \/*!< Drift for the PTP timer to adjust*\/$/;"	m	struct:ENETPtpDrift
driveStrength	platform/drivers/inc/fsl_gpio_driver.h	/^    port_drive_strength_t driveStrength;\/*!< Select low\/high drive strength.*\/$/;"	m	struct:GpioOutputPin
drs	platform/system/inc/fsl_clock_manager.h	/^    mcg_dco_range_select_t drs;  \/*!< MCG_C4[DRST_DRS].             *\/$/;"	m	struct:McgConfig
dsap	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint8_t dsap[1];           \/*!< DSAP region*\/$/;"	m	struct:enet_8022_header
dspiSourceClock	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    uint32_t dspiSourceClock;              \/*!< Module source clock*\/$/;"	m	struct:DspiEdmaMasterState
dspiSourceClock	platform/drivers/inc/fsl_dspi_master_driver.h	/^    uint32_t dspiSourceClock;              \/*!< Module source clock*\/$/;"	m	struct:DspiMasterState
dspi_baud_rate_divisors_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_baud_rate_divisors_t;$/;"	t	typeref:struct:DspiBaudRateDivisors
dspi_clock_phase_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_clock_phase_t;$/;"	t	typeref:enum:_dspi_clock_phase
dspi_clock_polarity_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_clock_polarity_t;$/;"	t	typeref:enum:_dspi_clock_polarity
dspi_command_config_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_command_config_t;$/;"	t	typeref:struct:DspiCommandDataConfig
dspi_ctar_selection_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_ctar_selection_t;$/;"	t	typeref:enum:_dspi_ctar_selection
dspi_data_format_config_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_data_format_config_t;$/;"	t	typeref:struct:DspiDataFormatConfig
dspi_delay_type_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_delay_type_t;$/;"	t	typeref:enum:_dspi_delay_type
dspi_device_t	platform/drivers/inc/fsl_dspi_master_driver.h	/^} dspi_device_t;$/;"	t	typeref:struct:DspiDevice
dspi_dma_or_int_mode_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_dma_or_int_mode_t;$/;"	t	typeref:enum:_dspi_dma_or_int_mode
dspi_edma_device_t	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^} dspi_edma_device_t;$/;"	t	typeref:struct:DspiEdmaDevice
dspi_edma_event_flag_t	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^} dspi_edma_event_flag_t;$/;"	t	typeref:enum:_dspi_edma_event_flags	file:
dspi_edma_master_state_t	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^} dspi_edma_master_state_t;$/;"	t	typeref:struct:DspiEdmaMasterState
dspi_edma_master_user_config_t	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^} dspi_edma_master_user_config_t;$/;"	t	typeref:struct:DspiEdmaMasterUserConfig
dspi_edma_slave_state_t	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^} dspi_edma_slave_state_t;$/;"	t	typeref:struct:DSPIEdmaSlaveState
dspi_edma_slave_user_config_t	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^} dspi_edma_slave_user_config_t;$/;"	t	typeref:struct:DSPIEdmaSlaveUserConfig
dspi_event_flag_t	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^} dspi_event_flag_t;$/;"	t	typeref:enum:_dspi_event_flags	file:
dspi_fifo_counter_pointer_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_fifo_counter_pointer_t;$/;"	t	typeref:enum:_dspi_fifo_counter_pointer
dspi_fifo_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_fifo_t;$/;"	t	typeref:enum:_dspi_fifo
dspi_master_sample_point_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_master_sample_point_t;$/;"	t	typeref:enum:_dspi_master_sample_point
dspi_master_slave_mode_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_master_slave_mode_t;$/;"	t	typeref:enum:_dspi_master_slave_mode
dspi_master_state_t	platform/drivers/inc/fsl_dspi_master_driver.h	/^} dspi_master_state_t;$/;"	t	typeref:struct:DspiMasterState
dspi_master_user_config_t	platform/drivers/inc/fsl_dspi_master_driver.h	/^} dspi_master_user_config_t;$/;"	t	typeref:struct:DspiMasterUserConfig
dspi_pcs_polarity_config_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_pcs_polarity_config_t;$/;"	t	typeref:enum:_dspi_pcs_polarity_config
dspi_shift_direction_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_shift_direction_t;$/;"	t	typeref:enum:_dspi_shift_direction
dspi_slave_config_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_slave_config_t;$/;"	t	typeref:struct:DspiSlaveConfig
dspi_slave_state_t	platform/drivers/inc/fsl_dspi_slave_driver.h	/^} dspi_slave_state_t;$/;"	t	typeref:struct:DSPISlaveState
dspi_slave_user_config_t	platform/drivers/inc/fsl_dspi_slave_driver.h	/^} dspi_slave_user_config_t;$/;"	t	typeref:struct:DSPISlaveUserConfig
dspi_status_and_interrupt_request_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_status_and_interrupt_request_t;$/;"	t	typeref:enum:_dspi_status_and_interrupt_request
dspi_status_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_status_t;$/;"	t	typeref:enum:_dspi_status
dspi_which_pcs_config_t	platform/hal/inc/fsl_dspi_hal.h	/^} dspi_which_pcs_config_t;$/;"	t	typeref:enum:_dspi_which_pcs_config
dummyPattern	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    uint16_t dummyPattern;                  \/*!< Dummy data value *\/$/;"	m	struct:DSPIEdmaSlaveUserConfig
dummyPattern	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    uint32_t dummyPattern;                      \/*!< Dummy data will be send when do not have data in transmit buffer *\/$/;"	m	struct:DSPIEdmaSlaveState
dummyPattern	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    uint16_t dummyPattern;                      \/*!< Dummy data value *\/$/;"	m	struct:DSPISlaveUserConfig
dummyPattern	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    uint32_t dummyPattern;                      \/*!< Dummy data will be send when do not have data in transmit buffer *\/$/;"	m	struct:DSPISlaveState
dummyPattern	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    uint16_t dummyPattern;                      \/*!< Dummy data value *\/$/;"	m	struct:SPIDmaSlaveUserConfig
dummyPattern	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    uint32_t dummyPattern;                      \/*!< Dummy data will be send when do not have data in transmit buffer *\/$/;"	m	struct:SPIDmaSlaveState
dummyPattern	platform/drivers/inc/fsl_spi_slave_driver.h	/^    uint16_t dummyPattern;                      \/*!< Dummy data value *\/$/;"	m	struct:SPISlaveUserConfig
dummyPattern	platform/drivers/inc/fsl_spi_slave_driver.h	/^    uint32_t dummyPattern;                      \/*!< Dummy data will be send when do not have data in transmit buffer *\/$/;"	m	struct:SPISlaveState
duplex	platform/hal/inc/fsl_enet_hal.h	/^    enet_config_duplex_t duplex;  \/*!< Full\/Duplex mode*\/$/;"	m	struct:ENETConfigRMII
dvolt	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    tsi_oscilator_voltage_rails_t dvolt;       \/*!< Oscillator's voltage rails. *\/$/;"	m	struct:TsiConfig
edgeMode	platform/hal/inc/fsl_ftm_hal.h	/^    ftm_pwm_edge_mode_t edgeMode;    \/*!< PWM output mode *\/$/;"	m	struct:FtmPwmParam
edgeMode	platform/hal/inc/fsl_tpm_hal.h	/^    tpm_pwm_edge_mode_t edgeMode;    \/*!< PWM output mode *\/$/;"	m	struct:TpmPwmParam
edmaLpuartRx	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    edma_chn_state_t edmaLpuartRx; \/*!< Structure definition for the eDMA channel *\/$/;"	m	struct:LpuartEdmaState
edmaLpuartTx	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    edma_chn_state_t edmaLpuartTx; \/*!< Structure definition for the eDMA channel *\/$/;"	m	struct:LpuartEdmaState
edmaRxChannel	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    edma_chn_state_t edmaRxChannel;             \/*!< Structure definition for the eDMA channel *\/$/;"	m	struct:DSPIEdmaSlaveState
edmaTxChannel	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    edma_chn_state_t edmaTxChannel;             \/*!< Structure definition for the eDMA channel *\/$/;"	m	struct:DSPIEdmaSlaveState
edmaUartRx	platform/drivers/inc/fsl_uart_edma_driver.h	/^    edma_chn_state_t edmaUartRx; \/*!< Structure definition for the EDMA channel *\/$/;"	m	struct:UartEdmaState
edmaUartTx	platform/drivers/inc/fsl_uart_edma_driver.h	/^    edma_chn_state_t edmaUartTx; \/*!< Structure definition for the EDMA channel *\/$/;"	m	struct:UartEdmaState
edma_bandwidth_config_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_bandwidth_config_t;$/;"	t	typeref:enum:_edma_bandwidth_config
edma_callback_t	platform/drivers/inc/fsl_edma_driver.h	/^typedef void (*edma_callback_t)(void *parameter, edma_chn_status_t status);$/;"	t
edma_channel_arbitration_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_channel_arbitration_t;$/;"	t	typeref:enum:_edma_channel_arbitration
edma_channel_indicator_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_channel_indicator_t;$/;"	t	typeref:enum:_edma_channel_indicator
edma_channel_priority_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_channel_priority_t;$/;"	t	typeref:enum:_edma_chn_priority
edma_chn_state_t	platform/drivers/inc/fsl_edma_driver.h	/^} edma_chn_state_t;$/;"	t	typeref:struct:EDMAChnState
edma_chn_state_type_t	platform/drivers/inc/fsl_edma_driver.h	/^} edma_chn_state_type_t;$/;"	t	typeref:enum:_edma_chn_state_type
edma_chn_status_t	platform/drivers/inc/fsl_edma_driver.h	/^} edma_chn_status_t;$/;"	t	typeref:enum:_edma_chn_status
edma_error_status_all_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_error_status_all_t;$/;"	t	typeref:union:EDMAErrorStatusAll
edma_group_arbitration_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_group_arbitration_t;$/;"	t	typeref:enum:_edma_group_arbitration
edma_group_priority_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_group_priority_t;$/;"	t	typeref:enum:_edma_group_priority
edma_minorloop_offset_config_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_minorloop_offset_config_t;$/;"	t	typeref:struct:EDMAMinorLoopOffsetConfig
edma_modulo_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_modulo_t;$/;"	t	typeref:enum:_edma_modulo
edma_scatter_gather_list_t	platform/drivers/inc/fsl_edma_driver.h	/^} edma_scatter_gather_list_t;$/;"	t	typeref:struct:EDMAScatterGatherList
edma_software_tcd_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_software_tcd_t;$/;"	t	typeref:struct:EDMASoftwareTcd
edma_state_t	platform/drivers/inc/fsl_edma_driver.h	/^} edma_state_t;$/;"	t	typeref:struct:EDMAState
edma_status_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_status_t;$/;"	t	typeref:enum:_edma_status
edma_transfer_config_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_transfer_config_t;$/;"	t	typeref:struct:EDMATransferConfig
edma_transfer_size_t	platform/hal/inc/fsl_edma_hal.h	/^} edma_transfer_size_t;$/;"	t	typeref:enum:_edma_transfer_size
edma_transfer_type_t	platform/drivers/inc/fsl_edma_driver.h	/^} edma_transfer_type_t;$/;"	t	typeref:enum:_edma_transfer_type
edma_user_config_t	platform/drivers/inc/fsl_edma_driver.h	/^} edma_user_config_t;$/;"	t	typeref:struct:EDMAUserConfig
empty_block	platform/composite/inc/fsl_soundcard.h	/^    uint32_t   empty_block; \/*!< Empty block number. *\/$/;"	m	struct:Audio_Buffer
empty_block	platform/composite/inc/fsl_soundcard.h	/^    uint32_t empty_block; \/*!< How many blocks are empty *\/$/;"	m	struct:SoundcardState
enableDestMinorloop	platform/hal/inc/fsl_edma_hal.h	/^    bool enableDestMinorloop;   \/*!< Enable(true) or Disable(false) destination minor loop offset. *\/$/;"	m	struct:EDMAMinorLoopOffsetConfig
enableSrcMinorloop	platform/hal/inc/fsl_edma_hal.h	/^    bool enableSrcMinorloop;    \/*!< Enable(true) or Disable(false) source minor loop offset. *\/$/;"	m	struct:EDMAMinorLoopOffsetConfig
enabledElectrodes	platform/drivers/inc/fsl_tsi_driver.h	/^  uint16_t                              enabledElectrodes;  \/**< The back up of enabled electrodes for operation mode *\/$/;"	m	struct:TsiOperationMode
end	platform/CMSIS/DSP_Lib/Source/ARM/getSizeInfo.bat	/^:end$/;"	l
end	platform/CMSIS/DSP_Lib/Source/GCC/getSizeInfo.bat	/^:end$/;"	l
end	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t end;   \/*!< The end index of the ring*\/$/;"	m	struct:ENETMacPtpTsRing
endAddr	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t            endAddr;       \/*!< memory region end address *\/$/;"	m	struct:MpuRegionConfig
endOfScanIntEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool endOfScanIntEnable; \/*!< End of scan interrupt enable. *\/$/;"	m	struct:__anon124
endian	platform/drivers/inc/fsl_sdhc_driver.h	/^    sdhc_hal_endian_t endian;                       \/*!< Endian mode the host's working at *\/$/;"	m	struct:SdhcHostDevice
energy	platform/CMSIS/Include/arm_math.h	/^    float32_t energy;    \/**< saves previous frame energy. *\/$/;"	m	struct:__anon56
energy	platform/CMSIS/Include/arm_math.h	/^    q15_t energy;        \/**< saves previous frame energy. *\/$/;"	m	struct:__anon58
energy	platform/CMSIS/Include/arm_math.h	/^    q31_t energy;         \/**< saves previous frame energy. *\/$/;"	m	struct:__anon57
enetContextSync	platform/drivers/inc/fsl_enet_driver.h	/^    mutex_t enetContextSync;     \/*!< Sync signal*\/$/;"	m	struct:ENETDevIf
enetDevIf	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static enet_dev_if_t enetDevIf[HW_ENET_INSTANCE_COUNT];$/;"	v	file:
enetIfHandle	platform/drivers/src/enet/fsl_enet_driver.c	/^enet_dev_if_t *enetIfHandle[HW_ENET_INSTANCE_COUNT];$/;"	v
enetNetifcall	platform/drivers/inc/fsl_enet_driver.h	/^    enet_netif_callback_t  enetNetifcall;  \/*!< Receive callback function to the upper layer*\/$/;"	m	struct:ENETDevIf
enetReceiveSync	platform/drivers/inc/fsl_enet_driver.h	/^    event_t enetReceiveSync;     \/*!< Receive sync signal*\/$/;"	m	struct:ENETDevIf
enetStats	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static ENET_STATS enetStats;$/;"	v	file:
enet_8021qtag_header	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^typedef struct enet_8021qtag_header {$/;"	s
enet_8021vlan_header_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_8021vlan_header_t;$/;"	t	typeref:struct:ENET8021vlanHeader
enet_8022_header	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^typedef struct enet_8022_header$/;"	s
enet_bd_struct_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_bd_struct_t;$/;"	t	typeref:struct:ENETBdStruct
enet_buff_config_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_buff_config_t;$/;"	t	typeref:struct:ENETBuffConfig
enet_buff_descrip_context_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_buff_descrip_context_t;$/;"	t	typeref:struct:ENETBuffDescripContext
enet_commom_stats_struct	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^typedef struct enet_commom_stats_struct {$/;"	s
enet_config_duplex_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_config_duplex_t;$/;"	t	typeref:enum:_enet_config_duplex
enet_config_ptp_timer_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_config_ptp_timer_t;$/;"	t	typeref:struct:ENETConfigPtpTimer
enet_config_rmii_mode_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_config_rmii_mode_t;$/;"	t	typeref:enum:_enet_config_rmii_mode
enet_config_rmii_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_config_rmii_t;$/;"	t	typeref:struct:ENETConfigRMII
enet_config_rx_fifo_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_config_rx_fifo_t;$/;"	t	typeref:struct:ENETConfigRxFifo
enet_config_speed_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_config_speed_t;$/;"	t	typeref:enum:_enet_config_speed
enet_config_tx_fifo_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_config_tx_fifo_t;$/;"	t	typeref:struct:ENETConfigTxFifo
enet_constant_parameter_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_constant_parameter_t;$/;"	t	typeref:enum:_enet_constant_parameter
enet_crc_parameter_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_crc_parameter_t;$/;"	t	typeref:enum:_enet_crc_parameter
enet_critical_begin	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static void enet_critical_begin(uint8_t hw_enet_instance)$/;"	f	file:
enet_critical_end	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static void enet_critical_end(uint8_t hw_enet_instance)$/;"	f	file:
enet_dev_if_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_dev_if_t;$/;"	t	typeref:struct:ENETDevIf
enet_ecb_struct_t	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^} enet_ecb_struct_t;$/;"	t	typeref:struct:ENETEcbStruct
enet_ethernet_header_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_ethernet_header_t;$/;"	t	typeref:struct:ENETEthernetHeader
enet_ethernetl2_ptpv2_content_offset_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_ethernetl2_ptpv2_content_offset_t;$/;"	t	typeref:enum:_enet_ethernetl2_ptpv2_content_offset
enet_fifo_configure_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_fifo_configure_t;$/;"	t	typeref:enum:_enet_fifo_configure
enet_frame_max_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_frame_max_t;$/;"	t	typeref:enum:_enet_frame_max
enet_header	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^typedef struct enet_header$/;"	s
enet_interrupt_request_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_interrupt_request_t;$/;"	t	typeref:enum:_enet_interrupt_request
enet_ipv4_ptp_content_offset_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_ipv4_ptp_content_offset_t;$/;"	t	typeref:enum:_enet_ipv4_ptp_content_offset
enet_ipv6_ptp_content_offset_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_ipv6_ptp_content_offset_t;$/;"	t	typeref:enum:_enet_ipv6_ptp_content_offset
enet_irq_number_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_irq_number_t;$/;"	t	typeref:enum:_enet_irq_number
enet_mac_config_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_mac_config_t;$/;"	t	typeref:struct:ENETMacConfig
enet_mac_control_flag_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_mac_control_flag_t;$/;"	t	typeref:enum:_enet_mac_control_flag
enet_mac_dequeue_buffer	platform/drivers/src/enet/fsl_enet_driver.c	/^void *enet_mac_dequeue_buffer( void **queue)$/;"	f
enet_mac_enqueue_buffer	platform/drivers/src/enet/fsl_enet_driver.c	/^void enet_mac_enqueue_buffer( void **queue, void *buffer)$/;"	f
enet_mac_operate_mode_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_mac_operate_mode_t;$/;"	t	typeref:enum:_enet_mac_operate_mode
enet_mac_packet_buffer_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_mac_packet_buffer_t;$/;"	t	typeref:struct:ENETMacPacketBuffer
enet_mac_ptp_l2_packet_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_mac_ptp_l2_packet_t;$/;"	t	typeref:struct:ENETMacPtpL2packet
enet_mac_ptp_l2buffer_queue_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_mac_ptp_l2buffer_queue_t;$/;"	t	typeref:struct:ENETMacPtpL2bufferqueue
enet_mac_ptp_l2buffer_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_mac_ptp_l2buffer_t;$/;"	t	typeref:struct:ENETMacPtpL2buffer
enet_mac_ptp_master_time_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_mac_ptp_master_time_t;$/;"	t	typeref:struct:ENETMacPtpMasterTime
enet_mac_ptp_time_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_mac_ptp_time_t;$/;"	t	typeref:struct:ENETMacPtpTime
enet_mac_ptp_ts_data_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_mac_ptp_ts_data_t;$/;"	t	typeref:struct:ENETMacPtpTsData
enet_mac_ptp_ts_ring_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_mac_ptp_ts_ring_t;$/;"	t	typeref:struct:ENETMacPtpTsRing
enet_mib_rx_stat_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_mib_rx_stat_t;$/;"	t	typeref:struct:ENETMibRxStat
enet_mib_tx_stat_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_mib_tx_stat_t;$/;"	t	typeref:struct:ENETMibTxStat
enet_mii_read_t	platform/hal/inc/fsl_enet_hal.h	/^}enet_mii_read_t;$/;"	t	typeref:enum:_enet_mii_read
enet_mii_write_t	platform/hal/inc/fsl_enet_hal.h	/^}enet_mii_write_t;$/;"	t	typeref:enum:_enet_mii_write
enet_multicast_group_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_multicast_group_t;$/;"	t	typeref:struct:ENETMulticastGroup
enet_netif_callback_t	platform/drivers/inc/fsl_enet_driver.h	/^typedef uint32_t (* enet_netif_callback_t)(void *enetPtr, enet_mac_packet_buffer_t *packet);$/;"	t
enet_private_ptp_buffer_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_private_ptp_buffer_t;$/;"	t	typeref:struct:ENETPrivatePtpBuffer
enet_protocol_type_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_protocol_type_t;$/;"	t	typeref:enum:_enet_protocol_type
enet_ptp_drift_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_ptp_drift_t;$/;"	t	typeref:struct:ENETPtpDrift
enet_ptp_event_type_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_ptp_event_type_t;$/;"	t	typeref:enum:_enet_ptp_event_type
enet_ptp_ioctl_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_ptp_ioctl_t;$/;"	t	typeref:enum:_enet_ptp_ioctl
enet_ptp_timer_wrap_period_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_ptp_timer_wrap_period_t;$/;"	t	typeref:enum:_enet_ptp_timer_wrap_period
enet_rx_bd_control_extend0_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_rx_bd_control_extend0_t;$/;"	t	typeref:enum:_enet_rx_bd_control_extend0
enet_rx_bd_control_extend1_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_rx_bd_control_extend1_t;$/;"	t	typeref:enum:_enet_rx_bd_control_extend1
enet_rx_bd_control_status_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_rx_bd_control_status_t;$/;"	t	typeref:enum:_enet_rx_bd_control_status
enet_rxaccelerator_config_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_rxaccelerator_config_t;$/;"	t	typeref:enum:_enet_rxaccelerator_config
enet_send	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^static inline uint32_t enet_send(enet_dev_if_t * enetIfPtr, uint32_t dataLen, uint32_t bdNumUsed, uint32_t *error)$/;"	f
enet_special_address_filter_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_special_address_filter_t;$/;"	t	typeref:enum:_enet_special_address_filter
enet_special_maccfg_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_special_maccfg_t;$/;"	t	typeref:struct:ENETSpecialMacConfig
enet_stats	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^typedef struct enet_stats {$/;"	s
enet_stats_t	platform/drivers/inc/fsl_enet_driver.h	/^} enet_stats_t;$/;"	t	typeref:struct:ENETMacStats
enet_status_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_status_t;$/;"	t	typeref:enum:_enet_status
enet_timer_channel_mode_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_timer_channel_mode_t;$/;"	t	typeref:enum:_enet_timer_channel_mode
enet_timer_channel_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_timer_channel_t;$/;"	t	typeref:enum:_enet_timer_channel
enet_tx_bd_control_extend0_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_tx_bd_control_extend0_t;$/;"	t	typeref:enum:_enet_tx_bd_control_extend0
enet_tx_bd_control_extend1_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_tx_bd_control_extend1_t;$/;"	t	typeref:enum:_enet_tx_bd_control_extend1
enet_tx_bd_control_status_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_tx_bd_control_status_t;$/;"	t	typeref:enum:_enet_tx_bd_control_status
enet_txaccelerator_config_t	platform/hal/inc/fsl_enet_hal.h	/^} enet_txaccelerator_config_t;$/;"	t	typeref:enum:_enet_txaccelerator_config
environ	platform/utilities/src/syscalls.c	/^uint8_t **environ = __env;$/;"	v
errno	platform/utilities/src/syscalls.c	38;"	d	file:
error	platform/drivers/inc/fsl_sdhc_driver.h	/^    volatile uint32_t error;                                 \/*!< Command error code *\/$/;"	m	struct:SdhcRequest
errorCallbackIndex	platform/system/inc/fsl_clock_manager.h	/^    uint8_t errorCallbackIndex;                     \/*!< Index of callback returns error. *\/$/;"	m	struct:ClockManagerState
errorCallbackIndex	platform/system/inc/fsl_power_manager.h	/^    uint8_t errorCallbackIndex;                    \/*!< Index of callback returns error. *\/$/;"	m	struct:_power_manager_state
errorChannel	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t errorChannel : 5;                      \/*!< Error channel number of the cancelled$/;"	m	struct:EDMAErrorStatusAll::__anon128
errorCount	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    uint16_t errorCount;                        \/*!< Driver error count *\/$/;"	m	struct:DSPIEdmaSlaveState
errorCount	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    uint16_t errorCount;                        \/*!< Driver error count *\/$/;"	m	struct:DSPISlaveState
errorCount	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    uint16_t errorCount;                        \/*!< Driver error count *\/$/;"	m	struct:SPIDmaSlaveState
errorCount	platform/drivers/inc/fsl_spi_slave_driver.h	/^    uint16_t errorCount;                        \/*!< Driver error count *\/$/;"	m	struct:SPISlaveState
event	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    event_t event;                              \/*!< Event to notify waiting task *\/$/;"	m	struct:DSPIEdmaSlaveState
event	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    event_t event;                              \/*!< Event to notify waiting task *\/$/;"	m	struct:DSPISlaveState
event	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    event_t event;                              \/*!< Event to notify waiting task *\/$/;"	m	struct:SPIDmaSlaveState
event	platform/drivers/inc/fsl_spi_slave_driver.h	/^    event_t event;                              \/*!< Event to notify waiting task *\/$/;"	m	struct:SPISlaveState
eventHandler	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^    EventGroupHandle_t eventHandler;    \/*!< FreeRTOS event handler       *\/$/;"	m	struct:EventFreertos
event_flags_t	platform/osa/inc/fsl_os_abstraction_bm.h	/^typedef uint32_t event_flags_t;$/;"	t
event_flags_t	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^typedef EventBits_t      event_flags_t;$/;"	t
event_flags_t	platform/osa/inc/fsl_os_abstraction_mqx.h	/^typedef _mqx_uint event_flags_t;$/;"	t
event_flags_t	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef OS_FLAGS          event_flags_t;$/;"	t
event_flags_t	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef OS_FLAGS event_flags_t;$/;"	t
event_freertos	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^} event_freertos;$/;"	t	typeref:struct:EventFreertos
event_t	platform/osa/inc/fsl_os_abstraction_bm.h	/^} event_t;$/;"	t	typeref:struct:Event
event_t	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^typedef event_freertos event_t;$/;"	t
event_t	platform/osa/inc/fsl_os_abstraction_mqx.h	/^typedef LWEVENT_STRUCT event_t;$/;"	t
event_t	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef event_ucosii      event_t;$/;"	t
event_t	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef event_ucosiii  event_t;$/;"	t
event_ucosii	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^} event_ucosii;$/;"	t	typeref:struct:EventUCOSII
event_ucosiii	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^} event_ucosiii;$/;"	t	typeref:struct:EventUCOSIII
ewmCmpHighValue	platform/drivers/inc/fsl_ewm_driver.h	/^    uint8_t ewmCmpHighValue;                      \/*!< Set EWM compare high register value, the maximum value should be 0xfe----*\/ $/;"	m	struct:ewmUserConfig
ewmCmpLowValue	platform/drivers/inc/fsl_ewm_driver.h	/^    uint8_t ewmCmpLowValue;                       \/*!< Set EWM compare low register value *\/$/;"	m	struct:ewmUserConfig
ewmEnable	platform/drivers/inc/fsl_ewm_driver.h	/^    bool ewmEnable;                                \/*!< Enable EWM module *\/$/;"	m	struct:ewmUserConfig
ewmEnable	platform/hal/inc/fsl_ewm_hal.h	/^      uint8_t ewmEnable:          1;$/;"	m	struct:_ewm_common_config::CommonConfig
ewmInAssertState	platform/hal/inc/fsl_ewm_hal.h	/^      uint8_t ewmInAssertState:   1;$/;"	m	struct:_ewm_common_config::CommonConfig
ewmInAssertionState	platform/drivers/inc/fsl_ewm_driver.h	/^    ewm_in_assertion_state_t ewmInAssertionState;  \/*!< Set EWM_in signal assertion state *\/$/;"	m	struct:ewmUserConfig
ewmInputEnable	platform/drivers/inc/fsl_ewm_driver.h	/^    bool ewmInputEnable;                           \/*!< Enable EWM_in input enable *\/$/;"	m	struct:ewmUserConfig
ewmInputEnable	platform/hal/inc/fsl_ewm_hal.h	/^      uint8_t ewmInputEnable:     1;$/;"	m	struct:_ewm_common_config::CommonConfig
ewmIntEnable	platform/drivers/inc/fsl_ewm_driver.h	/^    bool ewmIntEnable;                             \/*!< Enable EWM interrupt enable *\/$/;"	m	struct:ewmUserConfig
ewmIntEnable	platform/hal/inc/fsl_ewm_hal.h	/^      uint8_t ewmIntEnable:       1;$/;"	m	struct:_ewm_common_config::CommonConfig
ewmPrescalerValue	platform/drivers/inc/fsl_ewm_driver.h	/^    uint8_t ewmPrescalerValue;                    \/*!< Set EWM prescaler value *\/$/;"	m	struct:ewmUserConfig
ewmUserConfig	platform/drivers/inc/fsl_ewm_driver.h	/^typedef struct ewmUserConfig {$/;"	s
ewm_common_config_t	platform/hal/inc/fsl_ewm_hal.h	/^}ewm_common_config_t;$/;"	t	typeref:union:_ewm_common_config
ewm_in_assertion_state_t	platform/hal/inc/fsl_ewm_hal.h	/^}ewm_in_assertion_state_t;$/;"	t	typeref:enum:_ewm_in_assertion_state
ewm_status_t	platform/hal/inc/fsl_ewm_hal.h	/^}ewm_status_t;$/;"	t	typeref:enum:_EWM_status
ewm_user_config_t	platform/drivers/inc/fsl_ewm_driver.h	/^}ewm_user_config_t;$/;"	t	typeref:struct:ewmUserConfig
exSecurity	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t exSecurity;         \/*!< Extended security support [46:43] *\/$/;"	m	struct:SdScr
exchange	platform/composite/inc/fsl_sdcard_spi.h	/^    uint32_t (*exchange)(sdspi_spi_t *spi, const uint8_t *in, uint8_t *out, uint32_t size); \/*!< Exchange data over SPI *\/$/;"	m	struct:SdSpiOps
extOscChargeCurrent	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^  tsi_external_osc_charge_current_limits_t      extOscChargeCurrent;    \/*!< External oscillator charge current limits *\/$/;"	m	struct:_tsi_parameter_limits
extOscChargeCurrent	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^  tsi_external_osc_charge_current_limits_t      extOscChargeCurrent;    \/*!< External oscillator charge current limits *\/$/;"	m	struct:_tsi_parameter_limits
extRxBuffNum	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t extRxBuffNum;        \/*!< extended data buffer number *\/$/;"	m	struct:ENETBuffDescripContext
extRxBuffNum	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t extRxBuffNum;     \/*!< extended data buffer number  *\/$/;"	m	struct:ENETBuffConfig
extRxBuffQue	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t *extRxBuffQue;    \/*!< Extended Rx data buffer queue to update the data buff$/;"	m	struct:ENETBuffConfig
extRxBuffQue	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t *extRxBuffQue; \/*!< Extended Rx data buffer queue to update the data buff$/;"	m	struct:ENETBuffDescripContext
extTriggerInputEnable	platform/drivers/inc/fsl_pdb_driver.h	/^    bool extTriggerInputEnable;$/;"	m	struct:PdbDacTriggerConfig
extchrg	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    tsi_external_osc_charge_current_t extchrg;  \/*!< Electrode charge current *\/$/;"	m	struct:TsiConfig
extchrg	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    tsi_external_osc_charge_current_t extchrg;  \/*!< Electrode charge current *\/$/;"	m	struct:TsiConfig
extraByte	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    bool extraByte;    \/*!< Flag used for 16-bit transfers with odd byte count *\/$/;"	m	struct:DspiEdmaMasterState
extraByte	platform/drivers/inc/fsl_dspi_master_driver.h	/^    bool extraByte;    \/*!< Flag used for 16-bit transfers with odd byte count *\/$/;"	m	struct:DspiMasterState
extraByte	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    bool extraByte;    \/*!< Flag used for 16-bit transfers with odd byte count *\/$/;"	m	struct:SpiDmaMasterState
extraByte	platform/drivers/inc/fsl_spi_master_driver.h	/^    bool extraByte;    \/*!< Flag used for 16-bit transfers with odd byte count *\/$/;"	m	struct:SPIMasterState
extraReceiveByte	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    uint8_t extraReceiveByte;                   \/*!< Number of extra receive bytes *\/$/;"	m	struct:DSPIEdmaSlaveState
fallingIntEnable	platform/drivers/inc/fsl_cmp_driver.h	/^    bool fallingIntEnable; \/*!< Enable using CMPO falling interrupt. *\/$/;"	m	struct:CmpUserConfig
fcrdiv	platform/system/inc/fsl_clock_manager.h	/^    mcglite_lirc_div_t fcrdiv;     \/*!< MCG_SC[FCRDIV].              *\/$/;"	m	struct:McgliteConfig
fcrdiv	platform/system/inc/fsl_clock_manager.h	/^    uint8_t fcrdiv;              \/*!< MCG_SC[FCRDIV].               *\/$/;"	m	struct:McgConfig
fftLen	platform/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon25
fftLen	platform/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon26
fftLen	platform/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon27
fftLen	platform/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon28
fftLen	platform/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon29
fftLen	platform/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon21
fftLen	platform/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon22
fftLen	platform/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon23
fftLen	platform/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon24
fftLenBy2	platform/CMSIS/Include/arm_math.h	/^    uint16_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon32
fftLenRFFT	platform/CMSIS/Include/arm_math.h	/^    uint16_t fftLenRFFT;                        \/**< length of the real sequence *\/$/;"	m	struct:__anon33
fftLenReal	platform/CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon31
fftLenReal	platform/CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon32
fftLenReal	platform/CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                      \/**< length of the real FFT. *\/$/;"	m	struct:__anon30
fgetc	platform/utilities/src/fsl_debug_console.c	/^int fgetc(FILE *f)$/;"	f
fgetc	platform/utilities/src/fsl_debug_console.c	468;"	d	file:
fifo_channel	platform/composite/inc/fsl_soundcard.h	/^    uint32_t fifo_channel;$/;"	m	struct:AudioController
fifo_channel	platform/drivers/inc/fsl_sai_driver.h	/^    uint32_t fifo_channel;$/;"	m	struct:sai_state
fifo_error	platform/composite/inc/fsl_soundcard.h	/^    uint32_t   fifo_error; \/*!< FIFO error numbers. *\/$/;"	m	struct:Audio_Buffer
fifo_message	platform/drivers/inc/fsl_flexcan_driver.h	/^    flexcan_mb_t *fifo_message;           \/*!< The FlexCAN receive FIFO data*\/$/;"	m	struct:FlexCANState
fileFormat	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t fileFormat;         \/*!< File format [11:10] *\/$/;"	m	struct:SdCsd
filterClkDiv	platform/drivers/inc/fsl_cmp_driver.h	/^    uint8_t filterClkDiv; \/*!< Filter's prescaler which divides from the bus clock.  *\/$/;"	m	struct:CmpSampleFilterConfig
filterCount	platform/drivers/inc/fsl_cmp_driver.h	/^    cmp_filter_counter_mode_t filterCount; \/*!< Sample count for filter. See "cmp_filter_counter_mode_t". *\/$/;"	m	struct:CmpSampleFilterConfig
filterMode	platform/hal/inc/fsl_llwu_hal.h	/^    llwu_filter_modes_t         filterMode;         \/* filter mode *\/$/;"	m	struct:_llwu_external_pin_filter_mode
firstBdPtr	platform/drivers/inc/fsl_enet_driver.h	/^    volatile enet_bd_struct_t *firstBdPtr; \/* First buffer descriptor for timestamp store*\/$/;"	m	struct:ENETPrivatePtpBuffer
first_io	platform/composite/inc/fsl_soundcard.h	/^    bool       first_io;\/*!< Means the first time the transfer *\/$/;"	m	struct:Audio_Buffer
firstflag	platform/drivers/inc/fsl_enet_driver.h	/^    bool firstflag;         \/* First flag for multicast transmit buffer descriptors*\/$/;"	m	struct:ENETPrivatePtpBuffer
flags	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t flags;                                 \/*!< Flags *\/$/;"	m	struct:SdhcRequest
flags	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t flags;                                 \/*!< Host flags *\/$/;"	m	struct:SdhcHostDevice
flags	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint16_t flags;                 \/*!< Card flags *\/$/;"	m	struct:SdCsd
flags	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint16_t flags;             \/*!< SCR flags *\/$/;"	m	struct:SdScr
flags	platform/osa/inc/fsl_os_abstraction_bm.h	/^    volatile event_flags_t    flags;       \/*!< The flags status                                 *\/$/;"	m	struct:Event
flexcan_berr_counter_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_berr_counter_t;$/;"	t	typeref:struct:FLEXCANBerrCounter
flexcan_clk_source_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_clk_source_t;$/;"	t	typeref:enum:_flexcan_clk_source
flexcan_data_info_t	platform/drivers/inc/fsl_flexcan_driver.h	/^} flexcan_data_info_t;$/;"	t	typeref:struct:FlexCANDataInfo
flexcan_id_table_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_id_table_t;$/;"	t	typeref:struct:FLEXCANIdTable
flexcan_int_type_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_int_type_t;$/;"	t	typeref:enum:_flexcan_int_type
flexcan_mb_code_rx_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_mb_code_rx_t;$/;"	t	typeref:enum:_flexcan_mb_code_rx
flexcan_mb_code_status_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_mb_code_status_t;$/;"	t	typeref:struct:FLEXCANMbCodeStatus
flexcan_mb_code_tx_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_mb_code_tx_t;$/;"	t	typeref:enum:_flexcan_mb_code_tx
flexcan_mb_id_type_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_mb_id_type_t;$/;"	t	typeref:enum:_flexcan_mb_id_type
flexcan_mb_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_mb_t;$/;"	t	typeref:struct:FLEXCANMb
flexcan_mb_transmission_type_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_mb_transmission_type_t;$/;"	t	typeref:enum:_flexcan_mb_transmission_type
flexcan_operation_modes_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_operation_modes_t;$/;"	t	typeref:enum:_flexcan_operation_modes
flexcan_rx_fifo_id_element_format_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_rx_fifo_id_element_format_t;$/;"	t	typeref:enum:_flexcan_rx_fifo_id_element_format
flexcan_rx_fifo_id_filter_num_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_rx_fifo_id_filter_num_t;$/;"	t	typeref:enum:_flexcan_rx_fifo_id_filter_number
flexcan_rx_mask_type_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_rx_mask_type_t;$/;"	t	typeref:enum:_flexcan_rx_mask_type
flexcan_state_t	platform/drivers/inc/fsl_flexcan_driver.h	/^} flexcan_state_t;$/;"	t	typeref:struct:FlexCANState
flexcan_status_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_status_t;$/;"	t	typeref:enum:_flexcan_status
flexcan_time_segment_t	platform/hal/inc/fsl_flexcan_hal.h	/^} flexcan_time_segment_t;$/;"	t	typeref:struct:FLEXCANTimeSegment
flexcan_user_config_t	platform/drivers/inc/fsl_flexcan_driver.h	/^} flexcan_user_config_t;$/;"	t	typeref:struct:FLEXCANUserConfig
float32_t	platform/CMSIS/Include/arm_math.h	/^  typedef float float32_t;$/;"	t
float64_t	platform/CMSIS/Include/arm_math.h	/^  typedef double float64_t;$/;"	t
fnum	platform/utilities/src/print_scan.c	/^static double fnum = 0.0;$/;"	v	file:
format	platform/drivers/inc/fsl_sai_driver.h	/^    sai_data_format_t format;$/;"	m	struct:sai_state
fput_pad	platform/utilities/src/print_scan.c	/^static void fput_pad(int32_t c, int32_t curlen, int32_t field_width, int32_t *count, PUTCHAR_FUNC func_ptr, void *farg, int *max_count)$/;"	f	file:
fputc	platform/utilities/src/fsl_debug_console.c	/^int fputc(int ch, FILE *f)$/;"	f
fputc	platform/utilities/src/fsl_debug_console.c	454;"	d	file:
frameIsCollected	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static bool frameIsCollected = false;$/;"	v	file:
frameIsCollected	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static bool frameIsCollected = true;$/;"	v	file:
frdiv	platform/system/inc/fsl_clock_manager.h	/^    uint8_t frdiv;               \/*!< MCG_C1[FRDIV].                *\/$/;"	m	struct:McgConfig
freeRunningEnable	platform/drivers/inc/fsl_lptmr_driver.h	/^    bool freeRunningEnable; \/*!< Free running configure. True means enable free running *\/$/;"	m	struct:LptmrUserConfig
front	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t front; \/*!< The first index of the ring*\/$/;"	m	struct:ENETMacPtpTsRing
ftfxRegBase	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^    uint32_t      ftfxRegBase;        \/*!< The  register  base address of  C90TFS\/FTFx *\/$/;"	m	struct:_ssd_config
ftm_bdm_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_bdm_mode_t;$/;"	t	typeref:enum:_ftm_bdm_mode_t
ftm_clock_ps_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_clock_ps_t;$/;"	t	typeref:enum:_ftm_clock_ps
ftm_clock_source_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_clock_source_t;$/;"	t	typeref:enum:_ftm_clock_source
ftm_config_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_config_mode_t;$/;"	t	typeref:enum:_ftm_config_mode_t
ftm_counting_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_counting_mode_t;$/;"	t	typeref:enum:_ftm_counting_mode
ftm_deadtime_ps_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_deadtime_ps_t;$/;"	t	typeref:enum:_ftm_deadtime_ps
ftm_dual_capture_edge_mode	platform/hal/inc/fsl_ftm_hal.h	/^    ftm_dual_capture_edge_mode_t   ftm_dual_capture_edge_mode;$/;"	m	union:_ftm_edge_mode_t
ftm_dual_capture_edge_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_dual_capture_edge_mode_t;$/;"	t	typeref:enum:_ftm_dual_capture_edge_mode_t
ftm_edge_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_edge_mode_t;$/;"	t	typeref:union:_ftm_edge_mode_t
ftm_input_capture_edge_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_input_capture_edge_mode_t;$/;"	t	typeref:enum:_ftm_input_capture_edge_mode_t
ftm_output_compare_edge_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_output_compare_edge_mode_t;$/;"	t	typeref:enum:_ftm_output_compare_edge_mode_t
ftm_phase_params_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_phase_params_t;$/;"	t	typeref:struct:FtmPhaseParam
ftm_pwm_edge_mode	platform/hal/inc/fsl_ftm_hal.h	/^    ftm_pwm_edge_mode_t            ftm_pwm_edge_mode;$/;"	m	union:_ftm_edge_mode_t
ftm_pwm_edge_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_pwm_edge_mode_t;$/;"	t	typeref:enum:_ftm_pwm_edge_mode_t
ftm_pwm_param_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_pwm_param_t;$/;"	t	typeref:struct:FtmPwmParam
ftm_quad_decode_mode_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_quad_decode_mode_t;$/;"	t	typeref:enum:_ftm_quad_decode_mode_t
ftm_quad_phase_polarity_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_quad_phase_polarity_t;$/;"	t	typeref:enum:_ftm_quad_phase_polarity_t
ftm_sync_method_t	platform/hal/inc/fsl_ftm_hal.h	/^}ftm_sync_method_t;$/;"	t	typeref:enum:_ftm_sync_method_t
ftm_user_config_t	platform/drivers/inc/fsl_ftm_driver.h	/^} ftm_user_config_t;$/;"	t	typeref:struct:FtmUserConfig
full_block	platform/composite/inc/fsl_soundcard.h	/^    uint32_t   full_block; \/*!< Full block numbers. *\/$/;"	m	struct:Audio_Buffer
full_block	platform/composite/inc/fsl_soundcard.h	/^    uint32_t full_block; \/*!< How many blocks are full *\/$/;"	m	struct:SoundcardState
gPowerManagerState	platform/system/src/power/fsl_power_manager.c	/^static power_manager_state_t gPowerManagerState;$/;"	v	file:
gPowerManagerStateSync	platform/system/src/power/fsl_power_manager.c	/^mutex_t gPowerManagerStateSync;$/;"	v
g_AdmaTableAddress	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static uint32_t g_AdmaTableAddress[HW_SDHC_INSTANCE_COUNT][BSP_FSL_SDHC_ADMA_TABLE_MAX_ENTRY >> 1];$/;"	v	file:
g_adcBaseAddr	platform/drivers/src/adc16/fsl_adc16_common.c	/^const uint32_t g_adcBaseAddr[] = ADC_BASE_ADDRS;$/;"	v
g_adcIrqId	platform/drivers/src/adc16/fsl_adc16_common.c	/^const IRQn_Type g_adcIrqId[HW_ADC_INSTANCE_COUNT] = ADC_IRQS;$/;"	v
g_cadcBaseAddr	platform/drivers/src/cyclicAdc/fsl_cadc_common.c	/^const uint32_t g_cadcBaseAddr[] = ADC_BASE_ADDRS;$/;"	v
g_cadcConvAIrqId	platform/drivers/src/cyclicAdc/fsl_cadc_common.c	/^const IRQn_Type g_cadcConvAIrqId[HW_ADC_INSTANCE_COUNT] = { ADCA_IRQn };$/;"	v
g_cadcConvBIrqId	platform/drivers/src/cyclicAdc/fsl_cadc_common.c	/^const IRQn_Type g_cadcConvBIrqId[HW_ADC_INSTANCE_COUNT] = { ADCB_IRQn };$/;"	v
g_cadcErrIrqId	platform/drivers/src/cyclicAdc/fsl_cadc_common.c	/^const IRQn_Type g_cadcErrIrqId[HW_ADC_INSTANCE_COUNT] = { ADC_ERR_IRQn };$/;"	v
g_clockState	platform/system/src/clock/fsl_clock_manager.c	/^static clock_manager_state_t g_clockState;$/;"	v	file:
g_cmpBaseAddr	platform/drivers/src/cmp/fsl_cmp_common.c	/^const uint32_t g_cmpBaseAddr[] = CMP_BASE_ADDRS;$/;"	v
g_cmpIrqId	platform/drivers/src/cmp/fsl_cmp_common.c	/^const IRQn_Type g_cmpIrqId[HW_CMP_INSTANCE_COUNT] = CMP_IRQS;$/;"	v
g_cmpStatePtr	platform/drivers/src/cmp/fsl_cmp_driver.c	/^static cmp_state_t * volatile g_cmpStatePtr[HW_CMP_INSTANCE_COUNT];$/;"	v	file:
g_copBaseAddr	platform/drivers/src/cop/fsl_cop_common.c	/^const uint32_t g_copBaseAddr[] = SIM_BASE_ADDRS;$/;"	v
g_crcBaseAddr	platform/drivers/src/crc/fsl_crc_common.c	/^const uint32_t g_crcBaseAddr[HW_CRC_INSTANCE_COUNT] = CRC_BASE_ADDRS;$/;"	v
g_curTask	platform/osa/src/fsl_os_abstraction_bm.c	/^static task_handler_t g_curTask; \/* Current task. *\/$/;"	v	file:
g_dacBaseAddr	platform/drivers/src/dac/fsl_dac_common.c	/^const uint32_t g_dacBaseAddr[] = DAC_BASE_ADDRS;$/;"	v
g_dacIrqId	platform/drivers/src/dac/fsl_dac_common.c	/^const IRQn_Type g_dacIrqId[HW_DAC_INSTANCE_COUNT] = DAC_IRQS;$/;"	v
g_defaultClockConfigurations	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^clock_manager_user_config_t g_defaultClockConfigurations[CLOCK_CONFIG_NUM] =$/;"	v
g_dma	platform/drivers/src/dma/fsl_dma_driver.c	/^dma_state_t *g_dma;$/;"	v
g_dmaIrqId	platform/drivers/src/dma/fsl_dma_common.c	/^const IRQn_Type g_dmaIrqId[HW_DMA_INSTANCE_COUNT][FSL_FEATURE_DMA_DMAMUX_CHANNELS] =$/;"	v
g_dmaRegBaseAddr	platform/drivers/src/dma/fsl_dma_common.c	/^const uint32_t g_dmaRegBaseAddr[HW_DMA_INSTANCE_COUNT] = DMA_BASE_ADDRS;$/;"	v
g_dmamuxBaseAddr	platform/drivers/src/edma/fsl_edma_common.c	/^const uint32_t g_dmamuxBaseAddr[] = DMAMUX_BASE_ADDRS;$/;"	v
g_dmamuxRegBaseAddr	platform/drivers/src/dma/fsl_dma_common.c	/^const uint32_t g_dmamuxRegBaseAddr[HW_DMAMUX_INSTANCE_COUNT] = DMAMUX_BASE_ADDRS;$/;"	v
g_dspiBaseAddr	platform/drivers/src/dspi/fsl_dspi_common.c	/^const uint32_t g_dspiBaseAddr[] = SPI_BASE_ADDRS;$/;"	v
g_dspiIrqId	platform/drivers/src/dspi/fsl_dspi_common.c	/^const IRQn_Type g_dspiIrqId[] = SPI_IRQS;$/;"	v
g_dspiStatePtr	platform/drivers/src/dspi/fsl_dspi_common.c	/^void * g_dspiStatePtr[HW_SPI_INSTANCE_COUNT] = { NULL };$/;"	v
g_edma	platform/drivers/src/edma/fsl_edma_driver.c	/^edma_state_t *g_edma = NULL;$/;"	v
g_edmaBaseAddr	platform/drivers/src/edma/fsl_edma_common.c	/^const uint32_t g_edmaBaseAddr[] = DMA_BASE_ADDRS;$/;"	v
g_edmaErrIrqId	platform/drivers/src/edma/fsl_edma_common.c	/^const IRQn_Type g_edmaErrIrqId[HW_DMA_INSTANCE_COUNT] = DMA_ERROR_IRQS;$/;"	v
g_edmaIrqId	platform/drivers/src/edma/fsl_edma_common.c	/^const IRQn_Type g_edmaIrqId[HW_DMA_INSTANCE_COUNT][FSL_FEATURE_EDMA_MODULE_CHANNEL] = $/;"	v
g_enetBaseAddr	platform/drivers/src/enet/fsl_enet_common.c	/^const uint32_t g_enetBaseAddr[] = ENET_BASE_ADDRS;$/;"	v
g_enetErrIrqId	platform/drivers/src/enet/fsl_enet_common.c	/^const IRQn_Type g_enetErrIrqId[] = ENET_Error_IRQS;$/;"	v
g_enetMacCfg	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static enet_mac_config_t g_enetMacCfg[HW_ENET_INSTANCE_COUNT] =$/;"	v	file:
g_enetPhyCfg	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static const enet_phy_config_t g_enetPhyCfg[HW_ENET_INSTANCE_COUNT] =$/;"	v	file:
g_enetRxIrqId	platform/drivers/src/enet/fsl_enet_common.c	/^const IRQn_Type g_enetRxIrqId[] = ENET_Receive_IRQS;$/;"	v
g_enetTsIrqId	platform/drivers/src/enet/fsl_enet_common.c	/^const IRQn_Type g_enetTsIrqId[] = ENET_1588_Timer_IRQS;$/;"	v
g_enetTxIrqId	platform/drivers/src/enet/fsl_enet_common.c	/^const IRQn_Type g_enetTxIrqId[] = ENET_Transmit_IRQS;$/;"	v
g_ewmBaseAddr	platform/drivers/src/ewm/fsl_ewm_common.c	/^const uint32_t g_ewmBaseAddr[] = EWM_BASE_ADDRS;$/;"	v
g_ewmIrqId	platform/drivers/src/ewm/fsl_ewm_common.c	/^const IRQn_Type g_ewmIrqId[] = EWM_IRQS;$/;"	v
g_fastInternalRefClkFreq	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t g_fastInternalRefClkFreq = 4000000U;$/;"	v
g_flexcanBaseAddr	platform/drivers/src/flexcan/fsl_flexcan_common.c	/^const uint32_t g_flexcanBaseAddr[] = CAN_BASE_ADDRS;$/;"	v
g_flexcanBusOffIrqId	platform/drivers/src/flexcan/fsl_flexcan_common.c	/^const IRQn_Type g_flexcanBusOffIrqId[] = CAN_Bus_Off_IRQS;$/;"	v
g_flexcanErrorIrqId	platform/drivers/src/flexcan/fsl_flexcan_common.c	/^const IRQn_Type g_flexcanErrorIrqId[] = CAN_Error_IRQS;$/;"	v
g_flexcanOredMessageBufferIrqId	platform/drivers/src/flexcan/fsl_flexcan_common.c	/^const IRQn_Type g_flexcanOredMessageBufferIrqId[] = CAN_ORed_Message_buffer_IRQS;$/;"	v
g_flexcanRxWarningIrqId	platform/drivers/src/flexcan/fsl_flexcan_common.c	/^const IRQn_Type g_flexcanRxWarningIrqId[] = CAN_Rx_Warning_IRQS;$/;"	v
g_flexcanStatePtr	platform/drivers/src/flexcan/fsl_flexcan_driver.c	/^void * g_flexcanStatePtr[HW_CAN_INSTANCE_COUNT] = { NULL };$/;"	v
g_flexcanTxWarningIrqId	platform/drivers/src/flexcan/fsl_flexcan_common.c	/^const IRQn_Type g_flexcanTxWarningIrqId[] = CAN_Tx_Warning_IRQS;$/;"	v
g_flexcanWakeUpIrqId	platform/drivers/src/flexcan/fsl_flexcan_common.c	/^const IRQn_Type g_flexcanWakeUpIrqId[] = CAN_Wake_Up_IRQS;$/;"	v
g_freeTaskControlBlock	platform/osa/src/fsl_os_abstraction_bm.c	/^static task_control_block_t *g_freeTaskControlBlock;$/;"	v	file:
g_ftmBaseAddr	platform/drivers/src/ftm/fsl_ftm_common.c	/^const uint32_t g_ftmBaseAddr[] = FTM_BASE_ADDRS;$/;"	v
g_ftmIrqId	platform/drivers/src/ftm/fsl_ftm_common.c	/^const IRQn_Type g_ftmIrqId[] = FTM_IRQS;$/;"	v
g_gpioBaseAddr	platform/drivers/src/gpio/fsl_gpio_common.c	/^const uint32_t g_gpioBaseAddr[HW_GPIO_INSTANCE_COUNT] = GPIO_BASE_ADDRS;$/;"	v
g_hosts	platform/drivers/src/sdhc/fsl_sdhc_driver.c	/^static sdhc_host_t volatile *g_hosts[HW_SDHC_INSTANCE_COUNT] = {0};$/;"	v	file:
g_hwtimersPit	platform/system/src/hwtimer/fsl_hwtimer_pit.c	/^static hwtimer_t *g_hwtimersPit[FSL_FEATURE_PIT_TIMER_COUNT] = {0U};$/;"	v	file:
g_hwtimersSystick	platform/system/src/hwtimer/fsl_hwtimer_systick.c	/^static hwtimer_t *g_hwtimersSystick = NULL;$/;"	v	file:
g_i2cBaseAddr	platform/drivers/src/i2c/fsl_i2c_common.c	/^const uint32_t g_i2cBaseAddr[HW_I2C_INSTANCE_COUNT] = I2C_BASE_ADDRS;$/;"	v
g_i2cIrqId	platform/drivers/src/i2c/fsl_i2c_common.c	/^const IRQn_Type g_i2cIrqId[HW_I2C_INSTANCE_COUNT] = I2C_IRQS;$/;"	v
g_i2cStatePtr	platform/drivers/src/i2c/fsl_i2c_common.c	/^void * g_i2cStatePtr[HW_I2C_INSTANCE_COUNT] = { NULL };$/;"	v
g_interruptCnt	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^uint32_t g_interruptCnt = 0;$/;"	v
g_interruptDisableCount	platform/system/src/interrupt/fsl_interrupt_manager.c	/^uint32_t g_interruptDisableCount = 0;$/;"	v
g_lpsciBaseAddr	platform/drivers/src/lpsci/fsl_lpsci_common.c	/^const uint32_t g_lpsciBaseAddr[HW_UART0_INSTANCE_COUNT] = UART0_BASE_ADDRS;$/;"	v
g_lpsciRxTxIrqId	platform/drivers/src/lpsci/fsl_lpsci_common.c	/^IRQn_Type g_lpsciRxTxIrqId[HW_UART0_INSTANCE_COUNT] = { UART0_IRQn };$/;"	v
g_lpsciStatePtr	platform/drivers/src/lpsci/fsl_lpsci_common.c	/^void * g_lpsciStatePtr[HW_UART0_INSTANCE_COUNT] = { NULL };$/;"	v
g_lptmrBaseAddr	platform/drivers/src/lptmr/fsl_lptmr_common.c	/^const uint32_t g_lptmrBaseAddr[] = LPTMR_BASE_ADDRS;$/;"	v
g_lptmrIrqId	platform/drivers/src/lptmr/fsl_lptmr_common.c	/^const IRQn_Type g_lptmrIrqId[] = LPTMR_IRQS;$/;"	v
g_lpuartBaseAddr	platform/drivers/src/lpuart/fsl_lpuart_common.c	/^const uint32_t g_lpuartBaseAddr[HW_LPUART_INSTANCE_COUNT] = LPUART_BASE_ADDRS;$/;"	v
g_lpuartRxTxIrqId	platform/drivers/src/lpuart/fsl_lpuart_common.c	/^IRQn_Type g_lpuartRxTxIrqId[HW_LPUART_INSTANCE_COUNT] = LPUART_RX_TX_IRQS;$/;"	v
g_lpuartStatePtr	platform/drivers/src/lpuart/fsl_lpuart_common.c	/^void * g_lpuartStatePtr[HW_LPUART_INSTANCE_COUNT] = { NULL };$/;"	v
g_mcgBaseAddr	platform/system/src/clock/fsl_clock_manager_common.c	/^const uint32_t g_mcgBaseAddr[] = MCG_BASE_ADDRS;$/;"	v
g_mpuBaseAddr	platform/drivers/src/mpu/fsl_mpu_common.c	/^const uint32_t g_mpuBaseAddr[] = MPU_BASE_ADDRS;$/;"	v
g_mpuIrqId	platform/drivers/src/mpu/fsl_mpu_common.c	/^const IRQn_Type g_mpuIrqId[HW_MPU_INSTANCE_COUNT] = {BusFault_IRQn};$/;"	v
g_oscBaseAddr	platform/system/src/clock/fsl_clock_manager_common.c	/^const uint32_t g_oscBaseAddr[] = OSC_BASE_ADDRS; $/;"	v
g_pdbBaseAddr	platform/drivers/src/pdb/fsl_pdb_common.c	/^const uint32_t g_pdbBaseAddr[] = PDB_BASE_ADDRS;$/;"	v
g_pdbIrqId	platform/drivers/src/pdb/fsl_pdb_common.c	/^const IRQn_Type g_pdbIrqId[HW_PDB_INSTANCE_COUNT] = PDB_IRQS;$/;"	v
g_pitBaseAddr	platform/drivers/src/pit/fsl_pit_common.c	/^const uint32_t g_pitBaseAddr[] = PIT_BASE_ADDRS;$/;"	v
g_pitIrqId	platform/drivers/src/pit/fsl_pit_common.c	/^const IRQn_Type g_pitIrqId[] = PIT_IRQS;$/;"	v
g_pitSourceClock	platform/drivers/src/pit/fsl_pit_driver.c	/^uint64_t g_pitSourceClock;$/;"	v
g_pitUsChannel	platform/drivers/src/pit/fsl_pit_driver.c	/^uint8_t g_pitUsChannel;$/;"	v
g_pitUsInstance	platform/drivers/src/pit/fsl_pit_driver.c	/^uint8_t g_pitUsInstance;$/;"	v
g_portBaseAddr	platform/drivers/src/gpio/fsl_gpio_common.c	/^const uint32_t g_portBaseAddr[HW_PORT_INSTANCE_COUNT] = PORT_BASE_ADDRS;$/;"	v
g_portIrqId	platform/drivers/src/gpio/fsl_gpio_common.c	/^const IRQn_Type g_portIrqId[HW_PORT_INSTANCE_COUNT] = PORT_IRQS;$/;"	v
g_ptpClkFrq	platform/drivers/src/enet/fsl_enet_driver.c	/^uint32_t g_ptpClkFrq;$/;"	v
g_ptpMasterTime	platform/drivers/src/enet/fsl_enet_driver.c	/^enet_mac_ptp_master_time_t g_ptpMasterTime;$/;"	v
g_req_resp_flags	platform/drivers/inc/fsl_sdhc_driver.h	/^static const uint32_t g_req_resp_flags[] = {$/;"	v
g_rngaBaseAddr	platform/drivers/src/rnga/fsl_rnga_common.c	/^const uint32_t g_rngaBaseAddr[] = RNG_BASE_ADDRS;$/;"	v
g_rngaIrqId	platform/drivers/src/rnga/fsl_rnga_common.c	/^const IRQn_Type g_rngaIrqId[] = RNG_IRQS;$/;"	v
g_rtcBaseAddr	platform/drivers/src/rtc/fsl_rtc_common.c	/^const uint32_t g_rtcBaseAddr[] = RTC_BASE_ADDRS;$/;"	v
g_rtcIrqId	platform/drivers/src/rtc/fsl_rtc_common.c	/^const IRQn_Type g_rtcIrqId[] = RTC_IRQS;$/;"	v
g_rtcSecondsIrqId	platform/drivers/src/rtc/fsl_rtc_common.c	/^const IRQn_Type g_rtcSecondsIrqId[] = RTC_SECONDS_IRQS;$/;"	v
g_saiBaseAddr	platform/drivers/src/sai/fsl_sai_common.c	/^const uint32_t g_saiBaseAddr[] = I2S_BASE_ADDRS;$/;"	v
g_saiRxIrqId	platform/drivers/src/sai/fsl_sai_common.c	/^const IRQn_Type g_saiRxIrqId[HW_I2S_INSTANCE_COUNT] = I2S_RX_IRQS;$/;"	v
g_saiTxIrqId	platform/drivers/src/sai/fsl_sai_common.c	/^const IRQn_Type g_saiTxIrqId[HW_I2S_INSTANCE_COUNT] = I2S_TX_IRQS;$/;"	v
g_sai_ops	platform/composite/src/soundcard/fsl_soundcard.c	/^audio_ctrl_operation_t g_sai_ops =$/;"	v
g_sdhcBaseAddr	platform/drivers/src/sdhc/fsl_sdhc_common.c	/^const uint32_t g_sdhcBaseAddr[] = SDHC_BASE_ADDRS;$/;"	v
g_sdhcIrqId	platform/drivers/src/sdhc/fsl_sdhc_common.c	/^const IRQn_Type g_sdhcIrqId[HW_SDHC_INSTANCE_COUNT] = SDHC_IRQS;$/;"	v
g_sgtl_ops	platform/composite/src/soundcard/fsl_soundcard.c	/^audio_codec_operation_t g_sgtl_ops =$/;"	v
g_simBaseAddr	platform/system/src/clock/fsl_clock_manager_common.c	/^const uint32_t g_simBaseAddr[] = SIM_BASE_ADDRS;$/;"	v
g_slowInternalRefClkFreq	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t g_slowInternalRefClkFreq = 32768U;$/;"	v
g_spiBaseAddr	platform/drivers/src/spi/fsl_spi_common.c	/^const uint32_t g_spiBaseAddr[] = SPI_BASE_ADDRS;$/;"	v
g_spiDmaStatePtr	platform/drivers/src/spi/fsl_spi_dma_shared_function.c	/^void * g_spiDmaStatePtr[HW_SPI_INSTANCE_COUNT] = {$/;"	v
g_spiIrqId	platform/drivers/src/spi/fsl_spi_common.c	/^const IRQn_Type g_spiIrqId[] = SPI_IRQS;$/;"	v
g_spiStatePtr	platform/drivers/src/spi/fsl_spi_shared_function.c	/^void * g_spiStatePtr[HW_SPI_INSTANCE_COUNT] = {$/;"	v
g_taskControlBlockPool	platform/osa/src/fsl_os_abstraction_bm.c	/^static task_control_block_t g_taskControlBlockPool[TASK_MAX_NUM];$/;"	v	file:
g_taskListHead	platform/osa/src/fsl_os_abstraction_bm.c	/^static task_control_block_t g_taskListHead;$/;"	v	file:
g_tpmBaseAddr	platform/drivers/src/tpm/fsl_tpm_common.c	/^const uint32_t g_tpmBaseAddr[] = TPM_BASE_ADDRS;$/;"	v
g_tpmClkFreq	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^uint32_t g_tpmClkFreq[TPM_EXT_CLK_COUNT];          \/* TPM_CLK          *\/$/;"	v
g_tpmIrqId	platform/drivers/src/tpm/fsl_tpm_common.c	/^const IRQn_Type g_tpmIrqId[] = TPM_IRQS;$/;"	v
g_transpeedru	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static const uint32_t g_transpeedru[] =$/;"	v	file:
g_transpeedtv	platform/composite/src/sdcard/fsl_sdcard_spi.c	/^static const uint32_t g_transpeedtv[] =$/;"	v	file:
g_tsiBaseAddr	platform/drivers/src/tsi/fsl_tsi_common.c	/^const uint32_t g_tsiBaseAddr[] = TSI_BASE_ADDRS;$/;"	v
g_tsiIrqId	platform/drivers/src/tsi/fsl_tsi_common.c	/^const IRQn_Type g_tsiIrqId[HW_TSI_INSTANCE_COUNT] = { TSI0_IRQn };$/;"	v
g_tsiParamLimits	platform/drivers/src/tsi/fsl_tsi_v2_driver_specific.c	/^const tsi_parameter_limits_t g_tsiParamLimits[tsi_OpModeCnt] =$/;"	v
g_tsiParamLimits	platform/drivers/src/tsi/fsl_tsi_v4_driver_specific.c	/^const tsi_parameter_limits_t g_tsiParamLimits[tsi_OpModeCnt] =$/;"	v
g_tsiStatePtr	platform/drivers/src/tsi/fsl_tsi_common.c	/^tsi_state_t * g_tsiStatePtr[HW_TSI_INSTANCE_COUNT] = { NULL };$/;"	v
g_uartBaseAddr	platform/drivers/src/uart/fsl_uart_common.c	/^const uint32_t g_uartBaseAddr[HW_UART_INSTANCE_COUNT] = UART_BASE_ADDRS;$/;"	v
g_uartRxTxIrqId	platform/drivers/src/uart/fsl_uart_common.c	/^IRQn_Type g_uartRxTxIrqId[HW_UART_INSTANCE_COUNT] = UART_RX_TX_IRQS;$/;"	v
g_uartStatePtr	platform/drivers/src/uart/fsl_uart_common.c	/^void * g_uartStatePtr[HW_UART_INSTANCE_COUNT] = { NULL };$/;"	v
g_wdogBaseAddr	platform/drivers/src/wdog/fsl_wdog_common.c	/^const uint32_t g_wdogBaseAddr[] = WDOG_BASE_ADDRS;$/;"	v
g_wdogIrqId	platform/drivers/src/wdog/fsl_wdog_common.c	/^const IRQn_Type g_wdogIrqId[] = WDOG_IRQS;$/;"	v
g_xtal0ClkFreq	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t g_xtal0ClkFreq;           \/* EXTAL0 clock *\/$/;"	v
g_xtal0ClkFreq	platform/hal/src/mcglite/fsl_mcglite_hal.c	/^uint32_t g_xtal0ClkFreq;           \/* EXTAL0 clock *\/$/;"	v
g_xtal1ClkFreq	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t g_xtal1ClkFreq;           \/* EXTAL1 clock *\/$/;"	v
g_xtalRtcClkFreq	platform/hal/src/mcg/fsl_mcg_hal.c	/^uint32_t g_xtalRtcClkFreq;         \/* EXTAL RTC clock *\/$/;"	v
g_xtalRtcClkFreq	platform/hal/src/mcglite/fsl_mcglite_hal.c	/^uint32_t g_xtalRtcClkFreq;		   \/* EXTAL RTC clock *\/  $/;"	v
gainMode	platform/drivers/inc/fsl_cadc_driver.h	/^    cadc_gain_mode_t gainMode; \/* Gain mode for each channel. See "cadc_gain_mode_t". *\/$/;"	m	struct:__anon125
gainValue	platform/drivers/inc/fsl_adc16_driver.h	/^    adc16_pga_gain_mode_t gainValue; \/*!< Select gain value for PGA. *\/$/;"	m	struct:Adc16PgaConfig
getMaxFrequency	platform/composite/inc/fsl_sdcard_spi.h	/^    uint32_t (*getMaxFrequency)(sdspi_spi_t *spi);      \/*!< Get max frequency of SPI *\/$/;"	m	struct:SdSpiOps
getSizeInfo	platform/CMSIS/DSP_Lib/Source/ARM/getSizeInfo.bat	/^:getSizeInfo$/;"	l
getSizeInfo	platform/CMSIS/DSP_Lib/Source/GCC/getSizeInfo.bat	/^:getSizeInfo$/;"	l
getTime	platform/system/inc/fsl_hwtimer.h	/^    hwtimer_devif_get_time_t         getTime;$/;"	m	struct:Hwtimer_devif
gpio_input_pin_t	platform/drivers/inc/fsl_gpio_driver.h	/^} gpio_input_pin_t;$/;"	t	typeref:struct:GpioInputPin
gpio_input_pin_user_config_t	platform/drivers/inc/fsl_gpio_driver.h	/^} gpio_input_pin_user_config_t;$/;"	t	typeref:struct:GpioInputPinUserConfig
gpio_output_pin_t	platform/drivers/inc/fsl_gpio_driver.h	/^} gpio_output_pin_t;$/;"	t	typeref:struct:GpioOutputPin
gpio_output_pin_user_config_t	platform/drivers/inc/fsl_gpio_driver.h	/^} gpio_output_pin_user_config_t;$/;"	t	typeref:struct:GpioOutputPinUserConfig
gpio_pin_direction_t	platform/hal/inc/fsl_gpio_hal.h	/^} gpio_pin_direction_t;$/;"	t	typeref:enum:_gpio_pin_direction
group	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^    OS_FLAG_GRP            group;      \/*!< µCOS-III's event entity    *\/$/;"	m	struct:EventUCOSIII
groupAdddr	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t groupAdddr[kEnetMacAddrLen];   \/*!< Multicast group address*\/$/;"	m	struct:ENETMulticastGroup
groupArbitration	platform/drivers/inc/fsl_edma_driver.h	/^    edma_group_arbitration_t groupArbitration;  \/*!< eDMA group arbitration. *\/$/;"	m	struct:EDMAUserConfig
groupPriority	platform/drivers/inc/fsl_edma_driver.h	/^    edma_group_priority_t groupPriority;        \/*!< eDMA group priority. It is used while eDMA$/;"	m	struct:EDMAUserConfig
groupPriorityError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t groupPriorityError : 1;                \/*!< Group priority error *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
handle	platform/utilities/src/fsl_debug_console.c	/^    int handle;$/;"	m	struct:__FILE	file:
handler	platform/composite/inc/fsl_soundcard.h	/^    void *handler;\/*!< Codec instance *\/$/;"	m	struct:AudioCodec
hasExtraByte	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    bool hasExtraByte;                          \/*!< Indicates the reception has extra byte *\/$/;"	m	struct:SPIDmaSlaveState
hash	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t hash;                 \/*!< Hash value of the multicast group address*\/$/;"	m	struct:ENETMulticastGroup
head	platform/osa/inc/fsl_os_abstraction_bm.h	/^    uint16_t               head;          \/*!< Index of the next message to be read     *\/$/;"	m	struct:MsgQueue
headerLength	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t   headerLength;     \/*!< Header length*\/$/;"	m	struct:ENETBdStruct
help	platform/CMSIS/DSP_Lib/Source/ARM/getSizeInfo.bat	/^:help$/;"	l
help	platform/CMSIS/DSP_Lib/Source/GCC/getSizeInfo.bat	/^:help$/;"	l
highAssuranceEnable	platform/drivers/inc/fsl_rnga_driver.h	/^   bool highAssuranceEnable; \/*!< Enable notification of security violations *\/  $/;"	m	struct:_rnga_user_config
highLimitIntEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool highLimitIntEnable;    \/*!< Global high limit interrupt enable. *\/$/;"	m	struct:__anon123
highLimitValue	platform/drivers/inc/fsl_cadc_driver.h	/^    uint16_t highLimitValue;\/*!< Select high limit for hardware compare. *\/$/;"	m	struct:__anon126
highSpeedEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool highSpeedEnable; \/*!< Enable the high speed mode for converter. *\/$/;"	m	struct:Adc16UserConfig
highSpeedEnable	platform/drivers/inc/fsl_cmp_driver.h	/^    bool highSpeedEnable; \/*!< Enable working in speed mode. *\/$/;"	m	struct:CmpUserConfig
hircEnable	platform/system/inc/fsl_clock_manager.h	/^    bool hircEnable;               \/*!< HIRC enable.                 *\/$/;"	m	struct:McgliteConfig
host	platform/composite/inc/fsl_sdhc_card.h	/^    sdhc_host_t *host;$/;"	m	struct:SdhcCard
hostInstance	platform/composite/inc/fsl_sdhc_card.h	/^    uint32_t hostInstance;                              \/*!< Host instance id *\/$/;"	m	struct:SdhcCard
hour	platform/hal/inc/fsl_rtc_hal.h	/^   uint16_t hour;    \/*!< Range from 0 to 23.*\/$/;"	m	struct:RtcDatetime
hsrunProt	platform/hal/inc/fsl_smc_hal.h	/^    bool                hsrunProt;          \/*!< HSRUN protect *\/$/;"	m	struct:_smc_power_mode_protection_config
htone	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	110;"	d
hwAddr	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t hwAddr[kEnetMacAddrLen];  \/*!< Destination hardware address*\/$/;"	m	struct:ENETMacPtpL2packet
hwTriggerEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool hwTriggerEnable; \/*!< Enable triggering by hardware. *\/$/;"	m	struct:Adc16UserConfig
hw_adc_cfg1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_cfg1_t;$/;"	t	typeref:union:_hw_adc_cfg1
hw_adc_cfg2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_cfg2_t;$/;"	t	typeref:union:_hw_adc_cfg2
hw_adc_clp0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_clp0_t;$/;"	t	typeref:union:_hw_adc_clp0
hw_adc_clp1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_clp1_t;$/;"	t	typeref:union:_hw_adc_clp1
hw_adc_clp2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_clp2_t;$/;"	t	typeref:union:_hw_adc_clp2
hw_adc_clp3_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_clp3_t;$/;"	t	typeref:union:_hw_adc_clp3
hw_adc_clp4_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_clp4_t;$/;"	t	typeref:union:_hw_adc_clp4
hw_adc_clpd_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_clpd_t;$/;"	t	typeref:union:_hw_adc_clpd
hw_adc_clps_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_clps_t;$/;"	t	typeref:union:_hw_adc_clps
hw_adc_cv1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_cv1_t;$/;"	t	typeref:union:_hw_adc_cv1
hw_adc_cv2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_cv2_t;$/;"	t	typeref:union:_hw_adc_cv2
hw_adc_ofs_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_ofs_t;$/;"	t	typeref:union:_hw_adc_ofs
hw_adc_pg_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_pg_t;$/;"	t	typeref:union:_hw_adc_pg
hw_adc_rn_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_rn_t;$/;"	t	typeref:union:_hw_adc_rn
hw_adc_sc1n_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_sc1n_t;$/;"	t	typeref:union:_hw_adc_sc1n
hw_adc_sc2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_sc2_t;$/;"	t	typeref:union:_hw_adc_sc2
hw_adc_sc3_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_sc3_t;$/;"	t	typeref:union:_hw_adc_sc3
hw_adc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_adc_t;$/;"	t	typeref:struct:_hw_adc
hw_cmp_cr0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_cmp_cr0_t;$/;"	t	typeref:union:_hw_cmp_cr0
hw_cmp_cr1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_cmp_cr1_t;$/;"	t	typeref:union:_hw_cmp_cr1
hw_cmp_daccr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_cmp_daccr_t;$/;"	t	typeref:union:_hw_cmp_daccr
hw_cmp_fpr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_cmp_fpr_t;$/;"	t	typeref:union:_hw_cmp_fpr
hw_cmp_muxcr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_cmp_muxcr_t;$/;"	t	typeref:union:_hw_cmp_muxcr
hw_cmp_scr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_cmp_scr_t;$/;"	t	typeref:union:_hw_cmp_scr
hw_cmp_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_cmp_t;$/;"	t	typeref:struct:_hw_cmp
hw_fgpio_pcor_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_fgpio_pcor_t;$/;"	t	typeref:union:_hw_fgpio_pcor
hw_fgpio_pddr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_fgpio_pddr_t;$/;"	t	typeref:union:_hw_fgpio_pddr
hw_fgpio_pdir_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_fgpio_pdir_t;$/;"	t	typeref:union:_hw_fgpio_pdir
hw_fgpio_pdor_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_fgpio_pdor_t;$/;"	t	typeref:union:_hw_fgpio_pdor
hw_fgpio_psor_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_fgpio_psor_t;$/;"	t	typeref:union:_hw_fgpio_psor
hw_fgpio_ptor_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_fgpio_ptor_t;$/;"	t	typeref:union:_hw_fgpio_ptor
hw_fgpio_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_fgpio_t;$/;"	t	typeref:struct:_hw_fgpio
hw_ftfa_fccob0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccob0_t;$/;"	t	typeref:union:_hw_ftfa_fccob0
hw_ftfa_fccob1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccob1_t;$/;"	t	typeref:union:_hw_ftfa_fccob1
hw_ftfa_fccob2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccob2_t;$/;"	t	typeref:union:_hw_ftfa_fccob2
hw_ftfa_fccob3_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccob3_t;$/;"	t	typeref:union:_hw_ftfa_fccob3
hw_ftfa_fccob4_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccob4_t;$/;"	t	typeref:union:_hw_ftfa_fccob4
hw_ftfa_fccob5_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccob5_t;$/;"	t	typeref:union:_hw_ftfa_fccob5
hw_ftfa_fccob6_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccob6_t;$/;"	t	typeref:union:_hw_ftfa_fccob6
hw_ftfa_fccob7_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccob7_t;$/;"	t	typeref:union:_hw_ftfa_fccob7
hw_ftfa_fccob8_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccob8_t;$/;"	t	typeref:union:_hw_ftfa_fccob8
hw_ftfa_fccob9_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccob9_t;$/;"	t	typeref:union:_hw_ftfa_fccob9
hw_ftfa_fccoba_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccoba_t;$/;"	t	typeref:union:_hw_ftfa_fccoba
hw_ftfa_fccobb_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fccobb_t;$/;"	t	typeref:union:_hw_ftfa_fccobb
hw_ftfa_fcnfg_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fcnfg_t;$/;"	t	typeref:union:_hw_ftfa_fcnfg
hw_ftfa_fopt_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fopt_t;$/;"	t	typeref:union:_hw_ftfa_fopt
hw_ftfa_fprot0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fprot0_t;$/;"	t	typeref:union:_hw_ftfa_fprot0
hw_ftfa_fprot1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fprot1_t;$/;"	t	typeref:union:_hw_ftfa_fprot1
hw_ftfa_fprot2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fprot2_t;$/;"	t	typeref:union:_hw_ftfa_fprot2
hw_ftfa_fprot3_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fprot3_t;$/;"	t	typeref:union:_hw_ftfa_fprot3
hw_ftfa_fsec_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fsec_t;$/;"	t	typeref:union:_hw_ftfa_fsec
hw_ftfa_fstat_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_fstat_t;$/;"	t	typeref:union:_hw_ftfa_fstat
hw_ftfa_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_ftfa_t;$/;"	t	typeref:struct:_hw_ftfa
hw_gpio_pcor_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_gpio_pcor_t;$/;"	t	typeref:union:_hw_gpio_pcor
hw_gpio_pddr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_gpio_pddr_t;$/;"	t	typeref:union:_hw_gpio_pddr
hw_gpio_pdir_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_gpio_pdir_t;$/;"	t	typeref:union:_hw_gpio_pdir
hw_gpio_pdor_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_gpio_pdor_t;$/;"	t	typeref:union:_hw_gpio_pdor
hw_gpio_psor_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_gpio_psor_t;$/;"	t	typeref:union:_hw_gpio_psor
hw_gpio_ptor_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_gpio_ptor_t;$/;"	t	typeref:union:_hw_gpio_ptor
hw_gpio_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_gpio_t;$/;"	t	typeref:struct:_hw_gpio
hw_i2c_a1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_a1_t;$/;"	t	typeref:union:_hw_i2c_a1
hw_i2c_a2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_a2_t;$/;"	t	typeref:union:_hw_i2c_a2
hw_i2c_c1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_c1_t;$/;"	t	typeref:union:_hw_i2c_c1
hw_i2c_c2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_c2_t;$/;"	t	typeref:union:_hw_i2c_c2
hw_i2c_d_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_d_t;$/;"	t	typeref:union:_hw_i2c_d
hw_i2c_f_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_f_t;$/;"	t	typeref:union:_hw_i2c_f
hw_i2c_flt_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_flt_t;$/;"	t	typeref:union:_hw_i2c_flt
hw_i2c_ra_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_ra_t;$/;"	t	typeref:union:_hw_i2c_ra
hw_i2c_s2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_s2_t;$/;"	t	typeref:union:_hw_i2c_s2
hw_i2c_s_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_s_t;$/;"	t	typeref:union:_hw_i2c_s
hw_i2c_slth_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_slth_t;$/;"	t	typeref:union:_hw_i2c_slth
hw_i2c_sltl_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_sltl_t;$/;"	t	typeref:union:_hw_i2c_sltl
hw_i2c_smb_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_smb_t;$/;"	t	typeref:union:_hw_i2c_smb
hw_i2c_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_i2c_t;$/;"	t	typeref:struct:_hw_i2c
hw_llwu_f1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_llwu_f1_t;$/;"	t	typeref:union:_hw_llwu_f1
hw_llwu_f3_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_llwu_f3_t;$/;"	t	typeref:union:_hw_llwu_f3
hw_llwu_filt1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_llwu_filt1_t;$/;"	t	typeref:union:_hw_llwu_filt1
hw_llwu_filt2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_llwu_filt2_t;$/;"	t	typeref:union:_hw_llwu_filt2
hw_llwu_me_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_llwu_me_t;$/;"	t	typeref:union:_hw_llwu_me
hw_llwu_pe1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_llwu_pe1_t;$/;"	t	typeref:union:_hw_llwu_pe1
hw_llwu_pe2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_llwu_pe2_t;$/;"	t	typeref:union:_hw_llwu_pe2
hw_llwu_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_llwu_t;$/;"	t	typeref:struct:_hw_llwu
hw_lptmr_cmr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_lptmr_cmr_t;$/;"	t	typeref:union:_hw_lptmr_cmr
hw_lptmr_cnr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_lptmr_cnr_t;$/;"	t	typeref:union:_hw_lptmr_cnr
hw_lptmr_csr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_lptmr_csr_t;$/;"	t	typeref:union:_hw_lptmr_csr
hw_lptmr_psr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_lptmr_psr_t;$/;"	t	typeref:union:_hw_lptmr_psr
hw_lptmr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_lptmr_t;$/;"	t	typeref:struct:_hw_lptmr
hw_lpuart_baud_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_lpuart_baud_t;$/;"	t	typeref:union:_hw_lpuart_baud
hw_lpuart_ctrl_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_lpuart_ctrl_t;$/;"	t	typeref:union:_hw_lpuart_ctrl
hw_lpuart_data_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_lpuart_data_t;$/;"	t	typeref:union:_hw_lpuart_data
hw_lpuart_match_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_lpuart_match_t;$/;"	t	typeref:union:_hw_lpuart_match
hw_lpuart_stat_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_lpuart_stat_t;$/;"	t	typeref:union:_hw_lpuart_stat
hw_lpuart_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_lpuart_t;$/;"	t	typeref:struct:_hw_lpuart
hw_mcg_c1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mcg_c1_t;$/;"	t	typeref:union:_hw_mcg_c1
hw_mcg_c2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mcg_c2_t;$/;"	t	typeref:union:_hw_mcg_c2
hw_mcg_mc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mcg_mc_t;$/;"	t	typeref:union:_hw_mcg_mc
hw_mcg_s_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mcg_s_t;$/;"	t	typeref:union:_hw_mcg_s
hw_mcg_sc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mcg_sc_t;$/;"	t	typeref:union:_hw_mcg_sc
hw_mcg_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mcg_t;$/;"	t	typeref:struct:_hw_mcg
hw_mcm_cpo_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mcm_cpo_t;$/;"	t	typeref:union:_hw_mcm_cpo
hw_mcm_placr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mcm_placr_t;$/;"	t	typeref:union:_hw_mcm_placr
hw_mcm_plamc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mcm_plamc_t;$/;"	t	typeref:union:_hw_mcm_plamc
hw_mcm_plasc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mcm_plasc_t;$/;"	t	typeref:union:_hw_mcm_plasc
hw_mcm_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mcm_t;$/;"	t	typeref:struct:_hw_mcm
hw_mtb_authstat_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_authstat_t;$/;"	t	typeref:union:_hw_mtb_authstat
hw_mtb_base_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_base_t;$/;"	t	typeref:union:_hw_mtb_base
hw_mtb_compidn_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_compidn_t;$/;"	t	typeref:union:_hw_mtb_compidn
hw_mtb_devicearch_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_devicearch_t;$/;"	t	typeref:union:_hw_mtb_devicearch
hw_mtb_devicecfg_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_devicecfg_t;$/;"	t	typeref:union:_hw_mtb_devicecfg
hw_mtb_devicetypid_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_devicetypid_t;$/;"	t	typeref:union:_hw_mtb_devicetypid
hw_mtb_flow_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_flow_t;$/;"	t	typeref:union:_hw_mtb_flow
hw_mtb_lockaccess_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_lockaccess_t;$/;"	t	typeref:union:_hw_mtb_lockaccess
hw_mtb_lockstat_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_lockstat_t;$/;"	t	typeref:union:_hw_mtb_lockstat
hw_mtb_master_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_master_t;$/;"	t	typeref:union:_hw_mtb_master
hw_mtb_modectrl_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_modectrl_t;$/;"	t	typeref:union:_hw_mtb_modectrl
hw_mtb_periphid0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_periphid0_t;$/;"	t	typeref:union:_hw_mtb_periphid0
hw_mtb_periphid1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_periphid1_t;$/;"	t	typeref:union:_hw_mtb_periphid1
hw_mtb_periphid2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_periphid2_t;$/;"	t	typeref:union:_hw_mtb_periphid2
hw_mtb_periphid3_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_periphid3_t;$/;"	t	typeref:union:_hw_mtb_periphid3
hw_mtb_periphid4_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_periphid4_t;$/;"	t	typeref:union:_hw_mtb_periphid4
hw_mtb_periphid5_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_periphid5_t;$/;"	t	typeref:union:_hw_mtb_periphid5
hw_mtb_periphid6_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_periphid6_t;$/;"	t	typeref:union:_hw_mtb_periphid6
hw_mtb_periphid7_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_periphid7_t;$/;"	t	typeref:union:_hw_mtb_periphid7
hw_mtb_position_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_position_t;$/;"	t	typeref:union:_hw_mtb_position
hw_mtb_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_t;$/;"	t	typeref:struct:_hw_mtb
hw_mtb_tagclear_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_tagclear_t;$/;"	t	typeref:union:_hw_mtb_tagclear
hw_mtb_tagset_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtb_tagset_t;$/;"	t	typeref:union:_hw_mtb_tagset
hw_mtbdwt_comp0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_comp0_t;$/;"	t	typeref:union:_hw_mtbdwt_comp0
hw_mtbdwt_comp1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_comp1_t;$/;"	t	typeref:union:_hw_mtbdwt_comp1
hw_mtbdwt_compidn_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_compidn_t;$/;"	t	typeref:union:_hw_mtbdwt_compidn
hw_mtbdwt_ctrl_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_ctrl_t;$/;"	t	typeref:union:_hw_mtbdwt_ctrl
hw_mtbdwt_devicecfg_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_devicecfg_t;$/;"	t	typeref:union:_hw_mtbdwt_devicecfg
hw_mtbdwt_devicetypid_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_devicetypid_t;$/;"	t	typeref:union:_hw_mtbdwt_devicetypid
hw_mtbdwt_fct0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_fct0_t;$/;"	t	typeref:union:_hw_mtbdwt_fct0
hw_mtbdwt_fct1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_fct1_t;$/;"	t	typeref:union:_hw_mtbdwt_fct1
hw_mtbdwt_mask0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_mask0_t;$/;"	t	typeref:union:_hw_mtbdwt_mask0
hw_mtbdwt_mask1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_mask1_t;$/;"	t	typeref:union:_hw_mtbdwt_mask1
hw_mtbdwt_periphid0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_periphid0_t;$/;"	t	typeref:union:_hw_mtbdwt_periphid0
hw_mtbdwt_periphid1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_periphid1_t;$/;"	t	typeref:union:_hw_mtbdwt_periphid1
hw_mtbdwt_periphid2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_periphid2_t;$/;"	t	typeref:union:_hw_mtbdwt_periphid2
hw_mtbdwt_periphid3_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_periphid3_t;$/;"	t	typeref:union:_hw_mtbdwt_periphid3
hw_mtbdwt_periphid4_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_periphid4_t;$/;"	t	typeref:union:_hw_mtbdwt_periphid4
hw_mtbdwt_periphid5_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_periphid5_t;$/;"	t	typeref:union:_hw_mtbdwt_periphid5
hw_mtbdwt_periphid6_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_periphid6_t;$/;"	t	typeref:union:_hw_mtbdwt_periphid6
hw_mtbdwt_periphid7_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_periphid7_t;$/;"	t	typeref:union:_hw_mtbdwt_periphid7
hw_mtbdwt_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_t;$/;"	t	typeref:struct:_hw_mtbdwt
hw_mtbdwt_tbctrl_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_mtbdwt_tbctrl_t;$/;"	t	typeref:union:_hw_mtbdwt_tbctrl
hw_nv_backkey0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_backkey0_t;$/;"	t	typeref:union:_hw_nv_backkey0
hw_nv_backkey1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_backkey1_t;$/;"	t	typeref:union:_hw_nv_backkey1
hw_nv_backkey2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_backkey2_t;$/;"	t	typeref:union:_hw_nv_backkey2
hw_nv_backkey3_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_backkey3_t;$/;"	t	typeref:union:_hw_nv_backkey3
hw_nv_backkey4_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_backkey4_t;$/;"	t	typeref:union:_hw_nv_backkey4
hw_nv_backkey5_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_backkey5_t;$/;"	t	typeref:union:_hw_nv_backkey5
hw_nv_backkey6_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_backkey6_t;$/;"	t	typeref:union:_hw_nv_backkey6
hw_nv_backkey7_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_backkey7_t;$/;"	t	typeref:union:_hw_nv_backkey7
hw_nv_fopt_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_fopt_t;$/;"	t	typeref:union:_hw_nv_fopt
hw_nv_fprot0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_fprot0_t;$/;"	t	typeref:union:_hw_nv_fprot0
hw_nv_fprot1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_fprot1_t;$/;"	t	typeref:union:_hw_nv_fprot1
hw_nv_fprot2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_fprot2_t;$/;"	t	typeref:union:_hw_nv_fprot2
hw_nv_fprot3_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_fprot3_t;$/;"	t	typeref:union:_hw_nv_fprot3
hw_nv_fsec_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_fsec_t;$/;"	t	typeref:union:_hw_nv_fsec
hw_nv_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_nv_t;$/;"	t	typeref:struct:_hw_nv
hw_osc_cr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_osc_cr_t;$/;"	t	typeref:union:_hw_osc_cr
hw_osc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_osc_t;$/;"	t	typeref:struct:_hw_osc
hw_pmc_lvdsc1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_pmc_lvdsc1_t;$/;"	t	typeref:union:_hw_pmc_lvdsc1
hw_pmc_lvdsc2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_pmc_lvdsc2_t;$/;"	t	typeref:union:_hw_pmc_lvdsc2
hw_pmc_regsc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_pmc_regsc_t;$/;"	t	typeref:union:_hw_pmc_regsc
hw_pmc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_pmc_t;$/;"	t	typeref:struct:_hw_pmc
hw_port_gpchr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_port_gpchr_t;$/;"	t	typeref:union:_hw_port_gpchr
hw_port_gpclr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_port_gpclr_t;$/;"	t	typeref:union:_hw_port_gpclr
hw_port_isfr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_port_isfr_t;$/;"	t	typeref:union:_hw_port_isfr
hw_port_pcrn_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_port_pcrn_t;$/;"	t	typeref:union:_hw_port_pcrn
hw_port_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_port_t;$/;"	t	typeref:struct:_hw_port
hw_rcm_fm_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rcm_fm_t;$/;"	t	typeref:union:_hw_rcm_fm
hw_rcm_mr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rcm_mr_t;$/;"	t	typeref:union:_hw_rcm_mr
hw_rcm_rpfc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rcm_rpfc_t;$/;"	t	typeref:union:_hw_rcm_rpfc
hw_rcm_rpfw_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rcm_rpfw_t;$/;"	t	typeref:union:_hw_rcm_rpfw
hw_rcm_srs0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rcm_srs0_t;$/;"	t	typeref:union:_hw_rcm_srs0
hw_rcm_srs1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rcm_srs1_t;$/;"	t	typeref:union:_hw_rcm_srs1
hw_rcm_ssrs0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rcm_ssrs0_t;$/;"	t	typeref:union:_hw_rcm_ssrs0
hw_rcm_ssrs1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rcm_ssrs1_t;$/;"	t	typeref:union:_hw_rcm_ssrs1
hw_rcm_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rcm_t;$/;"	t	typeref:struct:_hw_rcm
hw_rfsys_regn_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rfsys_regn_t;$/;"	t	typeref:union:_hw_rfsys_regn
hw_rfsys_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rfsys_t;$/;"	t	typeref:struct:_hw_rfsys
hw_rom_compidn_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_compidn_t;$/;"	t	typeref:union:_hw_rom_compidn
hw_rom_entryn_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_entryn_t;$/;"	t	typeref:union:_hw_rom_entryn
hw_rom_periphid0_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_periphid0_t;$/;"	t	typeref:union:_hw_rom_periphid0
hw_rom_periphid1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_periphid1_t;$/;"	t	typeref:union:_hw_rom_periphid1
hw_rom_periphid2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_periphid2_t;$/;"	t	typeref:union:_hw_rom_periphid2
hw_rom_periphid3_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_periphid3_t;$/;"	t	typeref:union:_hw_rom_periphid3
hw_rom_periphid4_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_periphid4_t;$/;"	t	typeref:union:_hw_rom_periphid4
hw_rom_periphid5_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_periphid5_t;$/;"	t	typeref:union:_hw_rom_periphid5
hw_rom_periphid6_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_periphid6_t;$/;"	t	typeref:union:_hw_rom_periphid6
hw_rom_periphid7_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_periphid7_t;$/;"	t	typeref:union:_hw_rom_periphid7
hw_rom_sysaccess_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_sysaccess_t;$/;"	t	typeref:union:_hw_rom_sysaccess
hw_rom_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_t;$/;"	t	typeref:struct:_hw_rom
hw_rom_tablemark_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rom_tablemark_t;$/;"	t	typeref:union:_hw_rom_tablemark
hw_rtc_cr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rtc_cr_t;$/;"	t	typeref:union:_hw_rtc_cr
hw_rtc_ier_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rtc_ier_t;$/;"	t	typeref:union:_hw_rtc_ier
hw_rtc_lr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rtc_lr_t;$/;"	t	typeref:union:_hw_rtc_lr
hw_rtc_sr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rtc_sr_t;$/;"	t	typeref:union:_hw_rtc_sr
hw_rtc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rtc_t;$/;"	t	typeref:struct:_hw_rtc
hw_rtc_tar_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rtc_tar_t;$/;"	t	typeref:union:_hw_rtc_tar
hw_rtc_tcr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rtc_tcr_t;$/;"	t	typeref:union:_hw_rtc_tcr
hw_rtc_tpr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rtc_tpr_t;$/;"	t	typeref:union:_hw_rtc_tpr
hw_rtc_tsr_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_rtc_tsr_t;$/;"	t	typeref:union:_hw_rtc_tsr
hw_sim_clkdiv1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_clkdiv1_t;$/;"	t	typeref:union:_hw_sim_clkdiv1
hw_sim_copc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_copc_t;$/;"	t	typeref:union:_hw_sim_copc
hw_sim_fcfg1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_fcfg1_t;$/;"	t	typeref:union:_hw_sim_fcfg1
hw_sim_fcfg2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_fcfg2_t;$/;"	t	typeref:union:_hw_sim_fcfg2
hw_sim_scgc4_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_scgc4_t;$/;"	t	typeref:union:_hw_sim_scgc4
hw_sim_scgc5_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_scgc5_t;$/;"	t	typeref:union:_hw_sim_scgc5
hw_sim_scgc6_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_scgc6_t;$/;"	t	typeref:union:_hw_sim_scgc6
hw_sim_sdid_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_sdid_t;$/;"	t	typeref:union:_hw_sim_sdid
hw_sim_sopt1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_sopt1_t;$/;"	t	typeref:union:_hw_sim_sopt1
hw_sim_sopt2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_sopt2_t;$/;"	t	typeref:union:_hw_sim_sopt2
hw_sim_sopt4_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_sopt4_t;$/;"	t	typeref:union:_hw_sim_sopt4
hw_sim_sopt5_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_sopt5_t;$/;"	t	typeref:union:_hw_sim_sopt5
hw_sim_sopt7_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_sopt7_t;$/;"	t	typeref:union:_hw_sim_sopt7
hw_sim_srvcop_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_srvcop_t;$/;"	t	typeref:union:_hw_sim_srvcop
hw_sim_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_t;$/;"	t	typeref:struct:_hw_sim
hw_sim_uidl_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_uidl_t;$/;"	t	typeref:union:_hw_sim_uidl
hw_sim_uidmh_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_uidmh_t;$/;"	t	typeref:union:_hw_sim_uidmh
hw_sim_uidml_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_sim_uidml_t;$/;"	t	typeref:union:_hw_sim_uidml
hw_smc_pmctrl_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_smc_pmctrl_t;$/;"	t	typeref:union:_hw_smc_pmctrl
hw_smc_pmprot_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_smc_pmprot_t;$/;"	t	typeref:union:_hw_smc_pmprot
hw_smc_pmstat_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_smc_pmstat_t;$/;"	t	typeref:union:_hw_smc_pmstat
hw_smc_stopctrl_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_smc_stopctrl_t;$/;"	t	typeref:union:_hw_smc_stopctrl
hw_smc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_smc_t;$/;"	t	typeref:struct:_hw_smc
hw_spi_br_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_spi_br_t;$/;"	t	typeref:union:_hw_spi_br
hw_spi_c1_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_spi_c1_t;$/;"	t	typeref:union:_hw_spi_c1
hw_spi_c2_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_spi_c2_t;$/;"	t	typeref:union:_hw_spi_c2
hw_spi_d_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_spi_d_t;$/;"	t	typeref:union:_hw_spi_d
hw_spi_m_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_spi_m_t;$/;"	t	typeref:union:_hw_spi_m
hw_spi_s_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_spi_s_t;$/;"	t	typeref:union:_hw_spi_s
hw_spi_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_spi_t;$/;"	t	typeref:struct:_hw_spi
hw_tpm_cnsc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_tpm_cnsc_t;$/;"	t	typeref:union:_hw_tpm_cnsc
hw_tpm_cnt_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_tpm_cnt_t;$/;"	t	typeref:union:_hw_tpm_cnt
hw_tpm_cnv_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_tpm_cnv_t;$/;"	t	typeref:union:_hw_tpm_cnv
hw_tpm_conf_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_tpm_conf_t;$/;"	t	typeref:union:_hw_tpm_conf
hw_tpm_mod_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_tpm_mod_t;$/;"	t	typeref:union:_hw_tpm_mod
hw_tpm_sc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_tpm_sc_t;$/;"	t	typeref:union:_hw_tpm_sc
hw_tpm_status_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_tpm_status_t;$/;"	t	typeref:union:_hw_tpm_status
hw_tpm_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_tpm_t;$/;"	t	typeref:struct:_hw_tpm
hw_vref_sc_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_vref_sc_t;$/;"	t	typeref:union:_hw_vref_sc
hw_vref_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_vref_t;$/;"	t	typeref:struct:_hw_vref
hw_vref_trm_t	platform/CMSIS/Include/device/MKL03Z4/MKL03Z4_registers.h	/^} hw_vref_trm_t;$/;"	t	typeref:union:_hw_vref_trm
hwtimer_callback_t	platform/system/inc/fsl_hwtimer.h	/^typedef void (* hwtimer_callback_t)(void *p);$/;"	t
hwtimer_devif_deinit_t	platform/system/inc/fsl_hwtimer.h	/^typedef _hwtimer_error_code_t (*  hwtimer_devif_deinit_t)(hwtimer_t *hwtimer);$/;"	t
hwtimer_devif_get_time_t	platform/system/inc/fsl_hwtimer.h	/^typedef _hwtimer_error_code_t (*  hwtimer_devif_get_time_t)(hwtimer_t *hwtimer, hwtimer_time_t *time);$/;"	t
hwtimer_devif_init_t	platform/system/inc/fsl_hwtimer.h	/^typedef _hwtimer_error_code_t (*  hwtimer_devif_init_t)(hwtimer_t *hwtimer, uint32_t id, uint32_t isr_prior, void *data);$/;"	t
hwtimer_devif_ptr_t	platform/system/inc/fsl_hwtimer.h	/^} hwtimer_devif_t, * hwtimer_devif_ptr_t;$/;"	t	typeref:struct:Hwtimer_devif
hwtimer_devif_reset_t	platform/system/inc/fsl_hwtimer.h	/^typedef _hwtimer_error_code_t (*  hwtimer_devif_reset_t)(hwtimer_t *hwtimer);$/;"	t
hwtimer_devif_set_div_t	platform/system/inc/fsl_hwtimer.h	/^typedef _hwtimer_error_code_t (*  hwtimer_devif_set_div_t)(hwtimer_t *hwtimer, uint32_t divider);$/;"	t
hwtimer_devif_start_t	platform/system/inc/fsl_hwtimer.h	/^typedef _hwtimer_error_code_t (*  hwtimer_devif_start_t)(hwtimer_t *hwtimer);$/;"	t
hwtimer_devif_stop_t	platform/system/inc/fsl_hwtimer.h	/^typedef _hwtimer_error_code_t (*  hwtimer_devif_stop_t)(hwtimer_t *hwtimer);$/;"	t
hwtimer_devif_t	platform/system/inc/fsl_hwtimer.h	/^} hwtimer_devif_t, * hwtimer_devif_ptr_t;$/;"	t	typeref:struct:Hwtimer_devif
hwtimer_ptr_t	platform/system/inc/fsl_hwtimer.h	/^} hwtimer_t, * hwtimer_ptr_t;$/;"	t	typeref:struct:Hwtimer
hwtimer_t	platform/system/inc/fsl_hwtimer.h	/^} hwtimer_t, * hwtimer_ptr_t;$/;"	t	typeref:struct:Hwtimer
hwtimer_time_ptr_t	platform/system/inc/fsl_hwtimer.h	/^} hwtimer_time_t, * hwtimer_time_ptr_t;$/;"	t	typeref:struct:Hwtimer_time
hwtimer_time_t	platform/system/inc/fsl_hwtimer.h	/^} hwtimer_time_t, * hwtimer_time_ptr_t;$/;"	t	typeref:struct:Hwtimer_time
hystersisMode	platform/drivers/inc/fsl_cmp_driver.h	/^    cmp_hystersis_mode_t hystersisMode; \/*!< Set the hysteresis level. *\/$/;"	m	struct:CmpUserConfig
i2cGateTable	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^static sim_clock_gate_name_t i2cGateTable[] =$/;"	v	file:
i2cIdle	platform/drivers/inc/fsl_i2c_master_driver.h	/^    volatile bool i2cIdle;$/;"	m	struct:I2CMasterState
i2c_device_t	platform/drivers/inc/fsl_i2c_master_driver.h	/^} i2c_device_t;$/;"	t	typeref:struct:I2CDevice
i2c_direction_t	platform/hal/inc/fsl_i2c_hal.h	/^} i2c_direction_t;$/;"	t	typeref:enum:_i2c_direction
i2c_divider_table_entry_t	platform/hal/src/i2c/fsl_i2c_hal.c	/^} i2c_divider_table_entry_t;$/;"	t	typeref:struct:I2CDividerTableEntry	file:
i2c_master_state_t	platform/drivers/inc/fsl_i2c_master_driver.h	/^} i2c_master_state_t;$/;"	t	typeref:struct:I2CMasterState
i2c_slave_callback_t	platform/drivers/inc/fsl_i2c_slave_driver.h	/^typedef void (*i2c_slave_callback_t)(uint8_t instance,i2c_slave_event_t slaveEvent,void *userData);$/;"	t
i2c_slave_event_t	platform/drivers/inc/fsl_i2c_slave_driver.h	/^} i2c_slave_event_t;$/;"	t	typeref:enum:_i2c_slave_event
i2c_slave_state_t	platform/drivers/inc/fsl_i2c_slave_driver.h	/^} i2c_slave_state_t;$/;"	t	typeref:struct:I2CSlaveState
i2c_slave_user_config_t	platform/drivers/inc/fsl_i2c_slave_driver.h	/^}i2c_slave_user_config_t;$/;"	t	typeref:struct:I2CSlaveUserConfig
i2c_status_flag_t	platform/hal/inc/fsl_i2c_hal.h	/^} i2c_status_flag_t;$/;"	t	typeref:enum:_i2c_status_flag
i2c_status_t	platform/hal/inc/fsl_i2c_hal.h	/^} i2c_status_t;$/;"	t	typeref:enum:_i2c_status
icr	platform/hal/src/i2c/fsl_i2c_hal.c	/^    uint8_t icr;            \/*!< F register ICR value.*\/$/;"	m	struct:I2CDividerTableEntry	file:
id_filter	platform/hal/inc/fsl_flexcan_hal.h	/^    uint32_t *id_filter;    \/*!< Rx FIFO ID filter elements*\/$/;"	m	struct:FLEXCANIdTable
idleLineType	platform/hal/inc/fsl_lpuart_hal.h	/^    unsigned idleLineType : 1; \/*!< ILT, Idle bit count start: 0 - after start bit (default),$/;"	m	struct:LpuartIdleLineConfig
ieeeOctetsrxFrameOk	platform/hal/inc/fsl_enet_hal.h	/^    uint32_t ieeeOctetsrxFrameOk;   \/*!< Receive octets of received Frames ok*\/$/;"	m	struct:ENETMibRxStat
ieeeOctetstxFrameOk	platform/hal/inc/fsl_enet_hal.h	/^    uint32_t ieeeOctetstxFrameOk;  \/*!< Transmit octets of transmitted frames ok*\/$/;"	m	struct:ENETMibTxStat
ieeerxFrameCrcErr	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeerxFrameCrcErr;    \/*!< Receive Frames with crc error*\/$/;"	m	struct:ENETMibRxStat
ieeerxFrameDrop	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeerxFrameDrop;     \/*!< Receive Frames dropped*\/$/;"	m	struct:ENETMibRxStat
ieeerxFrameOk	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeerxFrameOk;      \/*!< Receive Frames ok*\/$/;"	m	struct:ENETMibRxStat
ieeetxFrameAlignErr	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFrameAlignErr;  \/*!< Receive Frames with align error*\/$/;"	m	struct:ENETMibRxStat
ieeetxFrameCarrSenseErr	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFrameCarrSenseErr;  \/*!< Transmit frames with carrier sense error*\/$/;"	m	struct:ENETMibTxStat
ieeetxFrameDelay	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFrameDelay;      \/*!< Transmit frames after deferral delay*\/$/;"	m	struct:ENETMibTxStat
ieeetxFrameLateCollison	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFrameLateCollison;  \/*!< Transmit frames with late collision*\/ $/;"	m	struct:ENETMibTxStat
ieeetxFrameMacErr	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFrameMacErr;     \/*!< Transmit frames with MAC error*\/$/;"	m	struct:ENETMibTxStat
ieeetxFrameMacErr	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFrameMacErr;  \/*!< Receive Frames with mac error*\/$/;"	m	struct:ENETMibRxStat
ieeetxFrameMultiCollison	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFrameMultiCollison;  \/*!< Transmit frames with multicast collision*\/$/;"	m	struct:ENETMibTxStat
ieeetxFrameOk	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFrameOk;          \/*!< Transmit frames ok*\/$/;"	m	struct:ENETMibTxStat
ieeetxFrameOneCollision	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFrameOneCollision;  \/*!< Transmit frames with single collision*\/$/;"	m	struct:ENETMibTxStat
ieeetxFramePause	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFramePause;   \/*!< Receive flow control pause frames*\/$/;"	m	struct:ENETMibRxStat
ieeetxFramePause	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFramePause; \/*!< Transmit flow control Pause frame*\/$/;"	m	struct:ENETMibTxStat
ieeetxFrmaeExcCollison	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t ieeetxFrmaeExcCollison;   \/*!< Transmit frames with excessive collision*\/$/;"	m	struct:ENETMibTxStat
ifftFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                  \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon25
ifftFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                  \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon26
ifftFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon21
ifftFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon22
ifftFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon23
ifftFlag	platform/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon24
ifftFlagR	platform/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlagR;                          \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon31
ifftFlagR	platform/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlagR;                          \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon32
ifftFlagR	platform/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlagR;                        \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon30
init	platform/system/inc/fsl_hwtimer.h	/^    hwtimer_devif_init_t             init;$/;"	m	struct:Hwtimer_devif
init_data_bss	platform/startup/startup.c	/^void init_data_bss(void)$/;"	f
initialise_monitor_handles	platform/utilities/src/syscalls.c	/^void initialise_monitor_handles()$/;"	f
inline	platform/osa/inc/fsl_os_abstraction.h	38;"	d
input_address	platform/composite/inc/fsl_soundcard.h	/^    uint8_t *input_address; \/*!< The input address *\/$/;"	m	struct:SoundcardState
input_capture_edge_mode	platform/hal/inc/fsl_ftm_hal.h	/^    ftm_input_capture_edge_mode_t  input_capture_edge_mode;$/;"	m	union:_ftm_edge_mode_t
input_curbuff	platform/composite/inc/fsl_soundcard.h	/^    uint8_t*   input_curbuff; \/*!< Buffer input address. *\/$/;"	m	struct:Audio_Buffer
input_index	platform/composite/inc/fsl_soundcard.h	/^    uint8_t    input_index; \/*!< Buffer input block index. *\/$/;"	m	struct:Audio_Buffer
instance	platform/composite/inc/fsl_soundcard.h	/^    uint32_t instance;$/;"	m	struct:AudioController
instance	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t instance;                              \/*!< Host instance index *\/$/;"	m	struct:SdhcHostDevice
instance	platform/utilities/src/fsl_debug_console.c	/^    uint8_t instance;               \/*<! Instance number indicator. *\/$/;"	m	struct:DebugConsoleState	file:
int16_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef signed short int16_t;$/;"	t
int32_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef signed long int32_t;$/;"	t
int8_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef signed char int8_t;$/;"	t
intEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool intEnable; \/*!< Enable internal ISR. *\/$/;"	m	struct:Adc16UserConfig
intEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool intEnable; \/*!< Enable trigger interrupt when the conversion is complete. *\/$/;"	m	struct:Adc16ChnConfig
intEnable	platform/drivers/inc/fsl_pdb_driver.h	/^    bool intEnable; \/*!< Switch to enable the PDB interrupt for counter reaches to the modulus. *\/$/;"	m	struct:PdbUserConfig
interrupt	platform/drivers/inc/fsl_gpio_driver.h	/^    port_interrupt_config_t interrupt;  \/*!< Select interrupt\/DMA request.*\/$/;"	m	struct:GpioInputPin
interruptEnable	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t interruptEnable:1; \/*!< WDOG interrupt configure, 1 means enable interrupt *\/$/;"	m	struct:_wdog_common_config::CommonConfig
interrupt_status_t	platform/system/inc/fsl_interrupt_manager.h	/^} interrupt_status_t;$/;"	t	typeref:enum:_interrupt_status_t
intervalValue	platform/drivers/inc/fsl_pdb_driver.h	/^    uint32_t intervalValue; $/;"	m	struct:PdbDacTriggerConfig
invertEnable	platform/drivers/inc/fsl_cmp_driver.h	/^    bool invertEnable; \/*!< Enable inverting the comparator's result. *\/$/;"	m	struct:CmpUserConfig
irclkEnable	platform/system/inc/fsl_clock_manager.h	/^    bool irclkEnable;              \/*!< MCGIRCLK enable.             *\/$/;"	m	struct:McgliteConfig
irclkEnable	platform/system/inc/fsl_clock_manager.h	/^    bool irclkEnable;            \/*!< MCGIRCLK enable.              *\/$/;"	m	struct:McgConfig
irclkEnableInStop	platform/system/inc/fsl_clock_manager.h	/^    bool irclkEnableInStop;        \/*!< MCGIRCLK enable in stop mode.*\/$/;"	m	struct:McgliteConfig
irclkEnableInStop	platform/system/inc/fsl_clock_manager.h	/^    bool irclkEnableInStop;      \/*!< MCGIRCLK enable in stop mode. *\/$/;"	m	struct:McgConfig
ircs	platform/system/inc/fsl_clock_manager.h	/^    mcg_internal_ref_clock_select_t ircs; \/*!< MCG_C2[IRCS].        *\/$/;"	m	struct:McgConfig
ircs	platform/system/inc/fsl_clock_manager.h	/^    mcglite_lirc_select_t ircs;    \/*!< MCG_C2[IRCS].         *\/$/;"	m	struct:McgliteConfig
irqEvent	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    event_t irqEvent;                    \/*!< Use to wait for ISR to complete its Tx, Rx business *\/$/;"	m	struct:I2CSlaveState
irqSync	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    semaphore_t irqSync;                 \/*!< Used to wait for ISR to complete its business.*\/$/;"	m	struct:DspiEdmaMasterState
irqSync	platform/drivers/inc/fsl_dspi_master_driver.h	/^    semaphore_t irqSync;                 \/*!< Used to wait for ISR to complete its business.*\/$/;"	m	struct:DspiMasterState
irqSync	platform/drivers/inc/fsl_i2c_master_driver.h	/^    semaphore_t irqSync;$/;"	m	struct:I2CMasterState
irqSync	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    semaphore_t irqSync;                    \/*!< Used to wait for ISR to complete its business.*\/$/;"	m	struct:SpiDmaMasterState
irqSync	platform/drivers/inc/fsl_spi_master_driver.h	/^    semaphore_t irqSync;                    \/*!< Used to wait for ISR to complete its business.*\/$/;"	m	struct:SPIMasterState
irqSync	platform/drivers/inc/fsl_tsi_driver.h	/^  semaphore_t                           irqSync;            \/**< Used to wait for ISR to complete its measure business. *\/$/;"	m	struct:TsiState
isBlocking	platform/drivers/inc/fsl_i2c_master_driver.h	/^    bool isBlocking;$/;"	m	struct:I2CMasterState
isBlockingMeasure	platform/drivers/inc/fsl_tsi_driver.h	/^  bool                                  isBlockingMeasure;  \/**< Used to internal indication of type of measurement. *\/$/;"	m	struct:TsiState
isChipSelectContinuous	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    bool isChipSelectContinuous;  \/*!< Option to enable the continuous assertion of chip select$/;"	m	struct:DspiEdmaMasterState
isChipSelectContinuous	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    bool isChipSelectContinuous;  \/*!< Option to enable the continuous assertion of chip select$/;"	m	struct:DspiEdmaMasterUserConfig
isChipSelectContinuous	platform/drivers/inc/fsl_dspi_master_driver.h	/^    bool isChipSelectContinuous;  \/*!< Option to enable the continuous assertion of chip select$/;"	m	struct:DspiMasterState
isChipSelectContinuous	platform/drivers/inc/fsl_dspi_master_driver.h	/^    bool isChipSelectContinuous;  \/*!< Option to enable the continuous assertion of chip select$/;"	m	struct:DspiMasterUserConfig
isChipSelectContinuous	platform/hal/inc/fsl_dspi_hal.h	/^    bool isChipSelectContinuous;  \/*!< Option to enable the continuous assertion of chip select$/;"	m	struct:DspiCommandDataConfig
isCountReloadOnTrig	platform/drivers/inc/fsl_tpm_driver.h	/^    bool isCountReloadOnTrig;  \/*!< True to reload counter on trigger, false means counter is not reloaded *\/$/;"	m	struct:TpmGeneralConfig
isDBGMode	platform/drivers/inc/fsl_tpm_driver.h	/^    bool isDBGMode;          \/*!< DBGMode behavioral, false to pause, true to continue run in DBG mode *\/$/;"	m	struct:TpmGeneralConfig
isDigitalFilterEnabled	platform/drivers/inc/fsl_gpio_driver.h	/^    bool isDigitalFilterEnabled;        \/*!< Enable or disable digital filter.*\/$/;"	m	struct:GpioInputPin
isEmpty	platform/osa/inc/fsl_os_abstraction_bm.h	/^    volatile bool          isEmpty;       \/*!< Whether queue is empty                   *\/$/;"	m	struct:MsgQueue
isEnabled	platform/hal/inc/fsl_dspi_hal.h	/^    bool isEnabled;                         \/*!< Set to true to enable the DSPI peripheral. *\/$/;"	m	struct:DspiSlaveConfig
isEndOfQueue	platform/hal/inc/fsl_dspi_hal.h	/^    bool isEndOfQueue;            \/*!< Signals that the current transfer is the last in the queue*\/$/;"	m	struct:DspiCommandDataConfig
isGlobalTimeBase	platform/drivers/inc/fsl_tpm_driver.h	/^    bool isGlobalTimeBase;   \/*!< If Global time base enabled, true to enable, false to disable *\/$/;"	m	struct:TpmGeneralConfig
isInUsed	platform/drivers/inc/fsl_cmp_driver.h	/^    bool isInUsed; \/* If the CMP instance is in use. All the CMP instances share$/;"	m	struct:CmpState
isInitialized	platform/drivers/inc/fsl_enet_driver.h	/^    bool isInitialized;       \/*!< Device initialized*\/$/;"	m	struct:ENETDevIf
isIntMasked	platform/drivers/inc/fsl_rnga_driver.h	/^   bool isIntMasked; \/*!< Mask the triggering of error interrupt *\/$/;"	m	struct:_rnga_user_config
isInterruptEnabled	platform/drivers/inc/fsl_lptmr_driver.h	/^    bool isInterruptEnabled;  \/*!< Timer interrupt 0-disable\/1-enable*\/$/;"	m	struct:LptmrUserConfig
isInterruptEnabled	platform/drivers/inc/fsl_pit_driver.h	/^    bool isInterruptEnabled;  \/*!< Timer interrupt 0-disable\/1-enable*\/$/;"	m	struct:PitUserConfig
isLocked	platform/osa/inc/fsl_os_abstraction_bm.h	/^    volatile bool    isLocked;   \/*!< Is the object locked or not                     *\/$/;"	m	struct:Mutex
isLoopEnabled	platform/hal/inc/fsl_enet_hal.h	/^    bool isLoopEnabled;           \/*!< MII loop mode*\/$/;"	m	struct:ENETConfigRMII
isOpenDrainEnabled	platform/drivers/inc/fsl_gpio_driver.h	/^    bool isOpenDrainEnabled;            \/*!< Enable or disable open drain.*\/$/;"	m	struct:GpioOutputPin
isPassiveFilterEnabled	platform/drivers/inc/fsl_gpio_driver.h	/^    bool isPassiveFilterEnabled;        \/*!< Enable or disable passive filter.*\/$/;"	m	struct:GpioInputPin
isPullEnable	platform/drivers/inc/fsl_gpio_driver.h	/^    bool isPullEnable;                  \/*!< Enable or disable pull. *\/$/;"	m	struct:GpioInputPin
isRequesting	platform/drivers/inc/fsl_i2c_master_driver.h	/^    bool isRequesting;$/;"	m	struct:I2CMasterState
isRxBdFull	platform/drivers/inc/fsl_enet_driver.h	/^    bool  isRxBdFull;         \/*!< Receive buffer descriptor full*\/$/;"	m	struct:ENETBuffDescripContext
isRxBlocking	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    bool isRxBlocking;                   \/*!< True if receive is blocking transaction. *\/$/;"	m	struct:I2CSlaveState
isRxBlocking	platform/drivers/inc/fsl_lpsci_driver.h	/^    volatile bool isRxBlocking;    \/*!< True if receive is blocking transaction. *\/$/;"	m	struct:LpsciState
isRxBlocking	platform/drivers/inc/fsl_lpuart_driver.h	/^    volatile bool isRxBlocking;      \/*!< True if receive is blocking transaction. *\/$/;"	m	struct:LpuartState
isRxBlocking	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    volatile bool isRxBlocking; \/*!< True if receive is blocking transaction. *\/$/;"	m	struct:LpuartEdmaState
isRxBlocking	platform/drivers/inc/fsl_uart_driver.h	/^    volatile bool isRxBlocking;    \/*!< True if receive is blocking transaction. *\/$/;"	m	struct:UartState
isRxBlocking	platform/drivers/inc/fsl_uart_edma_driver.h	/^    volatile bool isRxBlocking; \/*!< True if receive is blocking transaction. *\/$/;"	m	struct:UartEdmaState
isRxBusy	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    bool isRxBusy;                       \/*!< True if the driver is receiving data.*\/$/;"	m	struct:I2CSlaveState
isRxBusy	platform/drivers/inc/fsl_lpsci_driver.h	/^    volatile bool isRxBusy;        \/*!< True if there is an active receive. *\/$/;"	m	struct:LpsciState
isRxBusy	platform/drivers/inc/fsl_lpuart_driver.h	/^    volatile bool isRxBusy;          \/*!< True if there is an active receive.*\/$/;"	m	struct:LpuartState
isRxBusy	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    volatile bool isRxBusy;     \/*!< True if there is an active receive. *\/$/;"	m	struct:LpuartEdmaState
isRxBusy	platform/drivers/inc/fsl_uart_driver.h	/^    volatile bool isRxBusy;        \/*!< True if there is an active receive. *\/$/;"	m	struct:UartState
isRxBusy	platform/drivers/inc/fsl_uart_edma_driver.h	/^    volatile bool isRxBusy;     \/*!< True if there is an active receive. *\/$/;"	m	struct:UartEdmaState
isRxCrcFwdEnable	platform/drivers/inc/fsl_enet_driver.h	/^    bool isRxCrcFwdEnable;      \/*!< Receive CRC forward*\/$/;"	m	struct:ENETDevIf
isRxFifoDisabled	platform/hal/inc/fsl_dspi_hal.h	/^    bool isRxFifoDisabled;                    \/*!< Disable(1) or Enable(0) Rx FIFO *\/$/;"	m	struct:DspiSlaveConfig
isRxOnTxDisabled	platform/hal/inc/fsl_enet_hal.h	/^    bool isRxOnTxDisabled;        \/*!< Disable rx and tx*\/$/;"	m	struct:ENETConfigRMII
isSckContinuous	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    bool isSckContinuous;                  \/*!< Disable or Enable continuous SCK operation*\/$/;"	m	struct:DspiEdmaMasterUserConfig
isSckContinuous	platform/drivers/inc/fsl_dspi_master_driver.h	/^    bool isSckContinuous;                  \/*!< Disable or Enable continuous SCK operation*\/$/;"	m	struct:DspiMasterUserConfig
isSlaveEnabled	platform/hal/inc/fsl_enet_hal.h	/^    bool isSlaveEnabled;        \/*!< Master or slave PTP timer*\/$/;"	m	struct:ENETConfigPtpTimer
isSlaveMode	platform/hal/inc/fsl_enet_hal.h	/^    bool isSlaveMode;      \/*!< PTP 1588 timer configuration*\/$/;"	m	struct:ENETMacConfig
isStopCountOnOveflow	platform/drivers/inc/fsl_tpm_driver.h	/^    bool isStopCountOnOveflow; \/*!< True to stop counter after overflow, false to continue running *\/$/;"	m	struct:TpmGeneralConfig
isStoreForwardEnabled	platform/hal/inc/fsl_enet_hal.h	/^    bool isStoreForwardEnabled;   \/*!< Transmit FIFO store and forward *\/$/;"	m	struct:ENETConfigTxFifo
isSync	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    bool isSync;                                \/*!< Indicates the function call is sync or async *\/$/;"	m	struct:DSPIEdmaSlaveState
isSync	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    bool isSync;                                \/*!< Indicates the function call is sync or async *\/$/;"	m	struct:DSPISlaveState
isSync	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    bool isSync;                                \/*!< Indicates the function call is sync or async *\/$/;"	m	struct:SPIDmaSlaveState
isSync	platform/drivers/inc/fsl_spi_slave_driver.h	/^    bool isSync;                                \/*!< Indicates the function call is sync or async *\/$/;"	m	struct:SPISlaveState
isTimerChained	platform/drivers/inc/fsl_pit_driver.h	/^    bool isTimerChained;      \/*!< Chained with previous timer, 0-not\/1-chained*\/$/;"	m	struct:PitUserConfig
isTransferBlocking	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    volatile bool isTransferBlocking;    \/*!< True if transfer is a blocking transaction. *\/$/;"	m	struct:DspiEdmaMasterState
isTransferBlocking	platform/drivers/inc/fsl_dspi_master_driver.h	/^    volatile bool isTransferBlocking;    \/*!< True if transfer is a blocking transaction. *\/$/;"	m	struct:DspiMasterState
isTransferBlocking	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    volatile bool isTransferBlocking;    \/*!< True if transfer is a blocking transaction. *\/$/;"	m	struct:SpiDmaMasterState
isTransferBlocking	platform/drivers/inc/fsl_spi_master_driver.h	/^    volatile bool isTransferBlocking;    \/*!< True if transfer is a blocking transaction. *\/$/;"	m	struct:SPIMasterState
isTransferInProgress	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    volatile bool isTransferInProgress;             \/*!< True if there is an active transfer.*\/$/;"	m	struct:DspiEdmaMasterState
isTransferInProgress	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    volatile bool isTransferInProgress;         \/*!< True if there is an active transfer.*\/$/;"	m	struct:DSPIEdmaSlaveState
isTransferInProgress	platform/drivers/inc/fsl_dspi_master_driver.h	/^    volatile bool isTransferInProgress;             \/*!< True if there is an active transfer.*\/$/;"	m	struct:DspiMasterState
isTransferInProgress	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    volatile bool isTransferInProgress;         \/*!< True if there is an active transfer.*\/$/;"	m	struct:DSPISlaveState
isTransferInProgress	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    volatile bool isTransferInProgress;     \/*!< True if there is an active transfer.*\/$/;"	m	struct:SpiDmaMasterState
isTransferInProgress	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    volatile bool isTransferInProgress;         \/*!< True if there is an active transfer.*\/$/;"	m	struct:SPIDmaSlaveState
isTransferInProgress	platform/drivers/inc/fsl_spi_master_driver.h	/^    volatile bool isTransferInProgress;     \/*!< True if there is an active transfer.*\/$/;"	m	struct:SPIMasterState
isTransferInProgress	platform/drivers/inc/fsl_spi_slave_driver.h	/^    volatile bool isTransferInProgress;         \/*!< True if there is an active transfer.*\/$/;"	m	struct:SPISlaveState
isTriggerMode	platform/drivers/inc/fsl_tpm_driver.h	/^    bool isTriggerMode;      \/*!< If Trigger mode enabled, true to enable, false to disable*\/$/;"	m	struct:TpmGeneralConfig
isTxBdFull	platform/drivers/inc/fsl_enet_driver.h	/^    bool  isTxBdFull;         \/*!< Transmit buffer descriptor full*\/$/;"	m	struct:ENETBuffDescripContext
isTxBlocking	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    bool isTxBlocking;                   \/*!< True if transmit is blocking transaction. *\/$/;"	m	struct:I2CSlaveState
isTxBlocking	platform/drivers/inc/fsl_lpsci_driver.h	/^    volatile bool isTxBlocking;    \/*!< True if transmit is blocking transaction. *\/$/;"	m	struct:LpsciState
isTxBlocking	platform/drivers/inc/fsl_lpuart_driver.h	/^    volatile bool isTxBlocking;      \/*!< True if transmit is blocking transaction. *\/$/;"	m	struct:LpuartState
isTxBlocking	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    volatile bool isTxBlocking; \/*!< True if transmit is blocking transaction. *\/$/;"	m	struct:LpuartEdmaState
isTxBlocking	platform/drivers/inc/fsl_uart_driver.h	/^    volatile bool isTxBlocking;    \/*!< True if transmit is blocking transaction. *\/$/;"	m	struct:UartState
isTxBlocking	platform/drivers/inc/fsl_uart_edma_driver.h	/^    volatile bool isTxBlocking; \/*!< True if transmit is blocking transaction. *\/$/;"	m	struct:UartEdmaState
isTxBusy	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    bool isTxBusy;                       \/*!< True if the driver is sending data.*\/$/;"	m	struct:I2CSlaveState
isTxBusy	platform/drivers/inc/fsl_lpsci_driver.h	/^    volatile bool isTxBusy;        \/*!< True if there is an active transmit. *\/$/;"	m	struct:LpsciState
isTxBusy	platform/drivers/inc/fsl_lpuart_driver.h	/^    volatile bool isTxBusy;          \/*!< True if there is an active transmit.*\/$/;"	m	struct:LpuartState
isTxBusy	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    volatile bool isTxBusy;     \/*!< True if there is an active transmit. *\/$/;"	m	struct:LpuartEdmaState
isTxBusy	platform/drivers/inc/fsl_uart_driver.h	/^    volatile bool isTxBusy;        \/*!< True if there is an active transmit. *\/$/;"	m	struct:UartState
isTxBusy	platform/drivers/inc/fsl_uart_edma_driver.h	/^    volatile bool isTxBusy;     \/*!< True if there is an active transmit. *\/$/;"	m	struct:UartEdmaState
isTxCrcEnable	platform/drivers/inc/fsl_enet_driver.h	/^    bool isTxCrcEnable;         \/*!< Transmit CRC enable in buffer descriptor*\/$/;"	m	struct:ENETDevIf
isTxFifoDisabled	platform/hal/inc/fsl_dspi_hal.h	/^    bool isTxFifoDisabled;                    \/*!< Disable(1) or Enable(0) Tx FIFO *\/$/;"	m	struct:DspiSlaveConfig
isVlanTagEnabled	platform/drivers/inc/fsl_enet_driver.h	/^    bool isVlanTagEnabled;   \/*!< ENET VLAN-TAG frames enabled*\/$/;"	m	struct:ENETDevIf
isWaiting	platform/osa/inc/fsl_os_abstraction_bm.h	/^    volatile bool             isWaiting;   \/*!< Is any task waiting for a timeout on this event  *\/$/;"	m	struct:Event
isWaiting	platform/osa/inc/fsl_os_abstraction_bm.h	/^    volatile bool    isWaiting;  \/*!< Is any task waiting for a timeout on this mutex *\/$/;"	m	struct:Mutex
isWaiting	platform/osa/inc/fsl_os_abstraction_bm.h	/^    volatile bool    isWaiting;  \/*!< Is any task waiting for a timeout on this object *\/$/;"	m	struct:Semaphore
isWriteProtection	platform/drivers/inc/fsl_ftm_driver.h	/^    bool isWriteProtection; \/*!< true: enable write protection, false: write protection is disabled *\/$/;"	m	struct:FtmUserConfig
is_extended_mb	platform/hal/inc/fsl_flexcan_hal.h	/^    bool is_extended_mb;    \/*!< Extended frame*\/$/;"	m	struct:FLEXCANIdTable
is_remote_mb	platform/hal/inc/fsl_flexcan_hal.h	/^    bool is_remote_mb;      \/*!< Remote frame*\/$/;"	m	struct:FLEXCANIdTable
is_rx_fifo_needed	platform/drivers/inc/fsl_flexcan_driver.h	/^    bool is_rx_fifo_needed;                         \/*!< 1 if needed; 0 if not*\/$/;"	m	struct:FLEXCANUserConfig
kAdcCalibrationActiveFlag	platform/drivers/inc/fsl_adc16_driver.h	/^    kAdcCalibrationActiveFlag = 2U, \/*!< Indicates if the calibration is activated.*\/$/;"	e	enum:_adc16_flag_t
kAdcCalibrationFailedFlag	platform/drivers/inc/fsl_adc16_driver.h	/^    kAdcCalibrationFailedFlag = 1U, \/*!< Indicates if the calibration failed. *\/$/;"	e	enum:_adc16_flag_t
kAdcChnConvCompleteFlag	platform/drivers/inc/fsl_adc16_driver.h	/^    kAdcChnConvCompleteFlag = 3U \/*!< Indicates if the channel group A is ready.*\/$/;"	e	enum:_adc16_flag_t
kAdcChnMuxOfA	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcChnMuxOfA = 0U, \/*!< For channel with channel mux a. *\/$/;"	e	enum:_adc16_chn_mux_mode
kAdcChnMuxOfB	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcChnMuxOfB = 1U, \/*!< For channel with channel mux b. *\/$/;"	e	enum:_adc16_chn_mux_mode
kAdcChnMuxOfDefault	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcChnMuxOfDefault = kAdcChnMuxOfA \/*!< For channel without any channel mux identifier. *\/$/;"	e	enum:_adc16_chn_mux_mode
kAdcClkDividerInputOf1	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcClkDividerInputOf1 = 0U, \/*!< For divider 1 from the input clock to ADC. *\/$/;"	e	enum:_adc16_clk_divider_mode
kAdcClkDividerInputOf2	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcClkDividerInputOf2 = 1U, \/*!< For divider 2 from the input clock to ADC. *\/$/;"	e	enum:_adc16_clk_divider_mode
kAdcClkDividerInputOf4	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcClkDividerInputOf4 = 2U, \/*!< For divider 4 from the input clock to ADC. *\/$/;"	e	enum:_adc16_clk_divider_mode
kAdcClkDividerInputOf8	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcClkDividerInputOf8 = 3U  \/*!< For divider 8 from the input clock to ADC. *\/$/;"	e	enum:_adc16_clk_divider_mode
kAdcClkSrcOfAltClk	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcClkSrcOfAltClk = 2U, \/*!< For input as alternate clock (ALTCLK). *\/$/;"	e	enum:_adc16_clk_src_mode
kAdcClkSrcOfAsynClk	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcClkSrcOfAsynClk = 3U \/*!< For input as asynchronous clock (ADACK). *\/$/;"	e	enum:_adc16_clk_src_mode
kAdcClkSrcOfBusClk	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcClkSrcOfBusClk = 0U, \/*!< For input as bus clock. *\/$/;"	e	enum:_adc16_clk_src_mode
kAdcClkSrcOfBusOrAltClk2	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcClkSrcOfBusOrAltClk2 = 1U, \/*!< For input as bus clock \/2 or AltClk2. *\/$/;"	e	enum:_adc16_clk_src_mode
kAdcConvActiveFlag	platform/drivers/inc/fsl_adc16_driver.h	/^    kAdcConvActiveFlag = 0U, \/*!< Indicates if a conversion or hardware averaging is in progress. *\/$/;"	e	enum:_adc16_flag_t
kAdcHwAverageCountOf16	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcHwAverageCountOf16 = 2U, \/*!< For hardware average with 16 samples. *\/$/;"	e	enum:_adc16_hw_average_count_mode
kAdcHwAverageCountOf32	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcHwAverageCountOf32 = 3U \/*!< For hardware average with 32 samples. *\/$/;"	e	enum:_adc16_hw_average_count_mode
kAdcHwAverageCountOf4	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcHwAverageCountOf4 = 0U, \/*!< For hardware average with 4 samples. *\/$/;"	e	enum:_adc16_hw_average_count_mode
kAdcHwAverageCountOf8	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcHwAverageCountOf8 = 1U, \/*!< For hardware average with 8 samples. *\/$/;"	e	enum:_adc16_hw_average_count_mode
kAdcHwCmpRangeModeOf1	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcHwCmpRangeModeOf1 = 0U, \/*!< For selection mode 1. *\/$/;"	e	enum:_adc16_hw_cmp_range_mode
kAdcHwCmpRangeModeOf2	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcHwCmpRangeModeOf2 = 1U, \/*!< For selection mode 2. *\/$/;"	e	enum:_adc16_hw_cmp_range_mode
kAdcHwCmpRangeModeOf3	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcHwCmpRangeModeOf3 = 2U, \/*!< For selection mode 3. *\/$/;"	e	enum:_adc16_hw_cmp_range_mode
kAdcHwCmpRangeModeOf4	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcHwCmpRangeModeOf4 = 3U  \/*!< For selection mode 4. *\/$/;"	e	enum:_adc16_hw_cmp_range_mode
kAdcLongSampleCycleOf10	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcLongSampleCycleOf10 = 2U, \/*!< 6 extra ADCK cycles, 10 ADCK cycles total. *\/$/;"	e	enum:_adc16_long_sample_cycle_mode
kAdcLongSampleCycleOf16	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcLongSampleCycleOf16 = 1U, \/*!< 12 extra ADCK cycles, 16 ADCK cycles total. *\/$/;"	e	enum:_adc16_long_sample_cycle_mode
kAdcLongSampleCycleOf24	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcLongSampleCycleOf24 = 0U, \/*!< 20 extra ADCK cycles, 24 ADCK cycles total. *\/$/;"	e	enum:_adc16_long_sample_cycle_mode
kAdcLongSampleCycleOf4	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcLongSampleCycleOf4 = 3U \/*!< 2 extra ADCK cycles, 6 ADCK cycles total. *\/$/;"	e	enum:_adc16_long_sample_cycle_mode
kAdcPgaGainValueOf1	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcPgaGainValueOf1 = 0U, \/*!< For amplifier gain of 1.*\/$/;"	e	enum:_adc16_pga_gain_mode
kAdcPgaGainValueOf16	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcPgaGainValueOf16 = 4U, \/*!< For amplifier gain of 16.*\/$/;"	e	enum:_adc16_pga_gain_mode
kAdcPgaGainValueOf2	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcPgaGainValueOf2 = 1U, \/*!< For amplifier gain of 2.*\/$/;"	e	enum:_adc16_pga_gain_mode
kAdcPgaGainValueOf32	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcPgaGainValueOf32 = 5U, \/*!< For amplifier gain of 32.*\/$/;"	e	enum:_adc16_pga_gain_mode
kAdcPgaGainValueOf4	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcPgaGainValueOf4 = 2U, \/*!< For amplifier gain of 4.*\/$/;"	e	enum:_adc16_pga_gain_mode
kAdcPgaGainValueOf64	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcPgaGainValueOf64 = 6U  \/*!< For amplifier gain of 64.*\/$/;"	e	enum:_adc16_pga_gain_mode
kAdcPgaGainValueOf8	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcPgaGainValueOf8 = 3U, \/*!< For amplifier gain of 8.*\/$/;"	e	enum:_adc16_pga_gain_mode
kAdcRefVoltSrcOfValt	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcRefVoltSrcOfValt = 1U \/*!< For alternate reference pair of ValtH and ValtL.*\/$/;"	e	enum:_adc16_ref_volt_src_mode
kAdcRefVoltSrcOfVref	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcRefVoltSrcOfVref = 0U, \/*!< For external pins pair of VrefH and VrefL. *\/$/;"	e	enum:_adc16_ref_volt_src_mode
kAdcResolutionBitOf10or11	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcResolutionBitOf10or11 = 2U,$/;"	e	enum:_adc16_resolution_mode
kAdcResolutionBitOf12or13	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcResolutionBitOf12or13 = 1U,$/;"	e	enum:_adc16_resolution_mode
kAdcResolutionBitOf16	platform/hal/inc/fsl_adc16_hal.h	/^    , kAdcResolutionBitOf16 = 3U,$/;"	e	enum:_adc16_resolution_mode
kAdcResolutionBitOf8or9	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcResolutionBitOf8or9 = 0U,$/;"	e	enum:_adc16_resolution_mode
kAdcResolutionBitOfDiffModeAs11	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcResolutionBitOfDiffModeAs11 = kAdcResolutionBitOf10or11 \/*!< 11-bit for differential sample. *\/$/;"	e	enum:_adc16_resolution_mode
kAdcResolutionBitOfDiffModeAs13	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcResolutionBitOfDiffModeAs13 = kAdcResolutionBitOf12or13, \/*!< 13-bit for differential sample. *\/$/;"	e	enum:_adc16_resolution_mode
kAdcResolutionBitOfDiffModeAs16	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcResolutionBitOfDiffModeAs16 = kAdcResolutionBitOf16 \/*!< 16-bit for differential sample. *\/$/;"	e	enum:_adc16_resolution_mode
kAdcResolutionBitOfDiffModeAs9	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcResolutionBitOfDiffModeAs9 = kAdcResolutionBitOf8or9, \/*!< 9-bit for differential sample. *\/$/;"	e	enum:_adc16_resolution_mode
kAdcResolutionBitOfSingleEndAs10	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcResolutionBitOfSingleEndAs10 = kAdcResolutionBitOf10or11, \/*!< 10-bit for single end sample. *\/$/;"	e	enum:_adc16_resolution_mode
kAdcResolutionBitOfSingleEndAs12	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcResolutionBitOfSingleEndAs12 = kAdcResolutionBitOf12or13, \/*!< 12-bit for single end sample. *\/$/;"	e	enum:_adc16_resolution_mode
kAdcResolutionBitOfSingleEndAs16	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcResolutionBitOfSingleEndAs16 = kAdcResolutionBitOf16, \/*!< 16-bit for single end sample. *\/$/;"	e	enum:_adc16_resolution_mode
kAdcResolutionBitOfSingleEndAs8	platform/hal/inc/fsl_adc16_hal.h	/^    kAdcResolutionBitOfSingleEndAs8 = kAdcResolutionBitOf8or9, \/*!< 8-bit for single end sample. *\/$/;"	e	enum:_adc16_resolution_mode
kAllSendCid	platform/drivers/inc/fsl_sdmmc_card.h	/^    kAllSendCid = 2,                \/*!< bcr                      R2 *\/$/;"	e	enum:_sdmmc_cmd_t
kAllowHsrun	platform/hal/inc/fsl_smc_hal.h	/^    kAllowHsrun,                    \/*!< Allow High Speed Run mode*\/$/;"	e	enum:_power_modes_protect
kAllowLls	platform/hal/inc/fsl_smc_hal.h	/^    kAllowLls,                      \/*!< Allow Low-Leakage Stop Mode*\/$/;"	e	enum:_power_modes_protect
kAllowMax	platform/hal/inc/fsl_smc_hal.h	/^    kAllowMax$/;"	e	enum:_power_modes_protect
kAllowVlls	platform/hal/inc/fsl_smc_hal.h	/^    kAllowVlls,                     \/*!< Allow Very-Low-Leakage Stop Mode*\/$/;"	e	enum:_power_modes_protect
kAllowVlp	platform/hal/inc/fsl_smc_hal.h	/^    kAllowVlp,                      \/*!< Allow Very-Low-Power Modes*\/$/;"	e	enum:_power_modes_protect
kAppCmd	platform/drivers/inc/fsl_sdmmc_card.h	/^    kAppCmd = 55,                   \/*!< ac       [31:16] RCA     R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kBusClock	platform/system/inc/fsl_clock_manager.h	/^   kBusClock,                       \/*!< Bus clock *\/$/;"	e	enum:_clock_names
kCAdcChnSelBoth	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcChnSelBoth = 2U \/*!< Select both of them in differential mode..**\/$/;"	e	enum:_cadc_chn_sel_mode
kCAdcChnSelN	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcChnSelN = 0U, \/*!< Select negative side channel. *\/$/;"	e	enum:_cadc_chn_sel_mode
kCAdcChnSelP	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcChnSelP = 1U, \/*!< Select positive side channel. *\/$/;"	e	enum:_cadc_chn_sel_mode
kCAdcConvA	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcConvA = 0U,\/*!< ID for ADC converter A. *\/$/;"	e	enum:_cadc_conv_id
kCAdcConvB	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcConvB = 1U \/*!< ID for ADC converter B. *\/$/;"	e	enum:_cadc_conv_id
kCAdcConvClkLimitBy12_5MHz	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcConvClkLimitBy12_5MHz  = 1U, \/*!< Conversion clock frequency <= 12.5 MHz;$/;"	e	enum:_cadc_conv_speed_mode
kCAdcConvClkLimitBy18_75MHz	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcConvClkLimitBy18_75MHz = 2U, \/*!< Conversion clock frequency <= 18.75 MHz;$/;"	e	enum:_cadc_conv_speed_mode
kCAdcConvClkLimitBy25MHz	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcConvClkLimitBy25MHz    = 3U  \/*!< Conversion clock frequency <= 25 MHz;$/;"	e	enum:_cadc_conv_speed_mode
kCAdcConvClkLimitBy6_25MHz	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcConvClkLimitBy6_25MHz  = 0U, \/*!< Conversion clock frequency <= 6.25 MHz;$/;"	e	enum:_cadc_conv_speed_mode
kCAdcConvEndOfScanInt	platform/drivers/inc/fsl_cadc_driver.h	/^    kCAdcConvEndOfScanInt = 1U, \/*!< End of scan interrupt. *\/$/;"	e	enum:_cadc_flag
kCAdcConvInProgress	platform/drivers/inc/fsl_cadc_driver.h	/^    kCAdcConvInProgress = 0U,   \/*!< Conversion in progress for each converter. *\/$/;"	e	enum:_cadc_flag
kCAdcConvPowerUp	platform/drivers/inc/fsl_cadc_driver.h	/^    kCAdcConvPowerUp = 2U,      \/*!< The converter is powered up. *\/$/;"	e	enum:_cadc_flag
kCAdcDiffChnANA0_1	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcDiffChnANA0_1 = 0U, \/*!< ConvA's Chn 0 & 1. *\/$/;"	e	enum:_cadc_diff_chn_mode
kCAdcDiffChnANA2_3	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcDiffChnANA2_3 = 1U, \/*!< ConvA's Chn 2 & 3. *\/$/;"	e	enum:_cadc_diff_chn_mode
kCAdcDiffChnANA4_5	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcDiffChnANA4_5 = 2U, \/*!< ConvA's Chn 4 & 5. *\/$/;"	e	enum:_cadc_diff_chn_mode
kCAdcDiffChnANA6_7	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcDiffChnANA6_7 = 3U, \/*!< ConvA's Chn 6 & 7. *\/$/;"	e	enum:_cadc_diff_chn_mode
kCAdcDiffChnANB0_1	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcDiffChnANB0_1 = 4U, \/*!< ConvB's Chn 0 & 1. *\/$/;"	e	enum:_cadc_diff_chn_mode
kCAdcDiffChnANB2_3	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcDiffChnANB2_3 = 5U, \/*!< ConvB's Chn 2 & 3. *\/$/;"	e	enum:_cadc_diff_chn_mode
kCAdcDiffChnANB4_5	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcDiffChnANB4_5 = 6U, \/*!< ConvB's Chn 4 & 5. *\/$/;"	e	enum:_cadc_diff_chn_mode
kCAdcDiffChnANB6_7	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcDiffChnANB6_7 = 7U  \/*!< ConvB's Chn 6 & 7. *\/$/;"	e	enum:_cadc_diff_chn_mode
kCAdcDmaTriggeredByConvReady	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcDmaTriggeredByConvReady = 1U  \/*!< DMA trigger source is RDY status. *\/$/;"	e	enum:_cadc_dma_trigger_scr_mode
kCAdcDmaTriggeredByEndOfScan	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcDmaTriggeredByEndOfScan = 0U, \/*!< DMA trigger source is end of scan interrupt. *\/$/;"	e	enum:_cadc_dma_trigger_scr_mode
kCAdcHighLimitInt	platform/drivers/inc/fsl_cadc_driver.h	/^    kCAdcHighLimitInt = 5U,     \/*!< High limit interrupt. *\/$/;"	e	enum:_cadc_flag
kCAdcLowLimitInt	platform/drivers/inc/fsl_cadc_driver.h	/^    kCAdcLowLimitInt = 4U,      \/*!< Low limit interrupt. *\/$/;"	e	enum:_cadc_flag
kCAdcSGainBy1	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcSGainBy1 = 0U, \/*!< x1 amplification. *\/$/;"	e	enum:_cadc_gain_mode
kCAdcSGainBy2	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcSGainBy2 = 1U, \/*!< x2 amplification. *\/$/;"	e	enum:_cadc_gain_mode
kCAdcSGainBy4	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcSGainBy4 = 2U  \/*!< x4 amplification. *\/$/;"	e	enum:_cadc_gain_mode
kCAdcScanLoopParallel	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcScanLoopParallel        = 3U, \/*!< Loop parallel. *\/$/;"	e	enum:_cadc_scan_mode
kCAdcScanLoopSequential	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcScanLoopSequential      = 2U, \/*!< Loop sequential. *\/$/;"	e	enum:_cadc_scan_mode
kCAdcScanOnceParallel	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcScanOnceParallel        = 1U, \/*!< Once parallel. *\/$/;"	e	enum:_cadc_scan_mode
kCAdcScanOnceSequential	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcScanOnceSequential      = 0U, \/*!< Once (single) sequential. *\/$/;"	e	enum:_cadc_scan_mode
kCAdcScanTriggeredParalled	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcScanTriggeredParalled   = 5U  \/*!< Triggered parallel (default). *\/$/;"	e	enum:_cadc_scan_mode
kCAdcScanTriggeredSequential	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcScanTriggeredSequential = 4U, \/*!< Triggered sequential. *\/$/;"	e	enum:_cadc_scan_mode
kCAdcSlotCrossingEvent	platform/drivers/inc/fsl_cadc_driver.h	/^    kCAdcSlotCrossingEvent = 9U     \/*!< Zero crossing event for each slot. *\/$/;"	e	enum:_cadc_flag
kCAdcSlotHighLimitEvent	platform/drivers/inc/fsl_cadc_driver.h	/^    kCAdcSlotHighLimitEvent = 8U,   \/*!< High limit event for each slot. *\/$/;"	e	enum:_cadc_flag
kCAdcSlotLowLimitEvent	platform/drivers/inc/fsl_cadc_driver.h	/^    kCAdcSlotLowLimitEvent = 7U,    \/*!< Low limit event for each slot. *\/$/;"	e	enum:_cadc_flag
kCAdcSlotReady	platform/drivers/inc/fsl_cadc_driver.h	/^    kCAdcSlotReady = 6U,            \/*!< Sample is ready to be read. *\/$/;"	e	enum:_cadc_flag
kCAdcZeroCrossingAtBothEdge	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcZeroCrossingAtBothEdge     = 3U  \/*!< Enable for any sign change. *\/$/;"	e	enum:_cadc_zero_crossing_mode
kCAdcZeroCrossingAtFallingEdge	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcZeroCrossingAtFallingEdge  = 2U, \/*!< Enable for negative to positive sign change. *\/$/;"	e	enum:_cadc_zero_crossing_mode
kCAdcZeroCrossingAtRisingEdge	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcZeroCrossingAtRisingEdge   = 1U, \/*!< Enable for positive to negative sign change. *\/$/;"	e	enum:_cadc_zero_crossing_mode
kCAdcZeroCrossingDisable	platform/hal/inc/fsl_cadc_hal.h	/^    kCAdcZeroCrossingDisable        = 0U, \/*!< Zero crossing detection disabled. *\/$/;"	e	enum:_cadc_zero_crossing_mode
kCAdcZeroCrossingInt	platform/drivers/inc/fsl_cadc_driver.h	/^    kCAdcZeroCrossingInt = 3U,  \/*!< Zero crossing interrupt. *\/$/;"	e	enum:_cadc_flag
kCardTypeMmc	platform/drivers/inc/fsl_sdmmc_card.h	/^    kCardTypeMmc,                   \/*!< MMC card type *\/$/;"	e	enum:_sdcard_type
kCardTypeSd	platform/drivers/inc/fsl_sdmmc_card.h	/^    kCardTypeSd,                    \/*!< SD card type *\/$/;"	e	enum:_sdcard_type
kCardTypeSdio	platform/drivers/inc/fsl_sdmmc_card.h	/^    kCardTypeSdio,                  \/*!< SDIO card type *\/$/;"	e	enum:_sdcard_type
kCardTypeUnknown	platform/drivers/inc/fsl_sdmmc_card.h	/^    kCardTypeUnknown = 1,           \/*!< Unknown card type *\/$/;"	e	enum:_sdcard_type
kClockClkoutSelFlashClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockClkoutSelFlashClk  = 2U,  \/*!< Flash clock    *\/$/;"	e	enum:_clock_clkout_src
kClockClkoutSelIrc48M	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockClkoutSelIrc48M    = 7U   \/*!< IRC48M clock *\/$/;"	e	enum:_clock_clkout_src
kClockClkoutSelLpoClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockClkoutSelLpoClk    = 3U,  \/*!< LPO clock      *\/$/;"	e	enum:_clock_clkout_src
kClockClkoutSelMcgIrClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockClkoutSelMcgIrClk  = 4U,  \/*!< MCG out clock  *\/$/;"	e	enum:_clock_clkout_src
kClockClkoutSelOsc0erClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockClkoutSelOsc0erClk = 6U,  \/*!< OSCER clock *\/$/;"	e	enum:_clock_clkout_src
kClockCopSrcBusClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockCopSrcBusClk							 \/*!< BUS clock 	  *\/$/;"	e	enum:_clock_cop_src
kClockCopSrcLpoClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockCopSrcLpoClk,							 \/*!< LPO clock,1K HZ.*\/$/;"	e	enum:_clock_cop_src
kClockCopSrcMcgIrClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockCopSrcMcgIrClk, 						 \/*!< MCG IRC Clock   *\/$/;"	e	enum:_clock_cop_src
kClockCopSrcOsc0erClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockCopSrcOsc0erClk, 						 \/*!< OSCER Clock	  *\/$/;"	e	enum:_clock_cop_src
kClockEr32kSrcLpo	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockEr32kSrcLpo  = 3U, \/*!< LPO clock.                *\/$/;"	e	enum:_clock_er32k_src
kClockEr32kSrcOsc0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockEr32kSrcOsc0 = 0U, \/*!< OSC0 clock (OSC032KCLK).  *\/$/;"	e	enum:_clock_er32k_src
kClockEr32kSrcRtc	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockEr32kSrcRtc  = 2U, \/*!< RTC 32k clock .           *\/$/;"	e	enum:_clock_er32k_src
kClockLptmrSrcEr32kClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockLptmrSrcEr32kClk,        \/*!< ERCLK32K clock *\/$/;"	e	enum:_clock_lptmr_src_t
kClockLptmrSrcLpoClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockLptmrSrcLpoClk,          \/*!< LPO clock      *\/$/;"	e	enum:_clock_lptmr_src_t
kClockLptmrSrcMcgIrClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockLptmrSrcMcgIrClk,        \/*!< MCG out clock  *\/$/;"	e	enum:_clock_lptmr_src_t
kClockLptmrSrcOsc0erClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockLptmrSrcOsc0erClk,       \/*!< OSCERCLK clock *\/$/;"	e	enum:_clock_lptmr_src_t
kClockLpuartSrcIrc48M	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockLpuartSrcIrc48M,	      \/*!< IRC48M *\/$/;"	e	enum:_clock_lpuart_src
kClockLpuartSrcMcgIrClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockLpuartSrcMcgIrClk 	  \/*!< MCGIR clock *\/$/;"	e	enum:_clock_lpuart_src
kClockLpuartSrcNone	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockLpuartSrcNone,          \/*!< disabled *\/$/;"	e	enum:_clock_lpuart_src
kClockLpuartSrcOsc0erClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockLpuartSrcOsc0erClk,	  \/*!< OSCER clock *\/$/;"	e	enum:_clock_lpuart_src
kClockManagerCallbackAfter	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerCallbackAfter       = 0x02U, \/*!< Callback handles AFTER notification.           *\/$/;"	e	enum:_clock_manager_callback_type
kClockManagerCallbackBefore	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerCallbackBefore      = 0x01U, \/*!< Callback handles BEFORE notification.          *\/$/;"	e	enum:_clock_manager_callback_type
kClockManagerCallbackBeforeAfter	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerCallbackBeforeAfter = 0x03U  \/*!< Callback handles BEFORE and AFTER notification *\/$/;"	e	enum:_clock_manager_callback_type
kClockManagerError	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerError,                   \/*!< Some error occurs. *\/$/;"	e	enum:_clock_manager_error_code
kClockManagerErrorNotificationAfter	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerErrorNotificationAfter,  \/*!< Error occurs during send "AFTER" notification.  *\/$/;"	e	enum:_clock_manager_error_code
kClockManagerErrorNotificationBefore	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerErrorNotificationBefore, \/*!< Error occurs during send "BEFORE" notification. *\/$/;"	e	enum:_clock_manager_error_code
kClockManagerErrorOutOfRange	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerErrorOutOfRange,         \/*!< Configuration index out of range.               *\/$/;"	e	enum:_clock_manager_error_code
kClockManagerErrorUnknown	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerErrorUnknown,            \/*!< Unknown error.                                  *\/$/;"	e	enum:_clock_manager_error_code
kClockManagerInvalidParam	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerInvalidParam,            \/*!< Invalid parameter *\/$/;"	e	enum:_clock_manager_error_code
kClockManagerNoSuchClockName	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerNoSuchClockName,         \/*!< Invalid name *\/$/;"	e	enum:_clock_manager_error_code
kClockManagerNotifyAfter	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerNotifyAfter   = 0x02U,  \/*!< Notify IP that have changed to new clock setting. *\/$/;"	e	enum:_clock_manager_notify
kClockManagerNotifyBefore	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerNotifyBefore  = 0x01U,  \/*!< Notify IP that system will change clock setting.  *\/$/;"	e	enum:_clock_manager_notify
kClockManagerNotifyRecover	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerNotifyRecover = 0x00U,  \/*!< Notify IP to recover to previous work state.      *\/$/;"	e	enum:_clock_manager_notify
kClockManagerPolicyAgreement	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerPolicyAgreement,  \/*!< Clock transfers gracefully. *\/$/;"	e	enum:ClockManagerPolicy
kClockManagerPolicyForcible	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerPolicyForcible    \/*!< Clock transfers forcefully. *\/$/;"	e	enum:ClockManagerPolicy
kClockManagerSuccess	platform/system/inc/fsl_clock_manager.h	/^    kClockManagerSuccess,                 \/*!< Success *\/$/;"	e	enum:_clock_manager_error_code
kClockNameCount	platform/system/inc/fsl_clock_manager.h	/^   kClockNameCount$/;"	e	enum:_clock_names
kClockOsc32koutNone	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockOsc32koutNone,   \/*!< ERCLK32K is not output. *\/$/;"	e	enum:_clock_osc32kout_sel
kClockOsc32koutPtb13	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockOsc32koutPtb13,  \/*!< ERCLK32K output on PTB13 *\/$/;"	e	enum:_clock_osc32kout_sel
kClockRtcoutSrc1Hz	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockRtcoutSrc1Hz,        \/*!< 1Hz clock      *\/$/;"	e	enum:_clock_rtcout_src
kClockRtcoutSrcOsc0erClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockRtcoutSrcOsc0erClk,  \/*!< OSCER clock *\/$/;"	e	enum:_clock_rtcout_src
kClockTpmSrcIrc48M	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockTpmSrcIrc48M,	  \/*!< IRC48M *\/$/;"	e	enum:_clock_tpm_src
kClockTpmSrcMcgIrClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockTpmSrcMcgIrClk 	  \/*!< MCGIR clock *\/$/;"	e	enum:_clock_tpm_src
kClockTpmSrcNone	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockTpmSrcNone,   \/*!< disabled *\/$/;"	e	enum:_clock_tpm_src
kClockTpmSrcOsc0erClk	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kClockTpmSrcOsc0erClk,	  \/*!< OSCER clock *\/$/;"	e	enum:_clock_tpm_src
kClock_source_FTM_ExternalClk	platform/hal/inc/fsl_ftm_hal.h	/^    kClock_source_FTM_ExternalClk$/;"	e	enum:_ftm_clock_source
kClock_source_FTM_FixedClk	platform/hal/inc/fsl_ftm_hal.h	/^    kClock_source_FTM_FixedClk,$/;"	e	enum:_ftm_clock_source
kClock_source_FTM_None	platform/hal/inc/fsl_ftm_hal.h	/^    kClock_source_FTM_None = 0,$/;"	e	enum:_ftm_clock_source
kClock_source_FTM_SystemClk	platform/hal/inc/fsl_ftm_hal.h	/^    kClock_source_FTM_SystemClk,$/;"	e	enum:_ftm_clock_source
kClrWriteProt	platform/drivers/inc/fsl_sdmmc_card.h	/^    kClrWriteProt = 29,             \/*!< ac       [31:0] data     R1b *\/$/;"	e	enum:_sdmmc_cmd_t
kCmpContinuousMode	platform/drivers/inc/fsl_cmp_driver.h	/^    kCmpContinuousMode = 0U, \/*!< Continuous Mode *\/$/;"	e	enum:_cmp_sample_filter_mode
kCmpDacRefVoltSrcOf1	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpDacRefVoltSrcOf1 = 0U, \/*!< Vin1 - Vref_out *\/$/;"	e	enum:_cmp_dac_ref_volt_src_mode_t
kCmpDacRefVoltSrcOf2	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpDacRefVoltSrcOf2 = 1U  \/*!< Vin2 - Vdd *\/$/;"	e	enum:_cmp_dac_ref_volt_src_mode_t
kCmpFilterCountSampleOf0	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpFilterCountSampleOf0 = 0U, \/*!< Disable the filter *\/$/;"	e	enum:_cmp_filter_counter_mode_t
kCmpFilterCountSampleOf1	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpFilterCountSampleOf1 = 1U, \/*!< One sample must agree *\/$/;"	e	enum:_cmp_filter_counter_mode_t
kCmpFilterCountSampleOf2	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpFilterCountSampleOf2 = 2U, \/*!< 2 consecutive samples must agree *\/$/;"	e	enum:_cmp_filter_counter_mode_t
kCmpFilterCountSampleOf3	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpFilterCountSampleOf3 = 3U, \/*!< 3 consecutive samples must agree *\/$/;"	e	enum:_cmp_filter_counter_mode_t
kCmpFilterCountSampleOf4	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpFilterCountSampleOf4 = 4U, \/*!< 4 consecutive samples must agree *\/$/;"	e	enum:_cmp_filter_counter_mode_t
kCmpFilterCountSampleOf5	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpFilterCountSampleOf5 = 5U, \/*!< 5 consecutive samples must agree *\/$/;"	e	enum:_cmp_filter_counter_mode_t
kCmpFilterCountSampleOf6	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpFilterCountSampleOf6 = 6U, \/*!< 6 consecutive samples must agree *\/$/;"	e	enum:_cmp_filter_counter_mode_t
kCmpFilterCountSampleOf7	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpFilterCountSampleOf7 = 7U  \/*!< 7 consecutive samples must agree *\/ $/;"	e	enum:_cmp_filter_counter_mode_t
kCmpFlagOfCoutFalling	platform/drivers/inc/fsl_cmp_driver.h	/^    kCmpFlagOfCoutFalling = 1U  \/*!< Identifier to indicate if the COUT change from logic one to zero. *\/$/;"	e	enum:_cmp_flag
kCmpFlagOfCoutRising	platform/drivers/inc/fsl_cmp_driver.h	/^    kCmpFlagOfCoutRising  = 0U, \/*!< Identifier to indicate if the COUT change from logic zero to one. *\/$/;"	e	enum:_cmp_flag
kCmpHystersisOfLevel0	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpHystersisOfLevel0 = 0U, \/*!< Level 0 *\/$/;"	e	enum:_cmp_hystersis_mode
kCmpHystersisOfLevel1	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpHystersisOfLevel1 = 1U, \/*!< Level 1 *\/$/;"	e	enum:_cmp_hystersis_mode
kCmpHystersisOfLevel2	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpHystersisOfLevel2 = 2U, \/*!< Level 2 *\/$/;"	e	enum:_cmp_hystersis_mode
kCmpHystersisOfLevel3	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpHystersisOfLevel3 = 3U  \/*!< Level 3 *\/$/;"	e	enum:_cmp_hystersis_mode
kCmpInputChn0	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpInputChn0 = 0U, \/*!< Comparator input channel 0. @internal gui name="Input 0" *\/$/;"	e	enum:_cmp_chn_mux_mode_t
kCmpInputChn1	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpInputChn1 = 1U, \/*!< Comparator input channel 1. @internal gui name="Input 1" *\/$/;"	e	enum:_cmp_chn_mux_mode_t
kCmpInputChn2	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpInputChn2 = 2U, \/*!< Comparator input channel 2. @internal gui name="Input 2" *\/$/;"	e	enum:_cmp_chn_mux_mode_t
kCmpInputChn3	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpInputChn3 = 3U, \/*!< Comparator input channel 3. @internal gui name="Input 3" *\/$/;"	e	enum:_cmp_chn_mux_mode_t
kCmpInputChn4	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpInputChn4 = 4U, \/*!< Comparator input channel 4. @internal gui name="Input 4" *\/$/;"	e	enum:_cmp_chn_mux_mode_t
kCmpInputChn5	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpInputChn5 = 5U, \/*!< Comparator input channel 5. @internal gui name="Input 5" *\/$/;"	e	enum:_cmp_chn_mux_mode_t
kCmpInputChn6	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpInputChn6 = 6U, \/*!< Comparator input channel 6. @internal gui name="Input 6" *\/$/;"	e	enum:_cmp_chn_mux_mode_t
kCmpInputChn7	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpInputChn7 = 7U, \/*!< Comparator input channel 7. @internal gui name="Input 7" *\/$/;"	e	enum:_cmp_chn_mux_mode_t
kCmpInputChnDac	platform/hal/inc/fsl_cmp_hal.h	/^    kCmpInputChnDac = kCmpInputChn7 \/*!< Comparator input channel 7. @internal gui name="DAC output" *\/$/;"	e	enum:_cmp_chn_mux_mode_t
kCmpSampleWithFilteredMode	platform/drivers/inc/fsl_cmp_driver.h	/^    kCmpSampleWithFilteredMode = 2U, \/*!< Sample, Filtered Mode *\/$/;"	e	enum:_cmp_sample_filter_mode
kCmpSampleWithNoFilteredMode	platform/drivers/inc/fsl_cmp_driver.h	/^    kCmpSampleWithNoFilteredMode = 1U, \/*!< Sample, Non-Filtered Mode *\/$/;"	e	enum:_cmp_sample_filter_mode
kCmpWindowedFilteredMode	platform/drivers/inc/fsl_cmp_driver.h	/^    kCmpWindowedFilteredMode = 4U \/*!< Window\/Filtered Mode *\/$/;"	e	enum:_cmp_sample_filter_mode
kCmpWindowedMode	platform/drivers/inc/fsl_cmp_driver.h	/^    kCmpWindowedMode = 3U, \/*!< Window Mode *\/$/;"	e	enum:_cmp_sample_filter_mode
kCopBusClock	platform/hal/inc/fsl_cop_hal.h	/^    kCopBusClock                             \/*!< BUS clock       *\/$/;"	e	enum:_cop_clock_source
kCopLongTimeoutMode	platform/hal/inc/fsl_cop_hal.h	/^    kCopLongTimeoutMode  = 1U       \/*!< COP selects short timeout *\/$/;"	e	enum:_cop_timeout_mode
kCopLpoClock	platform/hal/inc/fsl_cop_hal.h	/^    kCopLpoClock,                            \/*!< LPO clock,1K HZ.*\/$/;"	e	enum:_cop_clock_source
kCopMcgIrClock	platform/hal/inc/fsl_cop_hal.h	/^    kCopMcgIrClock,                          \/*!< MCG IRC Clock   *\/$/;"	e	enum:_cop_clock_source
kCopOscErClock	platform/hal/inc/fsl_cop_hal.h	/^    kCopOscErClock,                          \/*!< OSCER Clock     *\/$/;"	e	enum:_cop_clock_source
kCopShortTimeoutMode	platform/hal/inc/fsl_cop_hal.h	/^    kCopShortTimeoutMode = 0U,      \/*!< COP selects long timeout  *\/   $/;"	e	enum:_cop_timeout_mode
kCopTimeout_short_2to10_or_long_2to18	platform/hal/inc/fsl_cop_hal.h	/^    kCopTimeout_short_2to10_or_long_2to18 = 3U    \/*!< 2 to 10 clock cycles when clock source is LPO or in short timeout mode otherwise 2 to 18 clock cycles *\/$/;"	e	enum:_cop_timeout_cycles
kCopTimeout_short_2to5_or_long_2to13	platform/hal/inc/fsl_cop_hal.h	/^    kCopTimeout_short_2to5_or_long_2to13  = 1U,   \/*!< 2 to 5 clock cycles when clock source is LPO or in short timeout mode otherwise 2 to 13 clock cycles *\/$/;"	e	enum:_cop_timeout_cycles
kCopTimeout_short_2to8_or_long_2to16	platform/hal/inc/fsl_cop_hal.h	/^    kCopTimeout_short_2to8_or_long_2to16  = 2U,   \/*!< 2 to 8 clock cycles when clock source is LPO or in short timeout mode otherwise 2 to 16 clock cycles *\/$/;"	e	enum:_cop_timeout_cycles
kCoreClock	platform/system/inc/fsl_clock_manager.h	/^   kCoreClock,                      \/*!< Core clock *\/$/;"	e	enum:_clock_names
kCounting_FTM_UP	platform/hal/inc/fsl_ftm_hal.h	/^    kCounting_FTM_UP = 0,$/;"	e	enum:_ftm_counting_mode
kCounting_FTM_UpDown	platform/hal/inc/fsl_ftm_hal.h	/^    kCounting_FTM_UpDown$/;"	e	enum:_ftm_counting_mode
kCrc16Bits	platform/hal/inc/fsl_crc_hal.h	/^    kCrc16Bits = 0U, \/*!< 16-bit CRC protocol. @internal gui name="16 bits" *\/$/;"	e	enum:_crc_prot_width
kCrc32Bits	platform/hal/inc/fsl_crc_hal.h	/^    kCrc32Bits = 1U, \/*!< 32-bit CRC protocol. @internal gui name="32 bits" *\/$/;"	e	enum:_crc_prot_width
kCrcNoTranspose	platform/hal/inc/fsl_crc_hal.h	/^    kCrcNoTranspose    = 0U, \/*!< No transposition. @internal gui name="No Transpose" *\/$/;"	e	enum:_crc_transpose
kCrcTransposeBits	platform/hal/inc/fsl_crc_hal.h	/^    kCrcTransposeBits  = 1U, \/*!< Bits in bytes are transposed; bytes are not transposed. @internal gui name="Transpose Bits" *\/$/;"	e	enum:_crc_transpose
kCrcTransposeBoth	platform/hal/inc/fsl_crc_hal.h	/^    kCrcTransposeBoth  = 2U, \/*!< Both bits in bytes and bytes are transposed. @internal gui name="Transpose Bits in Bytes and Bytes" *\/$/;"	e	enum:_crc_transpose
kCrcTransposeBytes	platform/hal/inc/fsl_crc_hal.h	/^    kCrcTransposeBytes = 3U  \/*!< Only bytes are transposed; no bits in a byte are transposed. @internal gui name="Transpose Bytes" *\/$/;"	e	enum:_crc_transpose
kCriticalDisableInt	platform/osa/inc/fsl_os_abstraction.h	/^    kCriticalDisableInt  = 1U   \/*!< Disable interrupt in critical selection. *\/$/;"	e	enum:_osa_critical_section_mode_t
kCriticalLockSched	platform/osa/inc/fsl_os_abstraction.h	/^    kCriticalLockSched     = 0U,  \/*!< Lock scheduler in critical section.      *\/$/;"	e	enum:_osa_critical_section_mode_t
kDacBuffIndexStartFlag	platform/drivers/inc/fsl_dac_driver.h	/^    kDacBuffIndexStartFlag = 1U, \/*!< Event for the buffer index hit the start (0). *\/$/;"	e	enum:_dac_flag_t
kDacBuffIndexUpperFlag	platform/drivers/inc/fsl_dac_driver.h	/^    kDacBuffIndexUpperFlag = 2U \/*!< Event for the buffer index hit the upper. *\/$/;"	e	enum:_dac_flag_t
kDacBuffIndexWatermarkFlag	platform/drivers/inc/fsl_dac_driver.h	/^    kDacBuffIndexWatermarkFlag = 0U, \/*!< Event for the buffer index hit the watermark. *\/$/;"	e	enum:_dac_flag_t
kDacBuffWatermarkFromUpperAs1Word	platform/hal/inc/fsl_dac_hal.h	/^    kDacBuffWatermarkFromUpperAs1Word = 0U, \/*!< Select 1 word away from the upper of buffer. *\/$/;"	e	enum:_dac_buff_watermark_mode
kDacBuffWatermarkFromUpperAs2Word	platform/hal/inc/fsl_dac_hal.h	/^    kDacBuffWatermarkFromUpperAs2Word = 1U, \/*!< Select 2 word away from the upper of buffer. *\/$/;"	e	enum:_dac_buff_watermark_mode
kDacBuffWatermarkFromUpperAs3Word	platform/hal/inc/fsl_dac_hal.h	/^    kDacBuffWatermarkFromUpperAs3Word = 2U, \/*!< Select 3 word away from the upper of buffer. *\/$/;"	e	enum:_dac_buff_watermark_mode
kDacBuffWatermarkFromUpperAs4Word	platform/hal/inc/fsl_dac_hal.h	/^    kDacBuffWatermarkFromUpperAs4Word = 3U  \/*!< Select 4 word away from the upper of buffer. *\/$/;"	e	enum:_dac_buff_watermark_mode
kDacBuffWorkAsNormalMode	platform/hal/inc/fsl_dac_hal.h	/^    kDacBuffWorkAsNormalMode = 0U \/*!< Buffer works as Normal. *\/$/;"	e	enum:_dac_buff_work_mode
kDacBuffWorkAsOneTimeScanMode	platform/hal/inc/fsl_dac_hal.h	/^    ,kDacBuffWorkAsOneTimeScanMode = 1U \/*!< Buffer works as one time scan.*\/$/;"	e	enum:_dac_buff_work_mode
kDacRefVoltSrcOfVref1	platform/hal/inc/fsl_dac_hal.h	/^    kDacRefVoltSrcOfVref1 = 0U, \/*!< Select DACREF_1 as the reference voltage. *\/$/;"	e	enum:_dac_ref_volt_src_mode
kDacRefVoltSrcOfVref2	platform/hal/inc/fsl_dac_hal.h	/^    kDacRefVoltSrcOfVref2 = 1U  \/*!< Select DACREF_2 as the reference voltage. *\/$/;"	e	enum:_dac_ref_volt_src_mode
kDacTriggerByHardware	platform/hal/inc/fsl_dac_hal.h	/^    kDacTriggerByHardware = 0U, \/*!< Select hardware trigger. *\/$/;"	e	enum:_dac_trigger_mode
kDacTriggerBySoftware	platform/hal/inc/fsl_dac_hal.h	/^    kDacTriggerBySoftware = 1U  \/*!< Select software trigger. *\/$/;"	e	enum:_dac_trigger_mode
kDebugConsoleLPSCI	platform/utilities/inc/fsl_debug_console.h	/^    kDebugConsoleLPSCI  = 15U,     \/*<! Use strange start number to avoid treating 0$/;"	e	enum:_debug_console_device_type
kDebugConsoleLPUART	platform/utilities/inc/fsl_debug_console.h	/^    kDebugConsoleLPUART = 17U$/;"	e	enum:_debug_console_device_type
kDebugConsoleNone	platform/utilities/inc/fsl_debug_console.h	/^    kDebugConsoleNone   = 0U,$/;"	e	enum:_debug_console_device_type
kDebugConsoleUART	platform/utilities/inc/fsl_debug_console.h	/^    kDebugConsoleUART   = 16U,$/;"	e	enum:_debug_console_device_type
kDmaAnyChannel	platform/drivers/inc/fsl_dma_driver.h	/^    kDmaAnyChannel = 0xFEU       \/*!< Macros used when requesting a channel.  *\/$/;"	e	enum:_dma_channel_type
kDmaChannelLinkChan1	platform/hal/inc/fsl_dma_hal.h	/^    kDmaChannelLinkChan1 = 0x2U,            \/*!< Perform a link to channel 1 after each cycle-steal$/;"	e	enum:_dma_channel_link_type
kDmaChannelLinkChan1AfterBCR0	platform/hal/inc/fsl_dma_hal.h	/^    kDmaChannelLinkChan1AfterBCR0 = 0x3     \/*!< Perform a link to channel1 after the BCR decrements$/;"	e	enum:_dma_channel_link_type
kDmaChannelLinkChan1AndChan2	platform/hal/inc/fsl_dma_hal.h	/^    kDmaChannelLinkChan1AndChan2 = 0x1U,    \/*!< Perform a link to channel 1 after each cycle-steal$/;"	e	enum:_dma_channel_link_type
kDmaChannelLinkDisable	platform/hal/inc/fsl_dma_hal.h	/^    kDmaChannelLinkDisable = 0x0U,          \/*!< No channel link *\/$/;"	e	enum:_dma_channel_link_type
kDmaError	platform/drivers/inc/fsl_dma_driver.h	/^    kDmaError                    \/*!< Error occurs in the DMA channel. *\/$/;"	e	enum:_dma_channel_status
kDmaIdle	platform/drivers/inc/fsl_dma_driver.h	/^    kDmaIdle,                    \/*!< DMA channel is idle. *\/$/;"	e	enum:_dma_channel_status
kDmaInvalidChannel	platform/drivers/inc/fsl_dma_driver.h	/^    kDmaInvalidChannel = 0xFFU,  \/*!< Macros indicating the failure of the channel request. *\/$/;"	e	enum:_dma_channel_type
kDmaMemoryToMemory	platform/hal/inc/fsl_dma_hal.h	/^    kDmaMemoryToMemory,         \/*!< Transfer from the memory to memory *\/$/;"	e	enum:_dma_transfer_type
kDmaMemoryToPeripheral	platform/hal/inc/fsl_dma_hal.h	/^    kDmaMemoryToPeripheral,     \/*!< Transfer from the memory to peripheral *\/$/;"	e	enum:_dma_transfer_type
kDmaModulo128Bytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo128Bytes = 0x4U,$/;"	e	enum:_dma_modulo
kDmaModulo128KBytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo128KBytes = 0xeU,$/;"	e	enum:_dma_modulo
kDmaModulo16Bytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo16Bytes = 0x1U,$/;"	e	enum:_dma_modulo
kDmaModulo16KBytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo16KBytes = 0xbU,$/;"	e	enum:_dma_modulo
kDmaModulo1KBytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo1KBytes = 0x7U,$/;"	e	enum:_dma_modulo
kDmaModulo256Bytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo256Bytes = 0x5U,$/;"	e	enum:_dma_modulo
kDmaModulo256KBytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo256KBytes = 0xfU,$/;"	e	enum:_dma_modulo
kDmaModulo2KBytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo2KBytes = 0x8U,$/;"	e	enum:_dma_modulo
kDmaModulo32Bytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo32Bytes = 0x2U,$/;"	e	enum:_dma_modulo
kDmaModulo32KBytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo32KBytes = 0xcU,$/;"	e	enum:_dma_modulo
kDmaModulo4KBytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo4KBytes = 0x9U,$/;"	e	enum:_dma_modulo
kDmaModulo512Bytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo512Bytes = 0x6U,$/;"	e	enum:_dma_modulo
kDmaModulo64Bytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo64Bytes = 0x3U,$/;"	e	enum:_dma_modulo
kDmaModulo64KBytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo64KBytes = 0xdU,$/;"	e	enum:_dma_modulo
kDmaModulo8KBytes	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModulo8KBytes = 0xaU,$/;"	e	enum:_dma_modulo
kDmaModuloDisable	platform/hal/inc/fsl_dma_hal.h	/^    kDmaModuloDisable = 0x0U,$/;"	e	enum:_dma_modulo
kDmaNormal	platform/drivers/inc/fsl_dma_driver.h	/^    kDmaNormal,                \/*!< DMA channel is occupied. *\/$/;"	e	enum:_dma_channel_status
kDmaPeripheralToMemory	platform/hal/inc/fsl_dma_hal.h	/^    kDmaPeripheralToMemory,     \/*!< Transfer from the peripheral to memory *\/$/;"	e	enum:_dma_transfer_type
kDmaPeripheralToPeripheral	platform/hal/inc/fsl_dma_hal.h	/^    kDmaPeripheralToPeripheral  \/*!< Transfer from the peripheral to peripheral *\/$/;"	e	enum:_dma_transfer_type
kDmaRequestMux0ADC0	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0ADC0 = 40|0x100U, \/*!< ADC0 conversion complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0ADC0	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0ADC0 = 40|0x100U, \/*!< ADC0. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0AlwaysOn60	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0AlwaysOn60 = 60|0x100U, \/*!< Always enabled 60 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0AlwaysOn60	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0AlwaysOn60 = 60|0x100U, \/*!< Always enabled. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0AlwaysOn61	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0AlwaysOn61 = 61|0x100U, \/*!< Always enabled 61 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0AlwaysOn61	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0AlwaysOn61 = 61|0x100U, \/*!< Always enabled. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0AlwaysOn62	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0AlwaysOn62 = 62|0x100U, \/*!< Always enabled 62 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0AlwaysOn62	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0AlwaysOn62 = 62|0x100U, \/*!< Always enabled. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0AlwaysOn63	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0AlwaysOn63 = 63|0x100U, \/*!< Always enabled 63 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0AlwaysOn63	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0AlwaysOn63 = 63|0x100U, \/*!< Always enabled. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0CMP0	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0CMP0 = 42|0x100U, \/*!< CMP0 Output *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0CMP0	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0CMP0 = 42|0x100U, \/*!< CMP0. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0CMP1	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0CMP1 = 43|0x100U, \/*!< CMP1. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0DAC0	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0DAC0 = 45|0x100U, \/*!< DAC0 buffer pointer reaches upper or lower limit *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0DAC0	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0DAC0 = 45|0x100U, \/*!< DAC0. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Disable	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Disable = 0|0x100U, \/*!< Disable *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Disable	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Disable = 0|0x100U, \/*!< Disable *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0FTM0Channel0	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0FTM0Channel0 = 20|0x100U, \/*!< FTM0 channel 0. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0FTM0Channel1	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0FTM0Channel1 = 21|0x100U, \/*!< FTM0 channel 1. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0FTM0Channel2	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0FTM0Channel2 = 22|0x100U, \/*!< FTM0 channel 2. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0FTM0Channel3	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0FTM0Channel3 = 23|0x100U, \/*!< FTM0 channel 3. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0FTM0Channel4	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0FTM0Channel4 = 24|0x100U, \/*!< FTM0 channel 4. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0FTM0Channel5	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0FTM0Channel5 = 25|0x100U, \/*!< FTM0 channel 5. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0FTM1Channel0	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0FTM1Channel0 = 28|0x100U, \/*!< FTM1 channel 0. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0FTM1Channel1	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0FTM1Channel1 = 29|0x100U, \/*!< FTM1 channel 1. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0FTM2Channel0	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0FTM2Channel0 = 30|0x100U, \/*!< FTM2 channel 0. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0FTM2Channel1	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0FTM2Channel1 = 31|0x100U, \/*!< FTM2 channel 1. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0I2C0	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0I2C0 = 22|0x100U, \/*!< I2C0 transmission complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0I2C0	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0I2C0 = 18|0x100U, \/*!< I2C0. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0I2C1	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0I2C1 = 23|0x100U, \/*!< I2C1 transmission complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0I2S0Rx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0I2S0Rx = 14|0x100U, \/*!< I2S0 receive complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0I2S0Tx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0I2S0Tx = 15|0x100U, \/*!< I2S0 transmit complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0PDB	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0PDB = 48|0x100U, \/*!< PDB. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0PortA	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0PortA = 49|0x100U, \/*!< PORTA rising, falling or both edges *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0PortA	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0PortA = 49|0x100U, \/*!< GPIO Port A. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0PortB	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0PortB = 50|0x100U, \/*!< GPIO Port B. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0PortC	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0PortC = 51|0x100U, \/*!< PORTC rising, falling or both edges *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0PortC	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0PortC = 51|0x100U, \/*!< GPIO Port C. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0PortD	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0PortD = 52|0x100U, \/*!< PORTD rising, falling or both edges *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0PortD	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0PortD = 52|0x100U, \/*!< GPIO Port D. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0PortE	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0PortE = 53|0x100U, \/*!< GPIO Port E. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved1	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved1 = 1|0x100U, \/*!< Reserved1 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved1	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved1 = 1|0x100U, \/*!< Reserved1 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved10	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved10 = 10|0x100U, \/*!< Reserved10 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved10	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved10 = 10|0x100U, \/*!< Reserved10 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved11	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved11 = 11|0x100U, \/*!< Reserved11 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved11	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved11 = 11|0x100U, \/*!< Reserved11 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved12	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved12 = 12|0x100U, \/*!< Reserved12 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved12	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved12 = 12|0x100U, \/*!< Reserved12 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved13	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved13 = 13|0x100U, \/*!< Reserved13 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved13	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved13 = 13|0x100U, \/*!< Reserved13 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved16	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved16 = 16|0x100U, \/*!< Reserved16 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved17	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved17 = 17|0x100U, \/*!< Reserved17 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved19	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved19 = 19|0x100U, \/*!< Reserved19 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved20	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved20 = 20|0x100U, \/*!< Reserved20 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved21	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved21 = 21|0x100U, \/*!< Reserved21 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved26	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved26 = 26|0x100U, \/*!< Reserved26 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved27	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved27 = 27|0x100U, \/*!< Reserved27 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved30	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved30 = 30|0x100U, \/*!< Reserved30 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved31	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved31 = 31|0x100U, \/*!< Reserved31 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved32	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved32 = 32|0x100U, \/*!< Reserved32 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved33	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved33 = 33|0x100U, \/*!< Reserved33 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved34	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved34 = 34|0x100U, \/*!< Reserved34 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved35	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved35 = 35|0x100U, \/*!< Reserved35 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved36	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved36 = 36|0x100U, \/*!< Reserved36 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved36	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved36 = 36|0x100U, \/*!< Reserved36 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved37	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved37 = 37|0x100U, \/*!< Reserved37 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved37	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved37 = 37|0x100U, \/*!< Reserved37 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved38	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved38 = 38|0x100U, \/*!< Reserved38 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved38	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved38 = 38|0x100U, \/*!< Reserved38 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved39	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved39 = 39|0x100U, \/*!< Reserved39 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved39	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved39 = 39|0x100U, \/*!< Reserved39 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved41	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved41 = 41|0x100U, \/*!< Reserved41 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved41	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved41 = 41|0x100U, \/*!< Reserved41 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved43	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved43 = 43|0x100U, \/*!< Reserved43 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved44	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved44 = 44|0x100U, \/*!< Reserved44 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved44	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved44 = 44|0x100U, \/*!< Reserved44 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved46	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved46 = 46|0x100U, \/*!< Reserved46 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved46	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved46 = 46|0x100U, \/*!< Reserved46 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved47	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved47 = 47|0x100U, \/*!< Reserved47 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved47	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved47 = 47|0x100U, \/*!< Reserved47 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved48	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved48 = 48|0x100U, \/*!< Reserved48 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved50	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved50 = 50|0x100U, \/*!< Reserved50 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved53	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved53 = 53|0x100U, \/*!< Reserved53 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved54	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved54 = 54|0x100U, \/*!< Reserved54 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved55	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved55 = 55|0x100U, \/*!< Reserved55 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved56	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved56 = 56|0x100U, \/*!< Reserved56 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved57	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved57 = 57|0x100U, \/*!< Reserved57 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved58	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved58 = 58|0x100U, \/*!< Reserved58 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved58	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved58 = 58|0x100U, \/*!< Reserved58 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved59	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved59 = 59|0x100U, \/*!< Reserved59 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved59	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved59 = 59|0x100U, \/*!< Reserved59 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved6	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved6 = 6|0x100U, \/*!< Reserved6 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved7	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved7 = 7|0x100U, \/*!< Reserved7 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved8	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved8 = 8|0x100U, \/*!< Reserved8 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved8	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved8 = 8|0x100U, \/*!< Reserved8 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved9	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0Reserved9 = 9|0x100U, \/*!< Reserved9 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0Reserved9	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0Reserved9 = 9|0x100U, \/*!< Reserved9 *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0SPI0Rx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0SPI0Rx = 16|0x100U, \/*!< SPI0 receive complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0SPI0Rx	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0SPI0Rx = 14|0x100U, \/*!< SPI0 Receive. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0SPI0Tx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0SPI0Tx = 17|0x100U, \/*!< SPI0 transmit complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0SPI0Tx	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0SPI0Tx = 15|0x100U, \/*!< SPI0 Transmit. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0SPI1Rx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0SPI1Rx = 18|0x100U, \/*!< SPI1 receive complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0SPI1Tx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0SPI1Tx = 19|0x100U, \/*!< SPI1 transmit complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM0Channel0	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM0Channel0 = 24|0x100U, \/*!< TPM0 channel 0 event (CMP or CAP) *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM0Channel1	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM0Channel1 = 25|0x100U, \/*!< TPM0 channel 1 event (CMP or CAP) *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM0Channel2	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM0Channel2 = 26|0x100U, \/*!< TPM0 channel 2 event (CMP or CAP) *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM0Channel3	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM0Channel3 = 27|0x100U, \/*!< TPM0 channel 3 event (CMP or CAP) *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM0Channel4	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM0Channel4 = 28|0x100U, \/*!< TPM0 channel 4 event (CMP or CAP) *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM0Channel5	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM0Channel5 = 29|0x100U, \/*!< TPM0 channel 5 event (CMP or CAP) *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM0Overflow	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM0Overflow = 54|0x100U, \/*!< TPM0 overflow *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM1Channel0	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM1Channel0 = 32|0x100U, \/*!< TPM1 channel 0 event (CMP or CAP) *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM1Channel1	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM1Channel1 = 33|0x100U, \/*!< TPM1 channel 1 event (CMP or CAP) *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM1Overflow	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM1Overflow = 55|0x100U, \/*!< TPM1 overflow *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM2Channel0	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM2Channel0 = 34|0x100U, \/*!< TPM2 channel 0 event (CMP or CAP) *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM2Channel1	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM2Channel1 = 35|0x100U, \/*!< TPM2 channel 1 event (CMP or CAP) *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TPM2Overflow	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TPM2Overflow = 56|0x100U, \/*!< TPM2 overflow *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0TSI	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0TSI = 57|0x100U, \/*!< TSI0 event *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0UART0Rx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0UART0Rx = 2|0x100U, \/*!< UART0 receive complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0UART0Rx	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0UART0Rx = 2|0x100U, \/*!< UART0 Receive. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0UART0Tx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0UART0Tx = 3|0x100U, \/*!< UART0 transmit complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0UART0Tx	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0UART0Tx = 3|0x100U, \/*!< UART0 Transmit. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0UART1Rx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0UART1Rx = 4|0x100U, \/*!< UART1 receive complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0UART1Rx	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0UART1Rx = 4|0x100U, \/*!< UART1 Receive. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0UART1Tx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0UART1Tx = 5|0x100U, \/*!< UART1 transmit complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0UART1Tx	platform/drivers/inc/fsl_edma_request.h	/^    kDmaRequestMux0UART1Tx = 5|0x100U, \/*!< UART1 Transmit. *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0UART2Rx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0UART2Rx = 6|0x100U, \/*!< UART2 receive complete *\/$/;"	e	enum:_dma_request_source
kDmaRequestMux0UART2Tx	platform/drivers/inc/fsl_dma_request.h	/^    kDmaRequestMux0UART2Tx = 7|0x100U, \/*!< UART2 transmit complete *\/$/;"	e	enum:_dma_request_source
kDmaTransfersize16bits	platform/hal/inc/fsl_dma_hal.h	/^    kDmaTransfersize16bits = 0x2U     \/*!< 16b its are transferred for every read\/write *\/$/;"	e	enum:_dma_transfer_size
kDmaTransfersize32bits	platform/hal/inc/fsl_dma_hal.h	/^    kDmaTransfersize32bits = 0x0U,    \/*!< 32 bits are transferred for every read\/write *\/$/;"	e	enum:_dma_transfer_size
kDmaTransfersize8bits	platform/hal/inc/fsl_dma_hal.h	/^    kDmaTransfersize8bits = 0x1U,     \/*!< 8 bits are transferred for every read\/write *\/$/;"	e	enum:_dma_transfer_size
kDmamuxDmaRequestSource	platform/hal/inc/fsl_dmamux_hal.h	/^    kDmamuxDmaRequestSource = 64U    \/*!< Maximum number of the DMA requests allowed for the DMA mux. *\/$/;"	e	enum:_dmamux_source
kDspiAfterTransfer	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiAfterTransfer = 3, \/*!< Delay between transfers *\/$/;"	e	enum:_dspi_delay_type
kDspiClockPhase_FirstEdge	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiClockPhase_FirstEdge = 0,       \/*!< Data is captured on the leading edge of the SCK and$/;"	e	enum:_dspi_clock_phase
kDspiClockPhase_SecondEdge	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiClockPhase_SecondEdge = 1       \/*!< Data is changed on the leading edge of the SCK and$/;"	e	enum:_dspi_clock_phase
kDspiClockPolarity_ActiveHigh	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiClockPolarity_ActiveHigh = 0,   \/*!< Active-high DSPI clock (idles low)*\/$/;"	e	enum:_dspi_clock_polarity
kDspiClockPolarity_ActiveLow	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiClockPolarity_ActiveLow = 1     \/*!< Active-low DSPI clock (idles high)*\/$/;"	e	enum:_dspi_clock_polarity
kDspiCtar0	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiCtar0 = 0,   \/*!< CTAR0 selection option for master or slave mode*\/$/;"	e	enum:_dspi_ctar_selection
kDspiCtar1	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiCtar1 = 1    \/*!< CTAR1 selection option for master mode only*\/$/;"	e	enum:_dspi_ctar_selection
kDspiEdmaTransferDone	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^    kDspiEdmaTransferDone = 0x01,         \/*!< Transferring done flag *\/$/;"	e	enum:_dspi_edma_event_flags	file:
kDspiEndOfQueue	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiEndOfQueue = BP_SPI_RSER_EOQF_RE, \/*!< EOQF status\/interrupt enable*\/$/;"	e	enum:_dspi_status_and_interrupt_request
kDspiGenerateDmaReq	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiGenerateDmaReq = 1  \/*!< Desired flag generates a DMA request *\/$/;"	e	enum:_dspi_dma_or_int_mode
kDspiGenerateIntReq	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiGenerateIntReq = 0, \/*!< Desired flag generates an Interrupt request *\/$/;"	e	enum:_dspi_dma_or_int_mode
kDspiLastSckToPcs	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiLastSckToPcs = 2,  \/*!< Last SCK edge to PCS delay *\/$/;"	e	enum:_dspi_delay_type
kDspiLsbFirst	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiLsbFirst = 1    \/*!< Data transfers start with least significant bit.*\/$/;"	e	enum:_dspi_shift_direction
kDspiMaster	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiMaster = 1,     \/*!< DSPI peripheral operates in master mode*\/$/;"	e	enum:_dspi_master_slave_mode
kDspiMsbFirst	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiMsbFirst = 0,   \/*!< Data transfers start with most significant bit.*\/$/;"	e	enum:_dspi_shift_direction
kDspiPcs0	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiPcs0 = 1 << 0, \/*!< PCS[0] *\/$/;"	e	enum:_dspi_which_pcs_config
kDspiPcs1	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiPcs1 = 1 << 1, \/*!< PCS[1] *\/$/;"	e	enum:_dspi_which_pcs_config
kDspiPcs2	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiPcs2 = 1 << 2, \/*!< PCS[2] *\/$/;"	e	enum:_dspi_which_pcs_config
kDspiPcs3	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiPcs3 = 1 << 3, \/*!< PCS[3] *\/$/;"	e	enum:_dspi_which_pcs_config
kDspiPcs4	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiPcs4 = 1 << 4, \/*!< PCS[4] *\/$/;"	e	enum:_dspi_which_pcs_config
kDspiPcs5	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiPcs5 = 1 << 5  \/*!< PCS[5] *\/$/;"	e	enum:_dspi_which_pcs_config
kDspiPcsToSck	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiPcsToSck = 1,      \/*!< PCS-to-SCK delay *\/$/;"	e	enum:_dspi_delay_type
kDspiPcs_ActiveHigh	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiPcs_ActiveHigh = 0, \/*!< PCS Active High (idles low)*\/$/;"	e	enum:_dspi_pcs_polarity_config
kDspiPcs_ActiveLow	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiPcs_ActiveLow  = 1 \/*!< PCS Active Low (idles high)*\/$/;"	e	enum:_dspi_pcs_polarity_config
kDspiRxFifo	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiRxFifo = 1     \/*!< DSPI Rx FIFO.*\/$/;"	e	enum:_dspi_fifo
kDspiRxFifoCounter	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiRxFifoCounter = BP_SPI_SR_RXCTR,     \/*!< Rx FIFO counter*\/$/;"	e	enum:_dspi_fifo_counter_pointer
kDspiRxFifoDrainRequest	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiRxFifoDrainRequest = BP_SPI_RSER_RFDF_RE \/*!< RFDF status\/interrupt enable*\/$/;"	e	enum:_dspi_status_and_interrupt_request
kDspiRxFifoOverflow	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiRxFifoOverflow = BP_SPI_RSER_RFOF_RE, \/*!< RFOF status\/interrupt enable*\/$/;"	e	enum:_dspi_status_and_interrupt_request
kDspiRxFifoPointer	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiRxFifoPointer = BP_SPI_SR_POPNXTPTR, \/*!< Rx FIFO pointer*\/$/;"	e	enum:_dspi_fifo_counter_pointer
kDspiSckToSin_0Clock	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiSckToSin_0Clock = 0,  \/*!< 0 system clocks between SCK edge and SIN sample*\/$/;"	e	enum:_dspi_master_sample_point
kDspiSckToSin_1Clock	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiSckToSin_1Clock = 1,  \/*!< 1 system clock between SCK edge and SIN sample*\/$/;"	e	enum:_dspi_master_sample_point
kDspiSckToSin_2Clock	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiSckToSin_2Clock = 2   \/*!< 2 system clocks between SCK edge and SIN sample*\/$/;"	e	enum:_dspi_master_sample_point
kDspiSlave	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiSlave = 0       \/*!< DSPI peripheral operates in slave mode*\/$/;"	e	enum:_dspi_master_slave_mode
kDspiTransferDone	platform/drivers/src/dspi/fsl_dspi_slave_driver.c	/^    kDspiTransferDone = 0x01,       \/*!< Transferring done flag *\/$/;"	e	enum:_dspi_event_flags	file:
kDspiTxAndRxStatus	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiTxAndRxStatus = BP_SPI_SR_TXRXS,  \/*!< TXRXS status only, no interrupt*\/$/;"	e	enum:_dspi_status_and_interrupt_request
kDspiTxComplete	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiTxComplete = BP_SPI_RSER_TCF_RE,  \/*!< TCF status\/interrupt enable *\/$/;"	e	enum:_dspi_status_and_interrupt_request
kDspiTxFifo	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiTxFifo = 0,    \/*!< DSPI Tx FIFO*\/$/;"	e	enum:_dspi_fifo
kDspiTxFifoCounter	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiTxFifoCounter = BP_SPI_SR_TXCTR      \/*!< Tx FIFO counter*\/$/;"	e	enum:_dspi_fifo_counter_pointer
kDspiTxFifoFillRequest	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiTxFifoFillRequest = BP_SPI_RSER_TFFF_RE, \/*!< TFFF status\/interrupt enable*\/$/;"	e	enum:_dspi_status_and_interrupt_request
kDspiTxFifoPointer	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiTxFifoPointer = BP_SPI_SR_TXNXTPTR,  \/*!< Tx FIFO pointer*\/$/;"	e	enum:_dspi_fifo_counter_pointer
kDspiTxFifoUnderflow	platform/hal/inc/fsl_dspi_hal.h	/^    kDspiTxFifoUnderflow = BP_SPI_RSER_TFUF_RE, \/*!< TFUF status\/interrupt enable*\/$/;"	e	enum:_dspi_status_and_interrupt_request
kEDMAAllChannel	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAAllChannel = 64U$/;"	e	enum:_edma_channel_indicator
kEDMAAnyChannel	platform/drivers/inc/fsl_edma_driver.h	/^    kEDMAAnyChannel = 0xFEU      \/*!< Macros used when requesting channel dynamically. *\/$/;"	e	enum:_edma_chn_state_type
kEDMABandwidthStall4Cycle	platform/hal/inc/fsl_edma_hal.h	/^    kEDMABandwidthStall4Cycle = 2U,  \/*!< eDMA engine stalls for 4 cycles after each read\/write. *\/$/;"	e	enum:_edma_bandwidth_config
kEDMABandwidthStall8Cycle	platform/hal/inc/fsl_edma_hal.h	/^    kEDMABandwidthStall8Cycle = 3U   \/*!< eDMA engine stalls for 8 cycles after each read\/write. *\/$/;"	e	enum:_edma_bandwidth_config
kEDMABandwidthStallNone	platform/hal/inc/fsl_edma_hal.h	/^    kEDMABandwidthStallNone = 0U,    \/*!< No eDMA engine stalls. *\/$/;"	e	enum:_edma_bandwidth_config
kEDMAChannel0	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel0 = 0U,     \/*!< Channel 0. *\/$/;"	e	enum:_edma_channel_indicator
kEDMAChannel1	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel1 = 1U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel10	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel10 = 10U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel11	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel11 = 11U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel12	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel12 = 12U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel13	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel13 = 13U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel14	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel14 = 14U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel15	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel15 = 15U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel16	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel16 = 16U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel17	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel17 = 17U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel18	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel18 = 18U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel19	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel19 = 19U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel2	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel2 = 2U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel20	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel20 = 20U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel21	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel21 = 21U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel22	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel22 = 22U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel23	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel23 = 23U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel24	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel24 = 24U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel25	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel25 = 25U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel26	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel26 = 26U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel27	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel27 = 27U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel28	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel28 = 28U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel29	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel29 = 29U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel3	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel3 = 3U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel30	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel30 = 30U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel31	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel31 = 31U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel4	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel4 = 4U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel5	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel5 = 5U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel6	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel6 = 6U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel7	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel7 = 7U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel8	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel8 = 8U,$/;"	e	enum:_edma_channel_indicator
kEDMAChannel9	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChannel9 = 9U,$/;"	e	enum:_edma_channel_indicator
kEDMAChnArbitrationFixedPriority	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnArbitrationFixedPriority = 0U,  \/*!< Fixed Priority arbitration is used for selection$/;"	e	enum:_edma_channel_arbitration
kEDMAChnArbitrationRoundrobin	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnArbitrationRoundrobin           \/*!< Round-Robin arbitration is used for selection among$/;"	e	enum:_edma_channel_arbitration
kEDMAChnError	platform/drivers/inc/fsl_edma_driver.h	/^    kEDMAChnError                  \/*!< An error occurs in the eDMA channel. *\/$/;"	e	enum:_edma_chn_status
kEDMAChnIdle	platform/drivers/inc/fsl_edma_driver.h	/^    kEDMAChnIdle,                  \/*!< eDMA channel is idle. *\/$/;"	e	enum:_edma_chn_status
kEDMAChnNormal	platform/drivers/inc/fsl_edma_driver.h	/^    kEDMAChnNormal = 0U,           \/*!< eDMA channel is occupied. *\/$/;"	e	enum:_edma_chn_status
kEDMAChnPriority0	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority0 = 0U,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority1	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority1,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority10	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority10,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority11	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority11,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority12	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority12,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority13	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority13,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority14	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority14,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority15	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority15$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority2	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority2,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority3	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority3,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority4	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority4,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority5	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority5,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority6	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority6,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority7	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority7,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority8	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority8,$/;"	e	enum:_edma_chn_priority
kEDMAChnPriority9	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAChnPriority9,$/;"	e	enum:_edma_chn_priority
kEDMAGroup0PriorityHighGroup1PriorityLow	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAGroup0PriorityHighGroup1PriorityLow     \/*!< eDMA group 0's priority is higher priority.$/;"	e	enum:_edma_group_priority
kEDMAGroup0PriorityLowGroup1PriorityHigh	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAGroup0PriorityLowGroup1PriorityHigh,    \/*!< eDMA group 0's priority is lower priority.$/;"	e	enum:_edma_group_priority
kEDMAGroupArbitrationFixedPriority	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAGroupArbitrationFixedPriority = 0U,    \/*!< Fixed Priority arbitration is used for$/;"	e	enum:_edma_group_arbitration
kEDMAGroupArbitrationRoundrobin	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAGroupArbitrationRoundrobin             \/*!< Round-Robin arbitration is used for selection$/;"	e	enum:_edma_group_arbitration
kEDMAInvalidChannel	platform/drivers/inc/fsl_edma_driver.h	/^    kEDMAInvalidChannel = 0xFFU, \/*!< Macros indicate the failure of the channel request. *\/$/;"	e	enum:_edma_chn_state_type
kEDMAMemoryToMemory	platform/drivers/inc/fsl_edma_driver.h	/^    kEDMAMemoryToMemory,            \/*!< Transfer from memory to memory *\/$/;"	e	enum:_edma_transfer_type
kEDMAMemoryToPeripheral	platform/drivers/inc/fsl_edma_driver.h	/^    kEDMAMemoryToPeripheral,        \/*!< Transfer from memory to peripheral *\/$/;"	e	enum:_edma_transfer_type
kEDMAModulo128Kbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo128Kbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo128Mbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo128Mbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo128bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo128bytes,$/;"	e	enum:_edma_modulo
kEDMAModulo16Kbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo16Kbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo16Mbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo16Mbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo16bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo16bytes,$/;"	e	enum:_edma_modulo
kEDMAModulo1Gbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo1Gbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo1Kbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo1Kbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo1Mbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo1Mbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo256Kbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo256Kbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo256Mbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo256Mbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo256bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo256bytes,$/;"	e	enum:_edma_modulo
kEDMAModulo2Gbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo2Gbytes$/;"	e	enum:_edma_modulo
kEDMAModulo2Kbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo2Kbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo2Mbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo2Mbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo2bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo2bytes,$/;"	e	enum:_edma_modulo
kEDMAModulo32Kbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo32Kbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo32Mbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo32Mbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo32bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo32bytes,$/;"	e	enum:_edma_modulo
kEDMAModulo4Kbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo4Kbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo4Mbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo4Mbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo4bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo4bytes,$/;"	e	enum:_edma_modulo
kEDMAModulo512Kbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo512Kbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo512Mbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo512Mbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo512bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo512bytes,$/;"	e	enum:_edma_modulo
kEDMAModulo64Kbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo64Kbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo64Mbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo64Mbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo64bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo64bytes,$/;"	e	enum:_edma_modulo
kEDMAModulo8Kbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo8Kbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo8Mbytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo8Mbytes,$/;"	e	enum:_edma_modulo
kEDMAModulo8bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModulo8bytes,$/;"	e	enum:_edma_modulo
kEDMAModuloDisable	platform/hal/inc/fsl_edma_hal.h	/^    kEDMAModuloDisable = 0U,$/;"	e	enum:_edma_modulo
kEDMAPeripheralToMemory	platform/drivers/inc/fsl_edma_driver.h	/^    kEDMAPeripheralToMemory,        \/*!< Transfer from peripheral to memory *\/$/;"	e	enum:_edma_transfer_type
kEDMATransferSize_16Bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMATransferSize_16Bytes = 0x4U,$/;"	e	enum:_edma_transfer_size
kEDMATransferSize_1Bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMATransferSize_1Bytes = 0x0U,$/;"	e	enum:_edma_transfer_size
kEDMATransferSize_2Bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMATransferSize_2Bytes = 0x1U,$/;"	e	enum:_edma_transfer_size
kEDMATransferSize_32Bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMATransferSize_32Bytes = 0x5U$/;"	e	enum:_edma_transfer_size
kEDMATransferSize_4Bytes	platform/hal/inc/fsl_edma_hal.h	/^    kEDMATransferSize_4Bytes = 0x2U,$/;"	e	enum:_edma_transfer_size
kEWMLogicOneAssert	platform/hal/inc/fsl_ewm_hal.h	/^    kEWMLogicOneAssert  = 1          \/*!< assert state of EWM_in signal is logic one *\/$/;"	e	enum:_ewm_in_assertion_state
kEWMLogicZeroAssert	platform/hal/inc/fsl_ewm_hal.h	/^    kEWMLogicZeroAssert = 0,         \/*!< assert state of EWM_in signal is logic zero *\/$/;"	e	enum:_ewm_in_assertion_state
kEnetAllInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetAllInterrupt           = 0x7FFFFFFFU   \/*!< All interrupt*\/$/;"	e	enum:_enet_interrupt_request
kEnetBabrInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetBabrInterrupt          = 0x40000000U,  \/*!< Babbling receive error interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetBabtInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetBabtInterrupt          = 0x20000000U,  \/*!< Babbling transmit error interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetBaseIncreaseUnit	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetBaseIncreaseUnit = 2           \/*!< PTP timer adjusts clock and increases value to 2*\/$/;"	e	enum:_enet_ptp_timer_wrap_period
kEnetCfgFullDuplex	platform/hal/inc/fsl_enet_hal.h	/^    kEnetCfgFullDuplex = 1U  \/*!< Full duplex mode*\/$/;"	e	enum:_enet_config_duplex
kEnetCfgHalfDuplex	platform/hal/inc/fsl_enet_hal.h	/^    kEnetCfgHalfDuplex = 0U, \/*!< Half duplex mode*\/$/;"	e	enum:_enet_config_duplex
kEnetCfgMii	platform/hal/inc/fsl_enet_hal.h	/^    kEnetCfgMii  = 0U,   \/*!< MII mode for data interface*\/$/;"	e	enum:_enet_config_rmii_mode
kEnetCfgRmii	platform/hal/inc/fsl_enet_hal.h	/^    kEnetCfgRmii = 1U    \/*!< RMII mode for data interface*\/$/;"	e	enum:_enet_config_rmii_mode
kEnetCfgSpeed100M	platform/hal/inc/fsl_enet_hal.h	/^    kEnetCfgSpeed100M = 0U,   \/*!< Speed 100 M mode*\/$/;"	e	enum:_enet_config_speed
kEnetCfgSpeed10M	platform/hal/inc/fsl_enet_hal.h	/^    kEnetCfgSpeed10M  = 1U    \/*!< Speed 10 M mode*\/$/;"	e	enum:_enet_config_speed
kEnetChannelBothCapture	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelBothCapture             = 3U,  \/*!< Input capture on both edges*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetChannelClearCompare	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelClearCompare            = 6U,  \/*!< Clear output on compare*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetChannelClearCompareSetOverflow	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelClearCompareSetOverflow = 10U, \/*!< Clear output on compare, set output on overflow*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetChannelDisable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelDisable                 = 0U,  \/*!< Disable timer channel*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetChannelFallingCapture	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelFallingCapture          = 2U,  \/*!< Input capture on falling edge*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetChannelPulseHighonCompare	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelPulseHighonCompare      = 15U  \/*!< Pulse output high on compare for one 1588 clock cycle*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetChannelPulseLowonCompare	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelPulseLowonCompare       = 14U, \/*!< Pulse output low on compare for one 1588 clock cycle*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetChannelRisingCapture	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelRisingCapture           = 1U,  \/*!< Input capture on rising edge*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetChannelSetCompare	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelSetCompare              = 7U,  \/*!< Set output on compare*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetChannelSetCompareClearOverflow	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelSetCompareClearOverflow = 11U, \/*!< Set output on compare, clear output on overflow*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetChannelSoftCompare	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelSoftCompare             = 4U,  \/*!< Output compare software only*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetChannelToggleCompare	platform/hal/inc/fsl_enet_hal.h	/^    kEnetChannelToggleCompare           = 5U,  \/*!< Toggle output on compare*\/$/;"	e	enum:_enet_timer_channel_mode
kEnetCrcMask1	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetCrcMask1  = 0x3F         \/*!< CRC-32 mask*\/$/;"	e	enum:_enet_crc_parameter
kEnetCrcOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetCrcOffset = 8,           \/*!< CRC-32 offset2*\/$/;"	e	enum:_enet_crc_parameter
kEnetDebugModeEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetDebugModeEnable          = 0x2U, \/*! Enable MAC to enter hardware freeze when enter Debug mode*\/$/;"	e	enum:_enet_mac_control_flag
kEnetDefaultIpg	platform/hal/inc/fsl_enet_hal.h	/^    kEnetDefaultIpg          = 12,    \/*!< ENET default transmit inter packet gap*\/$/;"	e	enum:_enet_frame_max
kEnetDefaultTruncLen	platform/hal/inc/fsl_enet_hal.h	/^    kEnetDefaultTruncLen     = 2047,  \/*!< Default Truncate length*\/$/;"	e	enum:_enet_frame_max
kEnetDefaultTxFifoAlmostFull	platform/hal/inc/fsl_enet_hal.h	/^    kEnetDefaultTxFifoAlmostFull = 8U    \/*!< ENET default tranmit fifo almost full value*\/$/;"	e	enum:_enet_fifo_configure
kEnetEBusERInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetEBusERInterrupt        = 0x00400000U,  \/*!< Ethernet bus error interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetEthernetHeadLen	platform/hal/inc/fsl_enet_hal.h	/^    kEnetEthernetHeadLen     = 14,    \/*!< Ethernet Frame header length*\/$/;"	e	enum:_enet_frame_max
kEnetEthernetVlanHeadLen	platform/hal/inc/fsl_enet_hal.h	/^    kEnetEthernetVlanHeadLen = 18     \/*!< Ethernet Vlan frame header length*\/$/;"	e	enum:_enet_frame_max
kEnetFrameFcsLen	platform/hal/inc/fsl_enet_hal.h	/^    kEnetFrameFcsLen         = 4,     \/*!< FCS length*\/$/;"	e	enum:_enet_frame_max
kEnetGraceStopInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetGraceStopInterrupt     = 0x10000000U,  \/*!< Graceful stop complete interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetHashValMask	platform/hal/inc/fsl_enet_hal.h	/^    kEnetHashValMask = 0x1FU,    \/*!< ENET hash value mask*\/$/;"	e	enum:_enet_constant_parameter
kEnetLateCollisionInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetLateCollisionInterrupt = 0x00200000U,  \/*!< Late collision interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetMacAddrInsert	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMacAddrInsert            = 0x800U, \/*!< Enable MAC address insert*\/$/;"	e	enum:_enet_mac_control_flag
kEnetMacAddrLen	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMacAddrLen  = 6U,       \/*!< ENET mac address length*\/$/;"	e	enum:_enet_constant_parameter
kEnetMacEnhancedEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMacEnhancedEnable        = 0x40000U \/*!< Enable enhanced MAC feature (1588 feature\/enhanced buff descriptor)*\/$/;"	e	enum:_enet_mac_control_flag
kEnetMacMibEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMacMibEnable             = 0x8000U,  \/*!< Disable MIB module*\/$/;"	e	enum:_enet_mac_control_flag
kEnetMacNormalMode	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMacNormalMode = 0U,   \/*!< Normal operationg mode for ENET MAC*\/$/;"	e	enum:_enet_mac_operate_mode
kEnetMacSleepMode	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMacSleepMode  = 1U    \/*!< Sleep mode for ENET MAC*\/$/;"	e	enum:_enet_mac_operate_mode
kEnetMaxFrameBdNumbers	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMaxFrameBdNumbers   = 6,     \/*!< Maximum buffer descriptor numbers of a frame*\/$/;"	e	enum:_enet_frame_max
kEnetMaxFrameDateSize	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMaxFrameDateSize    = 1500,  \/*!< Maximum frame data size*\/$/;"	e	enum:_enet_frame_max
kEnetMaxFrameSize	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMaxFrameSize        = 1518,  \/*!< Maximum frame size*\/$/;"	e	enum:_enet_frame_max
kEnetMaxFrameVlanSize	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMaxFrameVlanSize    = 1522,  \/*!< Maximum VLAN frame size*\/$/;"	e	enum:_enet_frame_max
kEnetMaxMdioHoldCycle	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMaxMdioHoldCycle    = 7,     \/*!< Maximum hold time clock cycle on MDIO Output*\/$/;"	e	enum:_enet_frame_max
kEnetMaxTimeout	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMaxTimeout  = 0xFFFFU,  \/*!< ENET timeout*\/$/;"	e	enum:_enet_constant_parameter
kEnetMaxValidTxIpg	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMaxValidTxIpg       = 27,    \/*!< Maximum valid transmit IPG*\/$/;"	e	enum:_enet_frame_max
kEnetMdcFreq	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMdcFreq     = 2500000U  \/*!< MDC frequency*\/$/;"	e	enum:_enet_constant_parameter
kEnetMiiErrorNumber	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMiiErrorNumber = 3      \/*!< ENET mii error irq number*\/$/;"	e	enum:_enet_irq_number
kEnetMiiInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMiiInterrupt           = 0x00800000U,  \/*!< MII interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetMinBuffSize	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMinBuffSize = 256U,     \/*!< ENET minimum buffer size*\/$/;"	e	enum:_enet_constant_parameter
kEnetMinFifoAlmostEmpty	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMinFifoAlmostEmpty      = 4U,   \/*!<  ENET minimum FIFO almost empty value*\/$/;"	e	enum:_enet_fifo_configure
kEnetMinTxFifoAlmostFull	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMinTxFifoAlmostFull     = 6U,   \/*!< ENET minimum transmit fifo almost full value*\/$/;"	e	enum:_enet_fifo_configure
kEnetMinValidTxIpg	platform/hal/inc/fsl_enet_hal.h	/^    kEnetMinValidTxIpg       = 8,     \/*!< Minimum valid transmit IPG*\/     $/;"	e	enum:_enet_frame_max
kEnetNsecOneSec	platform/hal/inc/fsl_enet_hal.h	/^    kEnetNsecOneSec          = 1000000000, \/*!< NanoSecond in one second*\/$/;"	e	enum:_enet_frame_max
kEnetPacketIpv4Version	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPacketIpv4Version = 0x4,        \/*!< Packet IP version IPv4*\/$/;"	e	enum:_enet_protocol_type
kEnetPacketIpv6Version	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPacketIpv6Version = 0x6         \/*!< Packet IP version IPv6*\/$/;"	e	enum:_enet_protocol_type
kEnetPacketUdpVersion	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPacketUdpVersion  = 0x11,       \/*!< UDP protocol type*\/$/;"	e	enum:_enet_protocol_type
kEnetPayloadRxInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetPayloadRxInterrupt     = 0x00040000U,  \/*!< Payload Receive interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetPayloadlenCheckEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetPayloadlenCheckEnable    = 0x4U, \/*!< ENET receive payload length check Enable*\/$/;"	e	enum:_enet_mac_control_flag
kEnetProtocol8021QVlan	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetProtocol8021QVlan = 0x8100,     \/*!< Packet type VLAN*\/$/;"	e	enum:_enet_protocol_type
kEnetProtocolIpv4	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetProtocolIpv4      = 0x0800,     \/*!< Packet type IPv4*\/$/;"	e	enum:_enet_protocol_type
kEnetProtocolIpv6	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetProtocolIpv6      = 0x86dd,     \/*!< Packet type IPv6*\/$/;"	e	enum:_enet_protocol_type
kEnetProtocoll2ptpv2	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetProtocoll2ptpv2   = 0x88F7,     \/*!< Packet type Ethernet ieee802.3*\/$/;"	e	enum:_enet_protocol_type
kEnetPtpAtperVaule	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpAtperVaule    = 1000000000, \/*!< PTP timer wrap around one second *\/$/;"	e	enum:_enet_ptp_timer_wrap_period
kEnetPtpCorrectTime	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpCorrectTime,           \/*!< ENET PTP time correction*\/$/;"	e	enum:_enet_ptp_ioctl
kEnetPtpEtherL2ClockIdOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpEtherL2ClockIdOffset    = 0x22,   \/*!< PTPv2 message Ethernet clock id offset*\/$/;"	e	enum:_enet_ethernetl2_ptpv2_content_offset
kEnetPtpEtherL2CtlOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpEtherL2CtlOffset        = 0x2e    \/*!< PTPv2 message Ethernet control offset*\/$/;"	e	enum:_enet_ethernetl2_ptpv2_content_offset
kEnetPtpEtherL2MsgTypeOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpEtherL2MsgTypeOffset    = 0x0e,   \/*!< PTPv2 message Ethernet message type offset*\/$/;"	e	enum:_enet_ethernetl2_ptpv2_content_offset
kEnetPtpEtherL2PktTypeOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpEtherL2PktTypeOffset    = 0x0c,   \/*!< PTPv2 message Ethernet packet type offset*\/$/;"	e	enum:_enet_ethernetl2_ptpv2_content_offset
kEnetPtpEtherL2SequenceIdOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpEtherL2SequenceIdOffset = 0x2c,   \/*!< PTPv2 message Ethernet sequence id offset*\/$/;"	e	enum:_enet_ethernetl2_ptpv2_content_offset
kEnetPtpEtherL2VersionOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpEtherL2VersionOffset    = 0x0f,   \/*!< PTPv2 message Ethernet version type offset*\/$/;"	e	enum:_enet_ethernetl2_ptpv2_content_offset
kEnetPtpEventMsgType	platform/drivers/inc/fsl_enet_driver.h	/^     kEnetPtpEventMsgType    = 3,      \/*!< PTP event message type*\/$/;"	e	enum:_enet_ptp_event_type
kEnetPtpEventPort	platform/drivers/inc/fsl_enet_driver.h	/^     kEnetPtpEventPort       = 319,    \/*!< PTP event port number*\/$/;"	e	enum:_enet_ptp_event_type
kEnetPtpFlushTimestamp	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpFlushTimestamp,        \/*!< ENET PTP flushes timestamp*\/$/;"	e	enum:_enet_ptp_ioctl
kEnetPtpGetCurrentTime	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpGetCurrentTime,        \/*!< ENET PTP gets current time*\/$/;"	e	enum:_enet_ptp_ioctl
kEnetPtpGetRxTimestamp	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpGetRxTimestamp = 0,    \/*!< ENET PTP gets receive timestamp*\/$/;"	e	enum:_enet_ptp_ioctl
kEnetPtpGetTxTimestamp	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpGetTxTimestamp,        \/*!< ENET PTP gets transmit timestamp*\/$/;"	e	enum:_enet_ptp_ioctl
kEnetPtpGnrlPort	platform/drivers/inc/fsl_enet_driver.h	/^     kEnetPtpGnrlPort        = 320     \/*!< PTP general port number*\/$/;"	e	enum:_enet_ptp_event_type
kEnetPtpIpVersionOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpVersionOffset       = 0xe,   \/*!< IPv4 PTP message IP version offset*\/$/;"	e	enum:_enet_ipv4_ptp_content_offset
kEnetPtpIpv4UdpClockIdOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv4UdpClockIdOffset  = 0x3e,  \/*!< IPv4 PTP message UDP clock id offset*\/$/;"	e	enum:_enet_ipv4_ptp_content_offset
kEnetPtpIpv4UdpCtlOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv4UdpCtlOffset      = 0x4a   \/*!< IPv4 PTP message UDP control offset*\/$/;"	e	enum:_enet_ipv4_ptp_content_offset
kEnetPtpIpv4UdpMsgTypeOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv4UdpMsgTypeOffset  = 0x2a,  \/*!< IPv4 PTP message UDP message type offset*\/$/;"	e	enum:_enet_ipv4_ptp_content_offset
kEnetPtpIpv4UdpPortOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv4UdpPortOffset     = 0x24,  \/*!< IPv4 PTP message UDP port offset*\/$/;"	e	enum:_enet_ipv4_ptp_content_offset
kEnetPtpIpv4UdpProtocolOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv4UdpProtocolOffset = 0x17,  \/*!< IPv4 PTP message UDP protocol offset*\/$/;"	e	enum:_enet_ipv4_ptp_content_offset
kEnetPtpIpv4UdpSequenIdOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv4UdpSequenIdOffset = 0x48,  \/*!< IPv4 PTP message UDP sequence id offset*\/$/;"	e	enum:_enet_ipv4_ptp_content_offset
kEnetPtpIpv4UdpVersionoffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv4UdpVersionoffset  = 0x2b,  \/*!< IPv4 PTP message UDP version offset*\/$/;"	e	enum:_enet_ipv4_ptp_content_offset
kEnetPtpIpv6UdpClockIdOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv6UdpClockIdOffset    = 0x52,   \/*!< IPv6 PTP message UDP clock id offset*\/$/;"	e	enum:_enet_ipv6_ptp_content_offset
kEnetPtpIpv6UdpCtlOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv6UdpCtlOffset        = 0x5e    \/*!< IPv6 PTP message UDP control offset*\/$/;"	e	enum:_enet_ipv6_ptp_content_offset
kEnetPtpIpv6UdpMsgTypeOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv6UdpMsgTypeOffset    = 0x3e,   \/*!< IPv6 PTP message UDP message type offset*\/$/;"	e	enum:_enet_ipv6_ptp_content_offset
kEnetPtpIpv6UdpPortOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv6UdpPortOffset       = 0x38,   \/*!< IPv6 PTP message UDP port offset*\/$/;"	e	enum:_enet_ipv6_ptp_content_offset
kEnetPtpIpv6UdpProtocolOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv6UdpProtocolOffset   = 0x14,   \/*!< IPv6 PTP message UDP protocol offset*\/$/;"	e	enum:_enet_ipv6_ptp_content_offset
kEnetPtpIpv6UdpSequenceIdOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv6UdpSequenceIdOffset = 0x5c,   \/*!< IPv6 PTP message UDP sequence id offset*\/$/;"	e	enum:_enet_ipv6_ptp_content_offset
kEnetPtpIpv6UdpVersionOffset	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpIpv6UdpVersionOffset    = 0x3f,   \/*!< IPv6 PTP message UDP version offset*\/$/;"	e	enum:_enet_ipv6_ptp_content_offset
kEnetPtpReceiveEthernetPtpV2	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpReceiveEthernetPtpV2   \/*!< ENET PTPv2 receives with Ethernet frame*\/$/;"	e	enum:_enet_ptp_ioctl
kEnetPtpSendEthernetPtpV2	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpSendEthernetPtpV2,     \/*!< ENET PTPv2 sends Ethernet frame*\/$/;"	e	enum:_enet_ptp_ioctl
kEnetPtpSetCurrentTime	platform/drivers/inc/fsl_enet_driver.h	/^    kEnetPtpSetCurrentTime,        \/*!< ENET PTP sets current time*\/$/;"	e	enum:_enet_ptp_ioctl
kEnetPtpSourcePortIdLen	platform/drivers/inc/fsl_enet_driver.h	/^     kEnetPtpSourcePortIdLen = 10,     \/*!< PTP message sequence id length*\/$/;"	e	enum:_enet_ptp_event_type
kEnetReadNoCompliant	platform/hal/inc/fsl_enet_hal.h	/^    kEnetReadNoCompliant = 3U    \/*!< Read frame operation, but not MII compliant*\/$/;"	e	enum:_enet_mii_read
kEnetReadValidFrame	platform/hal/inc/fsl_enet_hal.h	/^    kEnetReadValidFrame  = 2U,   \/*!< Read frame operation for a valid MII management frame.*\/$/;"	e	enum:_enet_mii_read
kEnetReceiveNumber	platform/hal/inc/fsl_enet_hal.h	/^    kEnetReceiveNumber  = 1,     \/*!< ENET receive irq number*\/$/;"	e	enum:_enet_irq_number
kEnetRetryLimitInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRetryLimitInterrupt    = 0x00100000U,  \/*!< Collision Retry Limit interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetRxAccelEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxAccelEnable            = 0x2000U, \/*!< Transmit accelerator enable*\/$/;"	e	enum:_enet_mac_control_flag
kEnetRxAccelIpCheckEnabled	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxAccelIpCheckEnabled    =  0x02U,  \/*!< Discard with wrong IP header checksum *\/$/;"	e	enum:_enet_rxaccelerator_config
kEnetRxAccelMacCheckEnabled	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxAccelMacCheckEnabled   =  0x40U,  \/*!< Discard with Mac layer errors*\/$/;"	e	enum:_enet_rxaccelerator_config
kEnetRxAccelPadRemoveEnabled	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxAccelPadRemoveEnabled  =  0x01U,  \/*!< Padding removal for short IP frames*\/$/;"	e	enum:_enet_rxaccelerator_config
kEnetRxAccelProtoCheckEnabled	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxAccelProtoCheckEnabled =  0x04U,  \/*!< Discard with wrong protocol checksum*\/$/;"	e	enum:_enet_rxaccelerator_config
kEnetRxAccelisShift16Enabled	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxAccelisShift16Enabled  =  0x80U   \/*!< Rx FIFO shift-16*\/$/;"	e	enum:_enet_rxaccelerator_config
kEnetRxBcRejectEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBcRejectEnable         = 0x80U, \/*!< Broadcast frame reject*\/$/;"	e	enum:_enet_mac_control_flag
kEnetRxBdBroadCast	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdBroadCast       = 0x0080U,    \/*!< Broadcast *\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdBroadCast	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdBroadCast       = 0x8000U,    \/*!< Broadcast *\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdCollision	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdCollision = 0x0002U,              \/*!< BD collision*\/$/;"	e	enum:_enet_rx_bd_control_extend1
kEnetRxBdCollision	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdCollision = 0x0200U,           \/*!< BD collision*\/$/;"	e	enum:_enet_rx_bd_control_extend1
kEnetRxBdCrc	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdCrc             = 0x0004U,    \/*!< Receive CRC error*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdCrc	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdCrc             = 0x0400U,    \/*!< Receive CRC error*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdEmpty	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdEmpty           = 0x0080U,    \/*!< Empty bit*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdEmpty	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdEmpty           = 0x8000U,    \/*!< Empty bit*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdIntrrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdIntrrupt  = 0x0080U,           \/*!< BD interrupt*\/$/;"	e	enum:_enet_rx_bd_control_extend1
kEnetRxBdIntrrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdIntrrupt  = 0x8000U               \/*!< BD interrupt*\/$/;"	e	enum:_enet_rx_bd_control_extend1
kEnetRxBdIpHeaderChecksumErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdIpHeaderChecksumErr = 0x0020U,  \/*!< IP header checksum error*\/$/;"	e	enum:_enet_rx_bd_control_extend0
kEnetRxBdIpHeaderChecksumErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdIpHeaderChecksumErr = 0x2000U,  \/*!< IP header checksum error*\/$/;"	e	enum:_enet_rx_bd_control_extend0
kEnetRxBdIpv4	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdIpv4                = 0x0001U,  \/*!< Ipv4 frame*\/$/;"	e	enum:_enet_rx_bd_control_extend0
kEnetRxBdIpv4	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdIpv4                = 0x0100U,  \/*!< Ipv4 frame*\/$/;"	e	enum:_enet_rx_bd_control_extend0
kEnetRxBdIpv6	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdIpv6                = 0x0002U,  \/*!< Ipv6 frame*\/$/;"	e	enum:_enet_rx_bd_control_extend0
kEnetRxBdIpv6	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdIpv6                = 0x0200U,  \/*!< Ipv6 frame*\/$/;"	e	enum:_enet_rx_bd_control_extend0
kEnetRxBdLast	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdLast            = 0x0008U,    \/*!< Last BD in the frame*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdLast	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdLast            = 0x0800U,    \/*!< Last BD in the frame*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdLengthViolation	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdLengthViolation = 0x0020U,    \/*!< Receive length violation*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdLengthViolation	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdLengthViolation = 0x2000U,    \/*!< Receive length violation*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdMacErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdMacErr    = 0x0080U,              \/*!< Mac error*\/$/;"	e	enum:_enet_rx_bd_control_extend1
kEnetRxBdMacErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdMacErr    = 0x8000U            \/*!< Mac error *\/$/;"	e	enum:_enet_rx_bd_control_extend1
kEnetRxBdMiss	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdMiss            = 0x0001U     \/*!< Receive for promiscuous mode*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdMiss	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdMiss            = 0x0100U,    \/*!< Receive for promiscuous mode*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdMultiCast	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdMultiCast       = 0x0040U,    \/*!< Multicast*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdMultiCast	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdMultiCast       = 0x4000U,    \/*!< Multicast*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdNoOctet	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdNoOctet         = 0x0010U,    \/*!< Receive non-octet aligned frame*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdNoOctet	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdNoOctet         = 0x1000U,    \/*!< Receive non-octet aligned frame*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdOverRun	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdOverRun         = 0x0002U,    \/*!< Receive FIFO overrun*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdOverRun	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdOverRun         = 0x0200U,    \/*!< Receive FIFO overrun*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdPhyErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdPhyErr    = 0x0004U,              \/*!< PHY error*\/$/;"	e	enum:_enet_rx_bd_control_extend1
kEnetRxBdPhyErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdPhyErr    = 0x0400U,           \/*!< PHY error*\/$/;"	e	enum:_enet_rx_bd_control_extend1
kEnetRxBdProtocolChecksumErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdProtocolChecksumErr = 0x0010U,  \/*!< Protocol checksum error*\/$/;"	e	enum:_enet_rx_bd_control_extend0
kEnetRxBdProtocolChecksumErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdProtocolChecksumErr = 0x1000U,  \/*!< Protocol checksum error*\/$/;"	e	enum:_enet_rx_bd_control_extend0
kEnetRxBdRxSoftOwner1	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdRxSoftOwner1    = 0x0040U,    \/*!< Receive software owner*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdRxSoftOwner1	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdRxSoftOwner1    = 0x4000U,    \/*!< Receive software owner*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdRxSoftOwner2	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdRxSoftOwner2    = 0x0010U,    \/*!< Receive software owner*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdRxSoftOwner2	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdRxSoftOwner2    = 0x1000U,    \/*!< Receive software owner*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdTrunc	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdTrunc           = 0x0001U     \/*!< Frame is truncated    *\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdTrunc	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdTrunc           = 0x0100U,    \/*!< Frame is truncated *\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdUnicast	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdUnicast   = 0x0001U,              \/*!< Unicast frame*\/$/;"	e	enum:_enet_rx_bd_control_extend1
kEnetRxBdUnicast	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdUnicast   = 0x0100U,           \/*!< Unicast frame*\/$/;"	e	enum:_enet_rx_bd_control_extend1
kEnetRxBdVlan	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdVlan                = 0x0004U,  \/*!< VLAN*\/$/;"	e	enum:_enet_rx_bd_control_extend0
kEnetRxBdVlan	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdVlan                = 0x0400U,  \/*!< VLAN*\/$/;"	e	enum:_enet_rx_bd_control_extend0
kEnetRxBdWrap	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdWrap            = 0x0020U,    \/*!< Update buffer descriptor*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxBdWrap	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxBdWrap            = 0x2000U,    \/*!< Update buffer descriptor*\/$/;"	e	enum:_enet_rx_bd_control_status
kEnetRxByteInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxByteInterrupt        = 0x01000000U,  \/*!< RX BYTE interrupt source *\/$/;"	e	enum:_enet_interrupt_request
kEnetRxCrcFwdEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxCrcFwdEnable           = 0x10U, \/*!< Received frame crc is stripped from the frame*\/$/;"	e	enum:_enet_mac_control_flag
kEnetRxFlowControlEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxFlowControlEnable      = 0x8U, \/*!< Enable ENET flow control*\/$/;"	e	enum:_enet_mac_control_flag
kEnetRxFrameInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxFrameInterrupt       = 0x02000000U,  \/*!< RX FRAME interrupt source *\/$/;"	e	enum:_enet_interrupt_request
kEnetRxPadRemoveEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxPadRemoveEnable        = 0x40U, \/*!< Padding is removed from received frames*\/$/;"	e	enum:_enet_mac_control_flag
kEnetRxPauseFwdEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxPauseFwdEnable         = 0x20U,\/*!< Pause frames are forwarded to the user application*\/$/;"	e	enum:_enet_mac_control_flag
kEnetRxPromiscuousEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetRxPromiscuousEnable      = 0x100U, \/*!< Promiscuous mode enabled*\/$/;"	e	enum:_enet_mac_control_flag
kEnetSMIPreambleDisable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetSMIPreambleDisable       = 0x10000U, \/*!< Enable SMI preamble*\/$/;"	e	enum:_enet_mac_control_flag
kEnetSpecialAddressDisable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetSpecialAddressDisable = 2U  \/*!< Disables the special address filter.*\/$/;"	e	enum:_enet_special_address_filter
kEnetSpecialAddressEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetSpecialAddressEnable  = 1U,  \/*!< Enables the special address filter.*\/$/;"	e	enum:_enet_special_address_filter
kEnetSpecialAddressInit	platform/hal/inc/fsl_enet_hal.h	/^    kEnetSpecialAddressInit    = 0U,     \/*!< Initializes the special address filter.*\/$/;"	e	enum:_enet_special_address_filter
kEnetStopModeEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetStopModeEnable           = 0x1U,  \/*!< ENET Stop mode enable*\/$/;"	e	enum:_enet_mac_control_flag
kEnetStoreAndFwdEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetStoreAndFwdEnable        = 0x4000U, \/*!< Switcher to enable store and forward*\/$/;"	e	enum:_enet_mac_control_flag
kEnetTimerChannel1	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTimerChannel1 = 0U,  \/*!< 1588 timer Channel 1*\/$/;"	e	enum:_enet_timer_channel
kEnetTimerChannel2	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTimerChannel2 = 1U,  \/*!< 1588 timer Channel 2*\/$/;"	e	enum:_enet_timer_channel
kEnetTimerChannel3	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTimerChannel3 = 2U,  \/*!< 1588 timer Channel 3*\/$/;"	e	enum:_enet_timer_channel
kEnetTimerChannel4	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTimerChannel4 = 3U   \/*!< 1588 timer Channel 4*\/$/;"	e	enum:_enet_timer_channel
kEnetTransmitNumber	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTransmitNumber = 2,     \/*!< ENET transmit irq number*\/$/;"	e	enum:_enet_irq_number
kEnetTsAvailInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTsAvailInterrupt       = 0x00010000U,  \/*!< TS AVAIL interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetTsTimerInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTsTimerInterrupt       = 0x00008000U,  \/*!< TS WRAP interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetTsTimerNumber	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTsTimerNumber  = 0,     \/*!< ENET ts_timer irq number*\/$/;"	e	enum:_enet_irq_number
kEnetTxAccelEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxAccelEnable            = 0x1000U, \/*!< Transmit accelerator enable*\/$/;"	e	enum:_enet_mac_control_flag
kEnetTxAccelIpCheckEnabled	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxAccelIpCheckEnabled    = 0x08U,   \/*!< Insert IP header checksum *\/$/;"	e	enum:_enet_txaccelerator_config
kEnetTxAccelProtoCheckEnabled	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxAccelProtoCheckEnabled = 0x10U    \/*!< Insert protocol checksum*\/$/;"	e	enum:_enet_txaccelerator_config
kEnetTxAccelisShift16Enabled	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxAccelisShift16Enabled  = 0x01U,   \/*!< Tx FIFO shift-16*\/$/;"	e	enum:_enet_txaccelerator_config
kEnetTxBdExcessCollisionErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdExcessCollisionErr = 0x0010U,      \/*!<  Excess collision error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdExcessCollisionErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdExcessCollisionErr = 0x1000U,      \/*!<  Excess collision error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdLast	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdLast         = 0x0008U,         \/*!<  Last BD in the frame*\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxBdLast	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdLast         = 0x0800U,  \/*!<  Last BD in the frame*\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxBdLatecollisionErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdLatecollisionErr   = 0x0004U,      \/*!<  Late collision error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdLatecollisionErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdLatecollisionErr   = 0x0400U,      \/*!<  Late collision error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdOverFlowErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdOverFlowErr        = 0x0002U,      \/*!<  Overflow error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdOverFlowErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdOverFlowErr        = 0x0200U,      \/*!<  Overflow error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdReady	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdReady        = 0x0080U,         \/*!<  Ready bit*\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxBdReady	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdReady        = 0x8000U,  \/*!<  Ready bit*\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxBdTimeStamp	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTimeStamp   = 0x0020U    \/*!< Transmit timestamp flag *\/$/;"	e	enum:_enet_tx_bd_control_extend1
kEnetTxBdTimeStamp	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTimeStamp   = 0x2000U    \/*!< Transmit timestamp flag *\/$/;"	e	enum:_enet_tx_bd_control_extend1
kEnetTxBdTransmitCrc	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTransmitCrc  = 0x0004U          \/*!<  Receive for transmit CRC*\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxBdTransmitCrc	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTransmitCrc  = 0x0400U   \/*!<  Receive for transmit CRC   *\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxBdTxErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxErr              = 0x0080U,      \/*!<  Transmit error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdTxErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxErr              = 0x8000U,      \/*!<  Transmit error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdTxFrameErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxFrameErr         = 0x0008U,      \/*!<  Frame error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdTxFrameErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxFrameErr         = 0x0800U,      \/*!<  Frame error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdTxInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxInterrupt = 0x0040U,   \/*!< Transmit interrupt*\/$/;"	e	enum:_enet_tx_bd_control_extend1
kEnetTxBdTxInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxInterrupt = 0x4000U,   \/*!< Transmit interrupt*\/$/;"	e	enum:_enet_tx_bd_control_extend1
kEnetTxBdTxSoftOwner1	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxSoftOwner1 = 0x0040U,         \/*!<  Transmit software owner*\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxBdTxSoftOwner1	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxSoftOwner1 = 0x4000U,  \/*!<  Transmit software owner*\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxBdTxSoftOwner2	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxSoftOwner2 = 0x0010U,         \/*!<  Transmit software owner*\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxBdTxSoftOwner2	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxSoftOwner2 = 0x1000U,  \/*!<  Transmit software owner*\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxBdTxUnderFlowErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxUnderFlowErr     = 0x0020U,      \/*!<  Underflow error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdTxUnderFlowErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdTxUnderFlowErr     = 0x2000U,      \/*!<  Underflow error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxBdWrap	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdWrap         = 0x0020U,         \/*!<  Wrap buffer descriptor*\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxBdWrap	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxBdWrap         = 0x2000U,  \/*!<  Wrap buffer descriptor*\/$/;"	e	enum:_enet_tx_bd_control_status
kEnetTxByteInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxByteInterrupt        = 0x04000000U,  \/*!< TX BYTE interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetTxCrcBdEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxCrcBdEnable            = 0x400U,  \/*!< When Tx CRC FWD disable, Tx buffer descriptor enable Transmit CRC*\/$/;"	e	enum:_enet_mac_control_flag
kEnetTxCrcFwdEnable	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxCrcFwdEnable           = 0x200U, \/*!< Enable transmit frame with the crc from application*\/$/;"	e	enum:_enet_mac_control_flag
kEnetTxFrameInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxFrameInterrupt       = 0x08000000U,  \/*!< TX FRAME interrupt source *\/$/;"	e	enum:_enet_interrupt_request
kEnetTxTimestampErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxTimestampErr         = 0x0001U       \/*!<  Timestamp error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetTxTimestampErr	platform/hal/inc/fsl_enet_hal.h	/^    kEnetTxTimestampErr         = 0x0100U       \/*!<  Timestamp error*\/$/;"	e	enum:_enet_tx_bd_control_extend0
kEnetUnderrunInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetUnderrunInterrupt      = 0x00080000U,  \/*!< Transmit FIFO underrun interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetVlanTagEnabled	platform/hal/inc/fsl_enet_hal.h	/^    kEnetVlanTagEnabled           = 0x20000U,   \/*!< Enable Vlan Tag*\/$/;"	e	enum:_enet_mac_control_flag
kEnetWakeupInterrupt	platform/hal/inc/fsl_enet_hal.h	/^    kEnetWakeupInterrupt        = 0x00020000U,  \/*!< WAKEUP interrupt source*\/$/;"	e	enum:_enet_interrupt_request
kEnetWriteNoCompliant	platform/hal/inc/fsl_enet_hal.h	/^    kEnetWriteNoCompliant = 0U,  \/*!< Write frame operation, but not MII compliant.*\/$/;"	e	enum:_enet_mii_write
kEnetWriteValidFrame	platform/hal/inc/fsl_enet_hal.h	/^    kEnetWriteValidFrame  = 1U,  \/*!< Write frame operation for a valid MII management frame*\/$/;"	e	enum:_enet_mii_write
kErase	platform/drivers/inc/fsl_sdmmc_card.h	/^    kErase = 38,                    \/*!< ac                       R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kEventAutoClear	platform/osa/inc/fsl_os_abstraction.h	/^    kEventAutoClear    = 0U,  \/*!< The flags of the event will be cleared automatically. *\/$/;"	e	enum:_osa_event_clear_mode_t
kEventManualClear	platform/osa/inc/fsl_os_abstraction.h	/^    kEventManualClear  = 1U   \/*!< The flags of the event will be cleared manually.      *\/$/;"	e	enum:_osa_event_clear_mode_t
kFlashClock	platform/system/inc/fsl_clock_manager.h	/^   kFlashClock,                     \/*!< Flash clock *\/$/;"	e	enum:_clock_names
kFlexBusClock	platform/system/inc/fsl_clock_manager.h	/^   kFlexBusClock,                   \/*!< FlexBus clock *\/$/;"	e	enum:_clock_names
kFlexCanClkSource_Ipbus	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanClkSource_Ipbus,  \/*!< Peripheral clock*\/$/;"	e	enum:_flexcan_clk_source
kFlexCanClkSource_Osc	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanClkSource_Osc,    \/*!< Oscillator clock*\/$/;"	e	enum:_flexcan_clk_source
kFlexCanDisableMode	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanDisableMode,       \/*!< Module disable mode*\/$/;"	e	enum:_flexcan_operation_modes
kFlexCanFreezeMode	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanFreezeMode,        \/*!< Freeze mode*\/$/;"	e	enum:_flexcan_operation_modes
kFlexCanInt_Boff	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanInt_Boff,          \/*!< Bus off interrupt*\/$/;"	e	enum:_flexcan_int_type
kFlexCanInt_Buf	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanInt_Buf,           \/*!< OR'd message buffers interrupt*\/$/;"	e	enum:_flexcan_int_type
kFlexCanInt_Err	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanInt_Err,           \/*!< Error interrupt*\/$/;"	e	enum:_flexcan_int_type
kFlexCanInt_Rxwarning	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanInt_Rxwarning,     \/*!< RX warning interrupt*\/$/;"	e	enum:_flexcan_int_type
kFlexCanInt_Txwarning	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanInt_Txwarning,     \/*!< TX warning interrupt*\/$/;"	e	enum:_flexcan_int_type
kFlexCanInt_Wakeup	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanInt_Wakeup,        \/*!< Wakeup interrupt*\/$/;"	e	enum:_flexcan_int_type
kFlexCanListenOnlyMode	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanListenOnlyMode,    \/*!< Listen-only mode*\/$/;"	e	enum:_flexcan_operation_modes
kFlexCanLoopBackMode	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanLoopBackMode,      \/*!< Loop-back mode*\/$/;"	e	enum:_flexcan_operation_modes
kFlexCanMBStatusType_RX	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanMBStatusType_RX,          \/*!< Receive MB*\/$/;"	e	enum:_flexcan_mb_transmission_type
kFlexCanMBStatusType_RXRemote	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanMBStatusType_RXRemote,    \/*!< Receive remote request MB*\/$/;"	e	enum:_flexcan_mb_transmission_type
kFlexCanMBStatusType_RXTXRemote	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanMBStatusType_RXTXRemote,  \/*!< FlexCAN remote frame receives remote request and*\/$/;"	e	enum:_flexcan_mb_transmission_type
kFlexCanMBStatusType_TX	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanMBStatusType_TX,          \/*!< Transmit MB*\/$/;"	e	enum:_flexcan_mb_transmission_type
kFlexCanMBStatusType_TXRemote	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanMBStatusType_TXRemote,    \/*!< Transmit remote request MB*\/$/;"	e	enum:_flexcan_mb_transmission_type
kFlexCanMbId_Ext	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanMbId_Ext,         \/*!< Extended ID*\/$/;"	e	enum:_flexcan_mb_id_type
kFlexCanMbId_Std	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanMbId_Std,         \/*!< Standard ID*\/$/;"	e	enum:_flexcan_mb_id_type
kFlexCanMessageSize	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanMessageSize = 8,               \/*!< FlexCAN message buffer data size in bytes*\/$/;"	e	enum:_flexcan_constants
kFlexCanNormalMode	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanNormalMode,        \/*!< Normal mode or user mode*\/$/;"	e	enum:_flexcan_operation_modes
kFlexCanRX_Busy	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRX_Busy      = 0x8, \/*!< FlexCAN is updating the contents of the MB.*\/$/;"	e	enum:_flexcan_mb_code_rx
kFlexCanRX_Empty	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRX_Empty     = 0x4, \/*!< MB is active and empty.*\/$/;"	e	enum:_flexcan_mb_code_rx
kFlexCanRX_Full	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRX_Full      = 0x2, \/*!< MB is full.*\/$/;"	e	enum:_flexcan_mb_code_rx
kFlexCanRX_Inactive	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRX_Inactive  = 0x0, \/*!< MB is not active.*\/$/;"	e	enum:_flexcan_mb_code_rx
kFlexCanRX_NotUsed	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRX_NotUsed   = 0xF, \/*!< Not used*\/$/;"	e	enum:_flexcan_mb_code_rx
kFlexCanRX_Overrun	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRX_Overrun   = 0x6, \/*!< MB is overwritten into a full buffer.*\/$/;"	e	enum:_flexcan_mb_code_rx
kFlexCanRX_Ranswer	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRX_Ranswer   = 0xA, \/*!< A frame was configured to recognize a Remote Request Frame*\/$/;"	e	enum:_flexcan_mb_code_rx
kFlexCanRxFifoIDFilters_104	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_104 = 0xC,         \/*!< 104 Rx FIFO Filters. @internal gui name="104 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_112	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_112 = 0xD,         \/*!< 112 Rx FIFO Filters. @internal gui name="112 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_120	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_120 = 0xE,         \/*!< 120 Rx FIFO Filters. @internal gui name="120 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_128	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_128 = 0xF          \/*!< 128 Rx FIFO Filters. @internal gui name="128 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_16	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_16  = 0x1,         \/*!<  16 Rx FIFO Filters. @internal gui name="16 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_24	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_24  = 0x2,         \/*!<  24 Rx FIFO Filters. @internal gui name="24 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_32	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_32  = 0x3,         \/*!<  32 Rx FIFO Filters. @internal gui name="32 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_40	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_40  = 0x4,         \/*!<  40 Rx FIFO Filters. @internal gui name="40 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_48	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_48  = 0x5,         \/*!<  48 Rx FIFO Filters. @internal gui name="48 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_56	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_56  = 0x6,         \/*!<  56 Rx FIFO Filters. @internal gui name="56 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_64	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_64  = 0x7,         \/*!<  64 Rx FIFO Filters. @internal gui name="64 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_72	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_72  = 0x8,         \/*!<  72 Rx FIFO Filters. @internal gui name="72 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_8	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_8   = 0x0,         \/*!<   8 Rx FIFO Filters. @internal gui name="8 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_80	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_80  = 0x9,         \/*!<  80 Rx FIFO Filters. @internal gui name="80 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_88	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_88  = 0xA,         \/*!<  88 Rx FIFO Filters. @internal gui name="88 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIDFilters_96	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIDFilters_96  = 0xB,         \/*!<  96 Rx FIFO Filters. @internal gui name="96 Rx FIFO Filters" *\/$/;"	e	enum:_flexcan_rx_fifo_id_filter_number
kFlexCanRxFifoIdElementFormat_A	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIdElementFormat_A, \/*!< One full ID (standard and extended) per ID Filter Table*\/$/;"	e	enum:_flexcan_rx_fifo_id_element_format
kFlexCanRxFifoIdElementFormat_B	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIdElementFormat_B, \/*!< Two full standard IDs or two partial 14-bit (standard and*\/$/;"	e	enum:_flexcan_rx_fifo_id_element_format
kFlexCanRxFifoIdElementFormat_C	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIdElementFormat_C, \/*!< Four partial 8-bit Standard IDs per ID Filter Table*\/$/;"	e	enum:_flexcan_rx_fifo_id_element_format
kFlexCanRxFifoIdElementFormat_D	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxFifoIdElementFormat_D, \/*!< All frames rejected.*\/$/;"	e	enum:_flexcan_rx_fifo_id_element_format
kFlexCanRxMask_Global	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxMask_Global,      \/*!< Rx global mask*\/$/;"	e	enum:_flexcan_rx_mask_type
kFlexCanRxMask_Individual	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanRxMask_Individual,  \/*!< Rx individual mask*\/$/;"	e	enum:_flexcan_rx_mask_type
kFlexCanTX_Abort	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanTX_Abort     = 0x09, \/*!< MB is aborted.*\/$/;"	e	enum:_flexcan_mb_code_tx
kFlexCanTX_Data	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanTX_Data      = 0x0C, \/*!< MB is a TX Data Frame(MB RTR must be 0).*\/$/;"	e	enum:_flexcan_mb_code_tx
kFlexCanTX_Inactive	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanTX_Inactive  = 0x08, \/*!< MB is not active.*\/$/;"	e	enum:_flexcan_mb_code_tx
kFlexCanTX_NotUsed	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanTX_NotUsed   = 0xF,  \/*!< Not used*\/$/;"	e	enum:_flexcan_mb_code_tx
kFlexCanTX_Remote	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanTX_Remote    = 0x1C, \/*!< MB is a TX Remote Request Frame (MB RTR must be 1).*\/$/;"	e	enum:_flexcan_mb_code_tx
kFlexCanTX_Tanswer	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCanTX_Tanswer   = 0x0E, \/*!< MB is a TX Response Request Frame from.*\/$/;"	e	enum:_flexcan_mb_code_tx
kFlexCan_AckErr	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCan_AckErr  = 0x1000, \/*!< Received no ACK on transmission*\/$/;"	e	enum:_flexcan_err_status
kFlexCan_Bit0Err	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCan_Bit0Err = 0x2000, \/*!< Unable to send dominant bit*\/$/;"	e	enum:_flexcan_err_status
kFlexCan_Bit1Err	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCan_Bit1Err = 0x4000, \/*!< Unable to send recessive bit*\/$/;"	e	enum:_flexcan_err_status
kFlexCan_CrcErr	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCan_CrcErr  = 0x0800, \/*!< Cyclic Redundancy Check Error*\/$/;"	e	enum:_flexcan_err_status
kFlexCan_FrmErr	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCan_FrmErr  = 0x0400, \/*!< Form Error*\/$/;"	e	enum:_flexcan_err_status
kFlexCan_RxWrn	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCan_RxWrn   = 0x0080, \/*!< Reached warning level for RX errors*\/$/;"	e	enum:_flexcan_err_status
kFlexCan_StfErr	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCan_StfErr  = 0x0200, \/*!< Stuffing Error*\/$/;"	e	enum:_flexcan_err_status
kFlexCan_TxWrn	platform/hal/inc/fsl_flexcan_hal.h	/^    kFlexCan_TxWrn   = 0x0100, \/*!< Reached warning level for TX errors*\/$/;"	e	enum:_flexcan_err_status
kFtmBdmMode_00	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmBdmMode_00 = 0,$/;"	e	enum:_ftm_bdm_mode_t
kFtmBdmMode_01	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmBdmMode_01,$/;"	e	enum:_ftm_bdm_mode_t
kFtmBdmMode_10	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmBdmMode_10,$/;"	e	enum:_ftm_bdm_mode_t
kFtmBdmMode_11	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmBdmMode_11$/;"	e	enum:_ftm_bdm_mode_t
kFtmCenterAlignedPWM	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmCenterAlignedPWM,$/;"	e	enum:_ftm_config_mode_t
kFtmClearOnMatch	platform/hal/inc/fsl_ftm_hal.h	/^   kFtmClearOnMatch,$/;"	e	enum:_ftm_output_compare_edge_mode_t
kFtmCombinedPWM	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmCombinedPWM,$/;"	e	enum:_ftm_config_mode_t
kFtmContinuous	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmContinuous$/;"	e	enum:_ftm_dual_capture_edge_mode_t
kFtmDivided1	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDivided1 = 1,$/;"	e	enum:_ftm_deadtime_ps
kFtmDivided16	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDivided16,$/;"	e	enum:_ftm_deadtime_ps
kFtmDivided4	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDivided4,$/;"	e	enum:_ftm_deadtime_ps
kFtmDividedBy1	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDividedBy1 = 0,$/;"	e	enum:_ftm_clock_ps
kFtmDividedBy128	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDividedBy128$/;"	e	enum:_ftm_clock_ps
kFtmDividedBy16	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDividedBy16,$/;"	e	enum:_ftm_clock_ps
kFtmDividedBy2	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDividedBy2 ,$/;"	e	enum:_ftm_clock_ps
kFtmDividedBy32	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDividedBy32,$/;"	e	enum:_ftm_clock_ps
kFtmDividedBy4	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDividedBy4 ,$/;"	e	enum:_ftm_clock_ps
kFtmDividedBy64	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDividedBy64,$/;"	e	enum:_ftm_clock_ps
kFtmDividedBy8	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDividedBy8,$/;"	e	enum:_ftm_clock_ps
kFtmDualEdgeCapture	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmDualEdgeCapture$/;"	e	enum:_ftm_config_mode_t
kFtmEdgeAlignedPWM	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmEdgeAlignedPWM,$/;"	e	enum:_ftm_config_mode_t
kFtmFallingEdge	platform/hal/inc/fsl_ftm_hal.h	/^   kFtmFallingEdge,$/;"	e	enum:_ftm_input_capture_edge_mode_t
kFtmHighTrue	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmHighTrue = 0,$/;"	e	enum:_ftm_pwm_edge_mode_t
kFtmInputCapture	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmInputCapture,$/;"	e	enum:_ftm_config_mode_t
kFtmLowTrue	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmLowTrue$/;"	e	enum:_ftm_pwm_edge_mode_t
kFtmOneShot	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmOneShot = 0,$/;"	e	enum:_ftm_dual_capture_edge_mode_t
kFtmOutputCompare	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmOutputCompare,$/;"	e	enum:_ftm_config_mode_t
kFtmPhaseFilterVal	platform/hal/inc/fsl_ftm_hal.h	/^    uint32_t kFtmPhaseFilterVal;    \/*!< Filter value, used only if phase input filter is enabled *\/$/;"	m	struct:FtmPhaseParam
kFtmPhaseInputFilter	platform/hal/inc/fsl_ftm_hal.h	/^    bool kFtmPhaseInputFilter;      \/*!< false: disable phase filter, true: enable phase filter *\/$/;"	m	struct:FtmPhaseParam
kFtmPhasePolarity	platform/hal/inc/fsl_ftm_hal.h	/^    ftm_quad_phase_polarity_t kFtmPhasePolarity; \/*!< kFtmQuadPhaseNormal or kFtmQuadPhaseInvert *\/$/;"	m	struct:FtmPhaseParam
kFtmQuadCountAndDir	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmQuadCountAndDir$/;"	e	enum:_ftm_quad_decode_mode_t
kFtmQuadPhaseEncode	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmQuadPhaseEncode = 0,$/;"	e	enum:_ftm_quad_decode_mode_t
kFtmQuadPhaseInvert	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmQuadPhaseInvert$/;"	e	enum:_ftm_quad_phase_polarity_t
kFtmQuadPhaseNormal	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmQuadPhaseNormal = 0,$/;"	e	enum:_ftm_quad_phase_polarity_t
kFtmRisingAndFalling	platform/hal/inc/fsl_ftm_hal.h	/^   kFtmRisingAndFalling$/;"	e	enum:_ftm_input_capture_edge_mode_t
kFtmRisingEdge	platform/hal/inc/fsl_ftm_hal.h	/^   kFtmRisingEdge = 1,$/;"	e	enum:_ftm_input_capture_edge_mode_t
kFtmSetOnMatch	platform/hal/inc/fsl_ftm_hal.h	/^   kFtmSetOnMatch$/;"	e	enum:_ftm_output_compare_edge_mode_t
kFtmToggleOnMatch	platform/hal/inc/fsl_ftm_hal.h	/^   kFtmToggleOnMatch = 1,$/;"	e	enum:_ftm_output_compare_edge_mode_t
kFtmUseHardwareTrig0	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmUseHardwareTrig0 = (1U << BP_FTM_SYNC_TRIG0),$/;"	e	enum:_ftm_sync_method_t
kFtmUseHardwareTrig1	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmUseHardwareTrig1 = (1U << BP_FTM_SYNC_TRIG1),$/;"	e	enum:_ftm_sync_method_t
kFtmUseHardwareTrig2	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmUseHardwareTrig2 = (1U << BP_FTM_SYNC_TRIG2)$/;"	e	enum:_ftm_sync_method_t
kFtmUseSoftwareTrig	platform/hal/inc/fsl_ftm_hal.h	/^    kFtmUseSoftwareTrig = (1U << BP_FTM_SYNC_SWSYNC),$/;"	e	enum:_ftm_sync_method_t
kGenCmd	platform/drivers/inc/fsl_sdmmc_card.h	/^    kGenCmd = 56,                   \/*!< adtc     [0] RD\/WR       R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kGoIdleState	platform/drivers/inc/fsl_sdmmc_card.h	/^    kGoIdleState = 0,               \/*!< bc *\/$/;"	e	enum:_sdmmc_cmd_t
kGoInactiveState	platform/drivers/inc/fsl_sdmmc_card.h	/^    kGoInactiveState = 15,          \/*!< ac       [31:16] RCA *\/$/;"	e	enum:_sdmmc_cmd_t
kGpioDigitalInput	platform/hal/inc/fsl_gpio_hal.h	/^    kGpioDigitalInput  = 0, \/*!< Set current pin as digital input*\/$/;"	e	enum:_gpio_pin_direction
kGpioDigitalOutput	platform/hal/inc/fsl_gpio_hal.h	/^    kGpioDigitalOutput = 1  \/*!< Set current pin as digital output*\/$/;"	e	enum:_gpio_pin_direction
kHwtimerClockManagerError	platform/system/inc/fsl_hwtimer.h	/^    kHwtimerClockManagerError,      \/*!< clock manager return error *\/$/;"	e	enum:_hwtimer_error_code
kHwtimerInvalidInput	platform/system/inc/fsl_hwtimer.h	/^    kHwtimerInvalidInput,           \/*!< invalid input parameter *\/$/;"	e	enum:_hwtimer_error_code
kHwtimerInvalidPointer	platform/system/inc/fsl_hwtimer.h	/^    kHwtimerInvalidPointer,         \/*!< invalid pointer *\/$/;"	e	enum:_hwtimer_error_code
kHwtimerRegisterHandlerError	platform/system/inc/fsl_hwtimer.h	/^    kHwtimerRegisterHandlerError,   \/*!< Interrupt handler registration returns error *\/$/;"	e	enum:_hwtimer_error_code
kHwtimerSuccess	platform/system/inc/fsl_hwtimer.h	/^    kHwtimerSuccess,                \/*!< success *\/$/;"	e	enum:_hwtimer_error_code
kHwtimerUnknown	platform/system/inc/fsl_hwtimer.h	/^    kHwtimerUnknown,                \/*!< unknown error*\/$/;"	e	enum:_hwtimer_error_code
kI2CAddressAsSlave	platform/hal/inc/fsl_i2c_hal.h	/^    kI2CAddressAsSlave   = BP_I2C_S_IAAS,$/;"	e	enum:_i2c_status_flag
kI2CAddressMatch	platform/hal/inc/fsl_i2c_hal.h	/^    kI2CAddressMatch     = BP_I2C_S_RAM,$/;"	e	enum:_i2c_status_flag
kI2CArbitrationLost	platform/hal/inc/fsl_i2c_hal.h	/^    kI2CArbitrationLost  = BP_I2C_S_ARBL,$/;"	e	enum:_i2c_status_flag
kI2CBusBusy	platform/hal/inc/fsl_i2c_hal.h	/^    kI2CBusBusy          = BP_I2C_S_BUSY,$/;"	e	enum:_i2c_status_flag
kI2CDividerTable	platform/hal/src/i2c/fsl_i2c_hal.c	/^const i2c_divider_table_entry_t kI2CDividerTable[] = {$/;"	v
kI2CInterruptPending	platform/hal/inc/fsl_i2c_hal.h	/^    kI2CInterruptPending = BP_I2C_S_IICIF,$/;"	e	enum:_i2c_status_flag
kI2CReceive	platform/hal/inc/fsl_i2c_hal.h	/^    kI2CReceive = 0U,   \/*!< Master transmit, slave receive.*\/$/;"	e	enum:_i2c_direction
kI2CReceivedNak	platform/hal/inc/fsl_i2c_hal.h	/^    kI2CReceivedNak      = BP_I2C_S_RXAK $/;"	e	enum:_i2c_status_flag
kI2CSend	platform/hal/inc/fsl_i2c_hal.h	/^    kI2CSend    = 1U    \/*!< Master receive, slave transmit.*\/$/;"	e	enum:_i2c_direction
kI2CSlaveAbort	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    kI2CSlaveAbort   = 0x40u,        \/*!< The slave I2C Slave abort transaction event.*\/$/;"	e	enum:_i2c_slave_event
kI2CSlaveRxFull	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    kI2CSlaveRxFull  = 0x20u,        \/*!< The slave I2C Receiving Buffer Full event. *\/$/;"	e	enum:_i2c_slave_event
kI2CSlaveRxReq	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    kI2CSlaveRxReq   = 0x04u,        \/*!< The slave I2C Receiving Request event. *\/$/;"	e	enum:_i2c_slave_event
kI2CSlaveStartDetect	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    kI2CSlaveStartDetect  = 0x01u,   \/*!< The slave I2C detecting START signal event. *\/$/;"	e	enum:_i2c_slave_event
kI2CSlaveStopDetect	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    kI2CSlaveStopDetect = 0x80u,     \/*!< The slave I2C detecting STOP signal event.*\/$/;"	e	enum:_i2c_slave_event
kI2CSlaveTransmit	platform/hal/inc/fsl_i2c_hal.h	/^    kI2CSlaveTransmit    = BP_I2C_S_SRW,$/;"	e	enum:_i2c_status_flag
kI2CSlaveTxEmpty	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    kI2CSlaveTxEmpty = 0x10u,        \/*!< The slave I2C Transmitting Buffer Empty event. *\/$/;"	e	enum:_i2c_slave_event
kI2CSlaveTxNAK	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    kI2CSlaveTxNAK   = 0x08u,        \/*!< The slave I2C Transmitting NAK event. *\/$/;"	e	enum:_i2c_slave_event
kI2CSlaveTxReq	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    kI2CSlaveTxReq   = 0x02u,        \/*!< The slave I2C Transmitting Request event. *\/$/;"	e	enum:_i2c_slave_event
kI2CTransferComplete	platform/hal/inc/fsl_i2c_hal.h	/^    kI2CTransferComplete = BP_I2C_S_TCF,$/;"	e	enum:_i2c_status_flag
kIrc48mClock	platform/system/inc/fsl_clock_manager.h	/^   kIrc48mClock,                    \/*!< IRC 48M  *\/$/;"	e	enum:_clock_names
kLlwuExternalPinChangeDetect	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuExternalPinChangeDetect       \/* pin enabled with any change detection *\/$/;"	e	enum:_llwu_external_pin_modes
kLlwuExternalPinDisabled	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuExternalPinDisabled,          \/* pin disabled as wakeup input *\/$/;"	e	enum:_llwu_external_pin_modes
kLlwuExternalPinFallingEdge	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuExternalPinFallingEdge,       \/* pin enabled with falling edge detection *\/$/;"	e	enum:_llwu_external_pin_modes
kLlwuExternalPinRisingEdge	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuExternalPinRisingEdge,        \/* pin enabled with rising edge detection *\/$/;"	e	enum:_llwu_external_pin_modes
kLlwuFilterAnyEdgeDetect	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuFilterAnyEdgeDetect        \/* filter any edge detection *\/$/;"	e	enum:_llwu_filter_modes
kLlwuFilterDisabled	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuFilterDisabled,            \/* filter disabled  *\/$/;"	e	enum:_llwu_filter_modes
kLlwuFilterNegEdgeDetect	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuFilterNegEdgeDetect,       \/* filter negative edge detection *\/$/;"	e	enum:_llwu_filter_modes
kLlwuFilterPosEdgeDetect	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuFilterPosEdgeDetect,       \/* filter positive edge detection *\/$/;"	e	enum:_llwu_filter_modes
kLlwuWakeupModule0	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupModule0  = 0U,$/;"	e	enum:_llwu_wakeup_module
kLlwuWakeupModule1	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupModule1  = 1U,$/;"	e	enum:_llwu_wakeup_module
kLlwuWakeupModule2	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupModule2  = 2U,$/;"	e	enum:_llwu_wakeup_module
kLlwuWakeupModule3	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupModule3  = 3U,$/;"	e	enum:_llwu_wakeup_module
kLlwuWakeupModule4	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupModule4  = 4U,$/;"	e	enum:_llwu_wakeup_module
kLlwuWakeupModule5	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupModule5  = 5U,$/;"	e	enum:_llwu_wakeup_module
kLlwuWakeupModule6	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupModule6  = 6U,$/;"	e	enum:_llwu_wakeup_module
kLlwuWakeupModule7	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupModule7  = 7U$/;"	e	enum:_llwu_wakeup_module
kLlwuWakeupPin0	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin0   = 0U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin1	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin1   = 1U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin10	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin10  = 10U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin11	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin11  = 11U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin12	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin12  = 12U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin13	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin13  = 13U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin14	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin14  = 14U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin15	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin15  = 15U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin16	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin16   = 16U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin17	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin17   = 17U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin18	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin18   = 18U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin19	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin19   = 19U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin2	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin2   = 2U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin20	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin20   = 20U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin21	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin21   = 21U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin22	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin22   = 22U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin23	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin23   = 23U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin24	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin24   = 24U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin25	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin25   = 25U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin26	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin26   = 26U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin27	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin27   = 27U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin28	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin28   = 28U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin29	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin29   = 29U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin3	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin3   = 3U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin30	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin30   = 30U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin31	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin31   = 31U$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin4	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin4   = 4U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin5	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin5   = 5U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin6	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin6   = 6U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin7	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin7   = 7U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin8	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin8   = 8U,$/;"	e	enum:_llwu_wakeup_pin
kLlwuWakeupPin9	platform/hal/inc/fsl_llwu_hal.h	/^    kLlwuWakeupPin9   = 9U,$/;"	e	enum:_llwu_wakeup_pin
kLockUnlock	platform/drivers/inc/fsl_sdmmc_card.h	/^    kLockUnlock = 42,               \/*!< adtc     all zero        R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kLpoClock	platform/system/inc/fsl_clock_manager.h	/^   kLpoClock,                       \/*!< LPO clock *\/$/;"	e	enum:_clock_names
kLpsci8BitsPerChar	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsci8BitsPerChar = 0U,   \/*!< 8-bit data characters *\/$/;"	e	enum:_lpsci_bit_count_per_char
kLpsci9BitsPerChar	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsci9BitsPerChar = 1U,   \/*!< 9-bit data characters *\/$/;"	e	enum:_lpsci_bit_count_per_char
kLpsciAddrMarkWake	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciAddrMarkWake = 1U,  \/*!< The address-mark wakes LPSCI receiver from standby *\/$/;"	e	enum:_lpsci_wakeup_method
kLpsciBreakChar10BitMinimum	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciBreakChar10BitMinimum = 0U, \/*!< LPSCI break char length 10 bit times (if M = 0, SBNS = 0) or$/;"	e	enum:_lpsci_break_char_length
kLpsciBreakChar13BitMinimum	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciBreakChar13BitMinimum = 1U, \/*!< LPSCI break char length 13 bit times (if M = 0, SBNS = 0) or$/;"	e	enum:_lpsci_break_char_length
kLpsciFrameErr	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciFrameErr       = 0U << LPSCI_SHIFT | BP_UART0_S1_FE,   \/*!< Frame error flag, sets if logic 0 was detected where stop bit expected *\/$/;"	e	enum:_lpsci_status_flag
kLpsciIdleLineAfterStartBit	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIdleLineAfterStartBit = 0U,  \/*!< LPSCI idle character bit count start after start bit *\/$/;"	e	enum:_lpsci_idle_line_select
kLpsciIdleLineAfterStopBit	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIdleLineAfterStopBit = 1U,   \/*!< LPSCI idle character bit count start after stop bit *\/$/;"	e	enum:_lpsci_idle_line_select
kLpsciIdleLineDetect	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIdleLineDetect = 0U << LPSCI_SHIFT | BP_UART0_S1_IDLE, \/*!< Idle line detect flag, sets when idle line detected *\/$/;"	e	enum:_lpsci_status_flag
kLpsciIdleLineWake	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIdleLineWake = 0U,  \/*!< The idle-line wakes LPSCI receiver from standby *\/$/;"	e	enum:_lpsci_wakeup_method
kLpsciIntFrameErrFlag	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIntFrameErrFlag    = 2U << LPSCI_SHIFT | BP_UART0_C3_FEIE,     \/*!< Framing error flag. *\/$/;"	e	enum:_lpsci_interrupt
kLpsciIntIdleLine	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIntIdleLine        = 1U << LPSCI_SHIFT | BP_UART0_C2_ILIE,     \/*!< Idle line. *\/$/;"	e	enum:_lpsci_interrupt
kLpsciIntLinBreakDetect	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIntLinBreakDetect  = 0U << LPSCI_SHIFT | BP_UART0_BDH_LBKDIE,  \/*!< LIN break detect. *\/$/;"	e	enum:_lpsci_interrupt
kLpsciIntNoiseErrFlag	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIntNoiseErrFlag    = 2U << LPSCI_SHIFT | BP_UART0_C3_NEIE,     \/*!< Noise error flag. *\/$/;"	e	enum:_lpsci_interrupt
kLpsciIntParityErrFlag	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIntParityErrFlag   = 2U << LPSCI_SHIFT | BP_UART0_C3_PEIE,     \/*!< Parity error flag. *\/$/;"	e	enum:_lpsci_interrupt
kLpsciIntRxActiveEdge	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIntRxActiveEdge    = 0U << LPSCI_SHIFT | BP_UART0_BDH_RXEDGIE, \/*!< RX Active Edge. *\/$/;"	e	enum:_lpsci_interrupt
kLpsciIntRxDataRegFull	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIntRxDataRegFull   = 1U << LPSCI_SHIFT | BP_UART0_C2_RIE,     \/*!< Receiver data register full. *\/$/;"	e	enum:_lpsci_interrupt
kLpsciIntRxOverrun	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIntRxOverrun       = 2U << LPSCI_SHIFT | BP_UART0_C3_ORIE,     \/*!< Receiver Overrun. *\/$/;"	e	enum:_lpsci_interrupt
kLpsciIntTxComplete	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIntTxComplete      = 1U << LPSCI_SHIFT | BP_UART0_C2_TCIE,     \/*!< Transmission complete. *\/$/;"	e	enum:_lpsci_interrupt
kLpsciIntTxDataRegEmpty	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIntTxDataRegEmpty  = 1U << LPSCI_SHIFT | BP_UART0_C2_TIE,      \/*!< Transmit data register empty. *\/$/;"	e	enum:_lpsci_interrupt
kLpsciIrOneFourthWidth	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIrOneFourthWidth = 3U,         \/*!< 1\/4 pulse *\/$/;"	e	enum:_lpsci_ir_tx_pulsewidth
kLpsciIrOneSixteenthWidth	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIrOneSixteenthWidth = 1U,      \/*!< 1\/16 pulse *\/$/;"	e	enum:_lpsci_ir_tx_pulsewidth
kLpsciIrOneThirtysecondsWidth	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIrOneThirtysecondsWidth = 2U,  \/*!< 1\/32 pulse *\/$/;"	e	enum:_lpsci_ir_tx_pulsewidth
kLpsciIrThreeSixteenthsWidth	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciIrThreeSixteenthsWidth = 0U,   \/*!< 3\/16 pulse *\/$/;"	e	enum:_lpsci_ir_tx_pulsewidth
kLpsciLineBreakDetect	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciLineBreakDetect    = 1U << LPSCI_SHIFT | BP_UART0_S2_LBKDIF,  \/*!< LIN break detect interrupt flag, sets when LIN break char detected and LIN circuit enabled *\/$/;"	e	enum:_lpsci_status_flag
kLpsciLoopBack	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciLoopBack = 0U,  \/*!< Internal loop back mode. *\/$/;"	e	enum:_lpsci_receiver_source
kLpsciNoiseDetect	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciNoiseDetect    = 0U << LPSCI_SHIFT | BP_UART0_S1_NF,   \/*!< Rxr takes 3 samples of each received bit.  If any of these samples differ, noise flag sets *\/$/;"	e	enum:_lpsci_status_flag
kLpsciNoiseInCurrentWord	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciNoiseInCurrentWord     = 2U << LPSCI_SHIFT | BP_UART0_ED_NOISY,   \/*!< NOISY bit, sets if noise detected in current data word *\/$/;"	e	enum:_lpsci_status_flag
kLpsciOneStopBit	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciOneStopBit = 0U,  \/*!< one stop bit *\/$/;"	e	enum:_lpsci_stop_bit_count
kLpsciOperates	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciOperates = 0U,  \/*!< LPSCI continues to operate normally *\/$/;"	e	enum:_lpsci_operation_config
kLpsciParityDisabled	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciParityDisabled = 0x0U,  \/*!< parity disabled *\/$/;"	e	enum:_lpsci_parity_mode
kLpsciParityErr	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciParityErr      = 0U << LPSCI_SHIFT | BP_UART0_S1_PF,   \/*!< If parity enabled, sets upon parity error detection *\/$/;"	e	enum:_lpsci_status_flag
kLpsciParityErrInCurrentWord	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciParityErrInCurrentWord = 2U << LPSCI_SHIFT | BP_UART0_ED_PARITYE, \/*!< PARITYE bit, sets if noise detected in current data word *\/$/;"	e	enum:_lpsci_status_flag
kLpsciParityEven	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciParityEven     = 0x2U,  \/*!< parity enabled, type even, bit setting: PE|PT = 10 *\/$/;"	e	enum:_lpsci_parity_mode
kLpsciParityOdd	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciParityOdd      = 0x3U,  \/*!< parity enabled, type odd,  bit setting: PE|PT = 11 *\/$/;"	e	enum:_lpsci_parity_mode
kLpsciRxActive	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciRxActive           = 1U << LPSCI_SHIFT | BP_UART0_S2_RAF,     \/*!< Receiver Active Flag (RAF), sets at beginning of valid start bit *\/$/;"	e	enum:_lpsci_status_flag
kLpsciRxActiveEdgeDetect	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciRxActiveEdgeDetect = 1U << LPSCI_SHIFT | BP_UART0_S2_RXEDGIF, \/*!< Rx pin active edge interrupt flag, sets when active edge detected *\/$/;"	e	enum:_lpsci_status_flag
kLpsciRxDataRegFull	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciRxDataRegFull  = 0U << LPSCI_SHIFT | BP_UART0_S1_RDRF, \/*!< Rx data register full flag, sets when the receive data buffer is full *\/$/;"	e	enum:_lpsci_status_flag
kLpsciRxOverrun	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciRxOverrun      = 0U << LPSCI_SHIFT | BP_UART0_S1_OR,   \/*!< Rxr Overrun, sets when new data is received before data is read from receive register *\/$/;"	e	enum:_lpsci_status_flag
kLpsciSingleWire	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciSingleWire = 1U,\/*!< Single wire mode. *\/$/;"	e	enum:_lpsci_receiver_source
kLpsciSinglewireTxdirIn	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciSinglewireTxdirIn = 0U,  \/*!< LPSCI Single-Wire mode TXDIR input *\/$/;"	e	enum:_lpsci_singlewire_txdir
kLpsciSinglewireTxdirOut	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciSinglewireTxdirOut = 1U, \/*!< LPSCI Single-Wire mode TXDIR output *\/$/;"	e	enum:_lpsci_singlewire_txdir
kLpsciStops	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciStops = 1U,     \/*!< LPSCI ceases operation *\/$/;"	e	enum:_lpsci_operation_config
kLpsciTwoStopBit	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciTwoStopBit = 1U,  \/*!< two stop bits *\/$/;"	e	enum:_lpsci_stop_bit_count
kLpsciTxComplete	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciTxComplete     = 0U << LPSCI_SHIFT | BP_UART0_S1_TC,   \/*!< Transmission complete flag, sets when transmission activity complete *\/$/;"	e	enum:_lpsci_status_flag
kLpsciTxDataRegEmpty	platform/hal/inc/fsl_lpsci_hal.h	/^    kLpsciTxDataRegEmpty = 0U << LPSCI_SHIFT | BP_UART0_S1_TDRE, \/*!< Tx data register empty flag, sets when Tx buffer is empty *\/$/;"	e	enum:_lpsci_status_flag
kLptmrPinPolarityActiveHigh	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPinPolarityActiveHigh = 0x0U, \/*!< Pulse Counter input source is active-high. @internal gui name="Active-high"*\/$/;"	e	enum:_lptmr_pin_polarity
kLptmrPinPolarityActiveLow	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPinPolarityActiveLow  = 0x1U \/*!< Pulse Counter input source is active-low. @internal gui name="Active-low"*\/$/;"	e	enum:_lptmr_pin_polarity
kLptmrPinSelectInput0	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPinSelectInput0 = 0x0U, \/*!< Lptmr Pin is CMP0 output pin.*\/$/;"	e	enum:_lptmr_pin_select
kLptmrPinSelectInput1	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPinSelectInput1 = 0x1U, \/*!< Lptmr Pin is LPTMR_ALT1 pin.*\/$/;"	e	enum:_lptmr_pin_select
kLptmrPinSelectInput2	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPinSelectInput2 = 0x2U, \/*!< Lptmr Pin is LPTMR_ALT2 pin.*\/$/;"	e	enum:_lptmr_pin_select
kLptmrPinSelectInput3	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPinSelectInput3 = 0x3U  \/*!< Lptmr Pin is LPTMR_ALT3 pin.*\/$/;"	e	enum:_lptmr_pin_select
kLptmrPrescalerDivide1024GlichFiltch512	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide1024GlichFiltch512    = 0x9U, \/*!< Prescaler divide 1024, glitch filter 512. @internal gui name="1024\/512"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide128GlichFiltch64	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide128GlichFiltch64      = 0x6U, \/*!< Prescaler divide 128, glitch filter 64. @internal gui name="128\/64"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide16384GlichFiltch8192	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide16384GlichFiltch8192  = 0xDU, \/*!< Prescaler divide 16384, glitch filter 8192. @internal gui name="16384\/8192"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide16GlichFiltch8	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide16GlichFiltch8        = 0x3U, \/*!< Prescaler divide 16, glitch filter 8. @internal gui name="16\/8"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide2	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide2                     = 0x0U, \/*!< Prescaler divide 2, glitch filter invalid. @internal gui name="2\/invalid"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide2048lichFiltch1024	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide2048lichFiltch1024    = 0xAU, \/*!< Prescaler divide 2048 glitch filter 1024. @internal gui name="2048\/1024"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide256GlichFiltch128	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide256GlichFiltch128     = 0x7U, \/*!< Prescaler divide 256, glitch filter 128. @internal gui name="256\/128"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide32768GlichFiltch16384	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide32768GlichFiltch16384 = 0xEU, \/*!< Prescaler divide 32768, glitch filter 16384. @internal gui name="32768\/16384"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide32GlichFiltch16	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide32GlichFiltch16       = 0x4U, \/*!< Prescaler divide 32, glitch filter 16. @internal gui name="32\/16"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide4096GlichFiltch2048	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide4096GlichFiltch2048   = 0xBU, \/*!< Prescaler divide 4096, glitch filter 2048.@internal gui name="4096\/2048"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide4GlichFiltch2	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide4GlichFiltch2         = 0x1U, \/*!< Prescaler divide 4, glitch filter 2. @internal gui name="4\/2"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide512GlichFiltch256	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide512GlichFiltch256     = 0x8U, \/*!< Prescaler divide 512, glitch filter 256. @internal gui name="512\/256"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide64GlichFiltch32	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide64GlichFiltch32       = 0x5U, \/*!< Prescaler divide 64, glitch filter 32. @internal gui name="64\/32"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide65535GlichFiltch32768	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide65535GlichFiltch32768 = 0xFU  \/*!< Prescaler divide 65535, glitch filter 32768. @internal gui name="65535\/32768"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide8192GlichFiltch4096	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide8192GlichFiltch4096   = 0xCU, \/*!< Prescaler divide 8192, glitch filter 4096. @internal gui name="8192\/4096"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrPrescalerDivide8GlichFiltch4	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrPrescalerDivide8GlichFiltch4         = 0x2U, \/*!< Prescaler divide 8, glitch filter 4. @internal gui name="8\/4"*\/$/;"	e	enum:_lptmr_prescaler_value
kLptmrTimerModePulseCounter	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrTimerModePulseCounter = 0x1U  \/*!< Pulse Counter mode. @internal gui name="Pulse Counter mode"*\/$/;"	e	enum:_lptmr_timer_mode
kLptmrTimerModeTimeCounter	platform/hal/inc/fsl_lptmr_hal.h	/^    kLptmrTimerModeTimeCounter = 0x0U, \/*!< Time Counter mode. @internal gui name="Time Counter mode"*\/$/;"	e	enum:_lptmr_timer_mode
kLpuart10BitsPerChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuart10BitsPerChar = 0x2U, \/*!< 10-bit data characters @internal gui name="10" *\/$/;"	e	enum:_lpuart_bit_count_per_char
kLpuart8BitsPerChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuart8BitsPerChar  = 0x0U, \/*!< 8-bit data characters @internal gui name="8" *\/$/;"	e	enum:_lpuart_bit_count_per_char
kLpuart9BitsPerChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuart9BitsPerChar  = 0x1U, \/*!< 9-bit data characters @internal gui name="9" *\/$/;"	e	enum:_lpuart_bit_count_per_char
kLpuartAddrMarkWake	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartAddrMarkWake = 0x1U, \/*!< Addr-mark wakes LPUART receiver from standby.*\/$/;"	e	enum:_lpuart_wakeup_method
kLpuartAddressMatchWakeup	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartAddressMatchWakeup    = 0x0U, \/*!< Address Match Wakeup*\/$/;"	e	enum:_lpuart_match_config
kLpuartBreakChar10BitMinimum	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartBreakChar10BitMinimum = 0x0U, \/*!< LPUART break char length 10 bit times (if M = 0, SBNS = 0)$/;"	e	enum:_lpuart_break_char_length
kLpuartBreakChar13BitMinimum	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartBreakChar13BitMinimum = 0x1U, \/*!< LPUART break char length 13 bit times (if M = 0, SBNS = 0$/;"	e	enum:_lpuart_break_char_length
kLpuartCtsSampledOnEachChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartCtsSampledOnEachChar = 0x0U, \/*!< CTS input is sampled at the start of each character.*\/$/;"	e	enum:_lpuart_cts_config
kLpuartCtsSampledOnIdle	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartCtsSampledOnIdle     = 0x1U, \/*!< CTS input is sampled when the transmitter is idle.*\/$/;"	e	enum:_lpuart_cts_config
kLpuartCtsSourceInvertedReceiverMatch	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartCtsSourceInvertedReceiverMatch = 0x1U, \/*!< CTS input is the inverted Receiver Match result.*\/$/;"	e	enum:_lpuart_cts_source
kLpuartCtsSourcePin	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartCtsSourcePin = 0x0U,  \/*!< CTS input is the LPUART_CTS pin.*\/$/;"	e	enum:_lpuart_cts_source
kLpuartEnablesRwuOnDataMatch	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartEnablesRwuOnDataMatch = 0x3U, \/*!< Enables RWU on Data Match and Match On\/Off for transmitter CTS input*\/$/;"	e	enum:_lpuart_match_config
kLpuartFrameErr	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartFrameErr               = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_FE,      \/*!< Frame error flag, sets if logic 0 was detected where stop bit expected *\/$/;"	e	enum:_lpuart_status_flag
kLpuartIdleLineAfterStartBit	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIdleLineAfterStartBit = 0x0U, \/*!< LPUART idle character bit count start after start bit *\/$/;"	e	enum:_lpuart_idle_line_select
kLpuartIdleLineAfterStopBit	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIdleLineAfterStopBit  = 0x1U, \/*!< LPUART idle character bit count start after stop bit *\/$/;"	e	enum:_lpuart_idle_line_select
kLpuartIdleLineDetect	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIdleLineDetect         = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_IDLE,    \/*!< Idle line detect flag, sets when idle line detected *\/$/;"	e	enum:_lpuart_status_flag
kLpuartIdleLineWake	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIdleLineWake = 0x0U, \/*!< Idle-line wakes the LPUART receiver from standby. *\/$/;"	e	enum:_lpuart_wakeup_method
kLpuartIdleMatchWakeup	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIdleMatchWakeup       = 0x1U, \/*!< Idle Match Wakeup*\/$/;"	e	enum:_lpuart_match_config
kLpuartIntFrameErrFlag	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntFrameErrFlag   = LPUART_CTRL_REG_ID << LPUART_SHIFT | BP_LPUART_CTRL_FEIE,    \/*!< Framing error flag. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIntIdleLine	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntIdleLine       = LPUART_CTRL_REG_ID << LPUART_SHIFT | BP_LPUART_CTRL_ILIE,    \/*!< Idle line. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIntLinBreakDetect	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntLinBreakDetect = LPUART_BAUD_REG_ID << LPUART_SHIFT | BP_LPUART_BAUD_LBKDIE,  \/*!< LIN break detect. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIntMatchAddrOne	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntMatchAddrOne   = LPUART_CTRL_REG_ID << LPUART_SHIFT | BP_LPUART_CTRL_MA1IE,   \/*!< Match address one flag. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIntMatchAddrTwo	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntMatchAddrTwo   = LPUART_CTRL_REG_ID << LPUART_SHIFT | BP_LPUART_CTRL_MA2IE,   \/*!< Match address two flag. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIntNoiseErrFlag	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntNoiseErrFlag   = LPUART_CTRL_REG_ID << LPUART_SHIFT | BP_LPUART_CTRL_NEIE,    \/*!< Noise error flag. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIntParityErrFlag	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntParityErrFlag  = LPUART_CTRL_REG_ID << LPUART_SHIFT | BP_LPUART_CTRL_PEIE,    \/*!< Parity error flag. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIntRxActiveEdge	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntRxActiveEdge   = LPUART_BAUD_REG_ID << LPUART_SHIFT | BP_LPUART_BAUD_RXEDGIE, \/*!< RX Active Edge. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIntRxDataRegFull	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntRxDataRegFull  = LPUART_CTRL_REG_ID << LPUART_SHIFT | BP_LPUART_CTRL_RIE,     \/*!< Receiver data register full. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIntRxOverrun	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntRxOverrun      = LPUART_CTRL_REG_ID << LPUART_SHIFT | BP_LPUART_CTRL_ORIE,    \/*!< Receiver Overrun. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIntTxComplete	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntTxComplete     = LPUART_CTRL_REG_ID << LPUART_SHIFT | BP_LPUART_CTRL_TCIE,    \/*!< Transmission complete. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIntTxDataRegEmpty	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIntTxDataRegEmpty = LPUART_CTRL_REG_ID << LPUART_SHIFT | BP_LPUART_CTRL_TIE,     \/*!< Transmit data register empty. *\/$/;"	e	enum:_lpuart_interrupt
kLpuartIrOneFourthWidth	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIrOneFourthWidth        = 0x3U, \/*!< 1\/4 pulse*\/$/;"	e	enum:_lpuart_ir_tx_pulsewidth
kLpuartIrOneSixteenthWidth	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIrOneSixteenthWidth     = 0x1U, \/*!< 1\/16 pulse*\/$/;"	e	enum:_lpuart_ir_tx_pulsewidth
kLpuartIrOneThirtysecondsWidth	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIrOneThirtysecondsWidth = 0x2U, \/*!< 1\/32 pulse*\/$/;"	e	enum:_lpuart_ir_tx_pulsewidth
kLpuartIrThreeSixteenthsWidth	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartIrThreeSixteenthsWidth  = 0x0U, \/*!< 3\/16 pulse*\/$/;"	e	enum:_lpuart_ir_tx_pulsewidth
kLpuartLineBreakDetect	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartLineBreakDetect        = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_LBKDE,   \/*!< LIN break detect interrupt flag, sets when LIN break char detected and LIN circuit enabled *\/$/;"	e	enum:_lpuart_status_flag
kLpuartMatchAddrOne	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartMatchAddrOne              = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_MA1F,    \/*!< Address one match flag *\/$/;"	e	enum:_lpuart_status_flag
kLpuartMatchAddrTwo	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartMatchAddrTwo              = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_MA2F,    \/*!< Address two match flag *\/$/;"	e	enum:_lpuart_status_flag
kLpuartMatchOnAndMatchOff	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartMatchOnAndMatchOff    = 0x2U, \/*!< Match On and Match Off*\/$/;"	e	enum:_lpuart_match_config
kLpuartNoiseDetect	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartNoiseDetect            = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_NF,      \/*!< Rxr takes 3 samples of each received bit.  If any of these samples differ, noise flag sets *\/$/;"	e	enum:_lpuart_status_flag
kLpuartNoiseInCurrentWord	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartNoiseInCurrentWord     = LPUART_DATA_REG_ID << LPUART_SHIFT | BP_LPUART_DATA_NOISY,     \/*!< NOISY bit, sets if noise detected in current data word *\/$/;"	e	enum:_lpuart_status_flag
kLpuartOneStopBit	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartOneStopBit = 0x0U, \/*!< one stop bit @internal gui name="1" *\/$/;"	e	enum:_lpuart_stop_bit_count
kLpuartOperates	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartOperates = 0x0U, \/*!< LPUART continues to operate normally.*\/$/;"	e	enum:_lpuart_operation_config
kLpuartParityDisabled	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartParityDisabled = 0x0U, \/*!< parity disabled @internal gui name="Disabled" *\/$/;"	e	enum:_lpuart_parity_mode
kLpuartParityErr	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartParityErr              = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_PF,      \/*!< If parity enabled, sets upon parity error detection *\/$/;"	e	enum:_lpuart_status_flag
kLpuartParityErrInCurrentWord	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartParityErrInCurrentWord = LPUART_DATA_REG_ID << LPUART_SHIFT | BP_LPUART_DATA_PARITYE,   \/*!< PARITYE bit, sets if noise detected in current data word *\/$/;"	e	enum:_lpuart_status_flag
kLpuartParityEven	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartParityEven     = 0x2U, \/*!< parity enabled, type even, bit setting: PE|PT = 10 @internal gui name="Even" *\/$/;"	e	enum:_lpuart_parity_mode
kLpuartParityOdd	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartParityOdd      = 0x3U, \/*!< parity enabled, type odd,  bit setting: PE|PT = 11 @internal gui name="Odd" *\/$/;"	e	enum:_lpuart_parity_mode
kLpuartRxActive	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartRxActive               = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_RAF,     \/*!< Receiver Active Flag (RAF), sets at beginning of valid start bit *\/$/;"	e	enum:_lpuart_status_flag
kLpuartRxActiveEdgeDetect	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartRxActiveEdgeDetect     = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_RXEDGIF, \/*!< Rx pin active edge interrupt flag, sets when active edge detected *\/$/;"	e	enum:_lpuart_status_flag
kLpuartRxDataRegFull	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartRxDataRegFull          = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_RDRF,    \/*!< Rx data register full flag, sets when the receive data buffer is full *\/$/;"	e	enum:_lpuart_status_flag
kLpuartRxOverrun	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartRxOverrun              = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_OR,      \/*!< Rxr Overrun, sets when new data is received before data is read from receive register *\/$/;"	e	enum:_lpuart_status_flag
kLpuartSinglewireTxdirIn	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartSinglewireTxdirIn  = 0x0U, \/*!< LPUART Single Wire mode TXDIR input*\/$/;"	e	enum:_lpuart_singlewire_txdir
kLpuartSinglewireTxdirOut	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartSinglewireTxdirOut = 0x1U, \/*!< LPUART Single Wire mode TXDIR output*\/$/;"	e	enum:_lpuart_singlewire_txdir
kLpuartStops	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartStops    = 0x1U, \/*!< LPUART stops operation. *\/$/;"	e	enum:_lpuart_operation_config
kLpuartTwoStopBit	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartTwoStopBit = 0x1U, \/*!< two stop bits @internal gui name="2" *\/$/;"	e	enum:_lpuart_stop_bit_count
kLpuartTxComplete	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartTxComplete             = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_TC,      \/*!< Transmission complete flag, sets when transmission activity complete *\/$/;"	e	enum:_lpuart_status_flag
kLpuartTxDataRegEmpty	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuartTxDataRegEmpty         = LPUART_STAT_REG_ID << LPUART_SHIFT | BP_LPUART_STAT_TDRE,    \/*!< Tx data register empty flag, sets when Tx buffer is empty *\/$/;"	e	enum:_lpuart_status_flag
kLpuart_128_IdleChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuart_128_IdleChar = 0x7U, \/*!< 128 idle character*\/$/;"	e	enum:_lpuart_idle_char
kLpuart_16_IdleChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuart_16_IdleChar  = 0x4U, \/*!< 16 idle character*\/$/;"	e	enum:_lpuart_idle_char
kLpuart_1_IdleChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuart_1_IdleChar   = 0x0U, \/*!< 1 idle character*\/$/;"	e	enum:_lpuart_idle_char
kLpuart_2_IdleChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuart_2_IdleChar   = 0x1U, \/*!< 2 idle character*\/$/;"	e	enum:_lpuart_idle_char
kLpuart_32_IdleChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuart_32_IdleChar  = 0x5U, \/*!< 32 idle character*\/$/;"	e	enum:_lpuart_idle_char
kLpuart_4_IdleChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuart_4_IdleChar   = 0x2U, \/*!< 4 idle character*\/$/;"	e	enum:_lpuart_idle_char
kLpuart_64_IdleChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuart_64_IdleChar  = 0x6U, \/*!< 64 idle character*\/$/;"	e	enum:_lpuart_idle_char
kLpuart_8_IdleChar	platform/hal/inc/fsl_lpuart_hal.h	/^    kLpuart_8_IdleChar   = 0x3U, \/*!< 8 idle character*\/$/;"	e	enum:_lpuart_idle_char
kMPUAccessDisable	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUAccessDisable = 0U, \/*!< Read or Write not allowed*\/$/;"	e	enum:_mpu_access_control
kMPUAccessEnable	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUAccessEnable  = 1U  \/*!< Read or Write allowed*\/$/;"	e	enum:_mpu_access_control
kMPUAccessInSupervisorMode	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUAccessInSupervisorMode = 1U  \/*!< access data or instruction in supervisor mode*\/$/;"	e	enum:_mpu_access_mode
kMPUAccessInUserMode	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUAccessInUserMode       = 0U, \/*!< access data or instruction in user mode*\/$/;"	e	enum:_mpu_access_mode
kMPUAccessRead	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUAccessRead  = 0U, \/*!< Access type is read*\/$/;"	e	enum:_mpu_access_type
kMPUAccessWrite	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUAccessWrite = 1U  \/*!< Access type is write*\/$/;"	e	enum:_mpu_access_type
kMPUErrorAddrReg00	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUErrorAddrReg00 = 0U, \/*!< MPU error address register 0*\/$/;"	e	enum:_mpu_error_addr_reg
kMPUErrorAddrReg01	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUErrorAddrReg01 = 1U, \/*!< MPU error address register 1*\/$/;"	e	enum:_mpu_error_addr_reg
kMPUErrorAddrReg02	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUErrorAddrReg02 = 2U, \/*!< MPU error address register 2*\/$/;"	e	enum:_mpu_error_addr_reg
kMPUErrorAddrReg03	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUErrorAddrReg03 = 3U, \/*!< MPU error address register 3*\/$/;"	e	enum:_mpu_error_addr_reg
kMPUErrorAddrReg04	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUErrorAddrReg04 = 4U  \/*!< MPU error address register 4*\/$/;"	e	enum:_mpu_error_addr_reg
kMPUErrorDetailReg00	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUErrorDetailReg00 = 0U, \/*!< MPU error detail register 0*\/$/;"	e	enum:_mpu_error_detail_reg
kMPUErrorDetailReg01	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUErrorDetailReg01 = 1U, \/*!< MPU error detail register 1*\/$/;"	e	enum:_mpu_error_detail_reg
kMPUErrorDetailReg02	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUErrorDetailReg02 = 2U, \/*!< MPU error detail register 2*\/$/;"	e	enum:_mpu_error_detail_reg
kMPUErrorDetailReg03	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUErrorDetailReg03 = 3U, \/*!< MPU error detail register 3*\/$/;"	e	enum:_mpu_error_detail_reg
kMPUErrorDetailReg04	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUErrorDetailReg04 = 4U  \/*!< MPU error detail register 4*\/$/;"	e	enum:_mpu_error_detail_reg
kMPUIdentifierDisable	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUIdentifierDisable = 0U, \/*!< processor identifier disable*\/$/;"	e	enum:_mpu_process_identifier_value
kMPUIdentifierEnable	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUIdentifierEnable  = 1U  \/*!< processor identifier enable*\/$/;"	e	enum:_mpu_process_identifier_value
kMPUMaster00	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUMaster00 = 0U, \/*!< Core.*\/$/;"	e	enum:_mpu_master_num
kMPUMaster01	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUMaster01 = 1U, \/*!< Debugger.*\/$/;"	e	enum:_mpu_master_num
kMPUMaster02	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUMaster02 = 2U, \/*!< DMA.*\/$/;"	e	enum:_mpu_master_num
kMPUMaster03	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUMaster03 = 3U, \/*!< ENET.*\/$/;"	e	enum:_mpu_master_num
kMPUMaster04	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUMaster04 = 4U, \/*!< USB.*\/$/;"	e	enum:_mpu_master_num
kMPUMaster05	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUMaster05 = 5U, \/*!< SDHC.*\/$/;"	e	enum:_mpu_master_num
kMPUMaster06	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUMaster06 = 6U, \/*!< undefined.*\/$/;"	e	enum:_mpu_master_num
kMPUMaster07	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUMaster07 = 7U  \/*!< undefined.*\/$/;"	e	enum:_mpu_master_num
kMPUNoRegionHitError	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUNoRegionHitError        = 0U, \/*!< no region hit error*\/$/;"	e	enum:_mpu_error_access_control
kMPUNoneOverlappRegionError	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUNoneOverlappRegionError = 1U, \/*!< access single region error*\/$/;"	e	enum:_mpu_error_access_control
kMPUOverlappRegionError	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUOverlappRegionError     = 2U  \/*!< access overlapping region error*\/$/;"	e	enum:_mpu_error_access_control
kMPUReadErrorType	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUReadErrorType  = 0U, \/*!< MPU error type---read*\/$/;"	e	enum:_mpu_error_access_type
kMPURegionInvalid	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionInvalid = 0U, \/*!< region invalid*\/$/;"	e	enum:_mpu_region_valid
kMPURegionNum00	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum00 = 0U,  \/*!< MPU region number 0*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum01	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum01 = 1U,  \/*!< MPU region number 1*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum02	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum02 = 2U,  \/*!< MPU region number 2*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum03	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum03 = 3U,  \/*!< MPU region number 3*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum04	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum04 = 4U,  \/*!< MPU region number 4*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum05	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum05 = 5U,  \/*!< MPU region number 5*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum06	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum06 = 6U,  \/*!< MPU region number 6*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum07	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum07 = 7U,  \/*!< MPU region number 7*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum08	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum08 = 8U,  \/*!< MPU region number 8*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum09	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum09 = 9U,  \/*!< MPU region number 9*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum10	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum10 = 10U, \/*!< MPU region number 10*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum11	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum11 = 11U, \/*!< MPU region number 11*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum11	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum11 = 12U, \/*!< MPU region number 12*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum11	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum11 = 13U, \/*!< MPU region number 13*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum11	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum11 = 14U, \/*!< MPU region number 14*\/$/;"	e	enum:_mpu_region_num
kMPURegionNum11	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionNum11 = 15U, \/*!< MPU region number 15*\/$/;"	e	enum:_mpu_region_num
kMPURegionValid	platform/hal/inc/fsl_mpu_hal.h	/^    kMPURegionValid   = 1U  \/*!< region valid*\/$/;"	e	enum:_mpu_region_valid
kMPUSupervisorEqualToUsermode	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUSupervisorEqualToUsermode  = 3U  \/*!< access permission equal to user mode*\/$/;"	e	enum:_mpu_supervisor_access_rights
kMPUSupervisorModeDataAccess	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUSupervisorModeDataAccess        = 3U  \/*!< access data error in supervisor mode*\/$/;"	e	enum:_mpu_error_attributes
kMPUSupervisorModeInstructionAccess	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUSupervisorModeInstructionAccess = 2U, \/*!< access instruction error in supervisor mode*\/$/;"	e	enum:_mpu_error_attributes
kMPUSupervisorReadExecute	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUSupervisorReadExecute      = 1U, \/*!< R E allowed in supervisor mode*\/$/;"	e	enum:_mpu_supervisor_access_rights
kMPUSupervisorReadWrite	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUSupervisorReadWrite        = 2U, \/*!< R W allowed in supervisor mode*\/$/;"	e	enum:_mpu_supervisor_access_rights
kMPUSupervisorReadWriteExecute	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUSupervisorReadWriteExecute = 0U, \/*!< R W E allowed in supervisor mode*\/$/;"	e	enum:_mpu_supervisor_access_rights
kMPUUserExecute	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUUserExecute          = 1U, \/*!< E allowed in user mode*\/$/;"	e	enum:_mpu_user_access_rights
kMPUUserModeDataAccess	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUUserModeDataAccess              = 1U, \/*!< access data error in user mode*\/$/;"	e	enum:_mpu_error_attributes
kMPUUserModeInstructionAccess	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUUserModeInstructionAccess       = 0U, \/*!< access instruction error in user mode*\/$/;"	e	enum:_mpu_error_attributes
kMPUUserNoAccessRights	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUUserNoAccessRights   = 0U, \/*!< no access allowed in user mode*\/$/;"	e	enum:_mpu_user_access_rights
kMPUUserRead	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUUserRead             = 4U, \/*!< R allowed in user mode*\/$/;"	e	enum:_mpu_user_access_rights
kMPUUserReadExecute	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUUserReadExecute      = 5U, \/*!< R E allowed in user mode*\/$/;"	e	enum:_mpu_user_access_rights
kMPUUserReadWrite	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUUserReadWrite        = 6U, \/*!< R W allowed in user mode*\/$/;"	e	enum:_mpu_user_access_rights
kMPUUserReadWriteExecute	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUUserReadWriteExecute = 7U  \/*!< R W E allowed in user mode*\/$/;"	e	enum:_mpu_user_access_rights
kMPUUserWrite	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUUserWrite            = 2U, \/*!< W allowed in user mode*\/$/;"	e	enum:_mpu_user_access_rights
kMPUUserWriteExecute	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUUserWriteExecute     = 3U, \/*!< W E allowed in user mode*\/$/;"	e	enum:_mpu_user_access_rights
kMPUWriteErrorType	platform/hal/inc/fsl_mpu_hal.h	/^    kMPUWriteErrorType = 1U  \/*!< MPU error type---write*\/$/;"	e	enum:_mpu_error_access_type
kMcgAtmErrorBusClockRange	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgAtmErrorBusClockRange,      \/* Bus clock frequency is not in 8MHz to 16MHz. *\/$/;"	e	enum:_mcg_atm_error
kMcgAtmErrorHardwareFail	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgAtmErrorHardwareFail        \/* ATC[ATMF] fail flag asserts. *\/$/;"	e	enum:_mcg_atm_error
kMcgAtmErrorIrcUsed	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgAtmErrorIrcUsed,            \/* IRC clock is used to generate system clock.  *\/$/;"	e	enum:_mcg_atm_error
kMcgAtmErrorNone	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgAtmErrorNone,               \/* No error. *\/$/;"	e	enum:_mcg_atm_error
kMcgAtmErrorTrimValueInvalid	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgAtmErrorTrimValueInvalid,   \/* The auto trim compare value ACT is invalid. *\/$/;"	e	enum:_mcg_atm_error
kMcgAtmSel32k	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgAtmSel32k,   \/* 32 kHz Internal Reference Clock selected *\/$/;"	e	enum:_mcg_atm_select
kMcgAtmSel4m	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgAtmSel4m     \/* 4 MHz Internal Reference Clock selected *\/$/;"	e	enum:_mcg_atm_select
kMcgAutoTrimMachineFail	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgAutoTrimMachineFail                    \/* Automatic Trim Machine failed *\/$/;"	e	enum:_mcg_auto_trim_machine_fail_status
kMcgAutoTrimMachineNormal	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgAutoTrimMachineNormal,                 \/* Automatic Trim Machine completed normally *\/$/;"	e	enum:_mcg_auto_trim_machine_fail_status
kMcgClkSelExternal	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgClkSelExternal,             \/* External reference clock is selected *\/$/;"	e	enum:_mcg_clock_select
kMcgClkSelInternal	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgClkSelInternal,              \/* Internal reference clock is selected *\/$/;"	e	enum:_mcg_clock_select
kMcgClkSelOut	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgClkSelOut,             \/* Output of FLL or PLLCS is selected(depends on PLLS bit) *\/$/;"	e	enum:_mcg_clock_select
kMcgClkSelReserved	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgClkSelReserved$/;"	e	enum:_mcg_clock_select
kMcgClkStatExternalRef	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgClkStatExternalRef,                  \/* External reference clock is selected *\/$/;"	e	enum:_mcg_clk_stat_status
kMcgClkStatFll	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgClkStatFll,                   \/* Output of the FLL is selected (reset default) *\/$/;"	e	enum:_mcg_clk_stat_status
kMcgClkStatInternalRef	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgClkStatInternalRef,                  \/* Internal reference clock is selected *\/$/;"	e	enum:_mcg_clk_stat_status
kMcgClkStatPll	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgClkStatPll                    \/* Output of the PLL is selected *\/$/;"	e	enum:_mcg_clk_stat_status
kMcgConstant0	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant0 =        (0u),$/;"	e	enum:_mcg_constant
kMcgConstant1	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant1 =        (1u),$/;"	e	enum:_mcg_constant
kMcgConstant1000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant1000  =   (1000u),$/;"	e	enum:_mcg_constant
kMcgConstant10000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant10000 =   (10000u),$/;"	e	enum:_mcg_constant
kMcgConstant10000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant10000000 = (10000000u),$/;"	e	enum:_mcg_constant
kMcgConstant100000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant100000000 = (100000000u),$/;"	e	enum:_mcg_constant
kMcgConstant1250000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant1250000 = (1250000u),$/;"	e	enum:_mcg_constant
kMcgConstant1280	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant1280 =    (1280u),$/;"	e	enum:_mcg_constant
kMcgConstant1464	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant1464 =    (1464u),$/;"	e	enum:_mcg_constant
kMcgConstant16000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant16000000 = (16000000u),$/;"	e	enum:_mcg_constant
kMcgConstant180000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant180000000 = (180000000u),$/;"	e	enum:_mcg_constant
kMcgConstant1920	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant1920 =    (1920u),$/;"	e	enum:_mcg_constant
kMcgConstant2	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant2 =        (2u),$/;"	e	enum:_mcg_constant
kMcgConstant2000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant2000  =   (2000u),$/;"	e	enum:_mcg_constant
kMcgConstant20000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant20000000 = (20000000u),$/;"	e	enum:_mcg_constant
kMcgConstant2197	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant2197 =    (2197u),$/;"	e	enum:_mcg_constant
kMcgConstant2500000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant2500000 = (2500000u),$/;"	e	enum:_mcg_constant
kMcgConstant25000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant25000000 = (25000000u),$/;"	e	enum:_mcg_constant
kMcgConstant2560	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant2560 =    (2560u),$/;"	e	enum:_mcg_constant
kMcgConstant2929	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant2929 =    (2929u),$/;"	e	enum:_mcg_constant
kMcgConstant3	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant3 =        (3u),$/;"	e	enum:_mcg_constant
kMcgConstant3000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant3000  =   (3000u),$/;"	e	enum:_mcg_constant
kMcgConstant30000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant30000 =   (30000u),$/;"	e	enum:_mcg_constant
kMcgConstant3000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant3000000 = (3000000u),$/;"	e	enum:_mcg_constant
kMcgConstant31250	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant31250 =   (31250u),$/;"	e	enum:_mcg_constant
kMcgConstant32	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant32 =       (32u),$/;"	e	enum:_mcg_constant
kMcgConstant32000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant32000000 = (32000000u),$/;"	e	enum:_mcg_constant
kMcgConstant32768	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant32768 =   (32768u),$/;"	e	enum:_mcg_constant
kMcgConstant360000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant360000000 = (360000000u)$/;"	e	enum:_mcg_constant
kMcgConstant39063	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant39063 =   (39063u),$/;"	e	enum:_mcg_constant
kMcgConstant4	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant4 =        (4u),$/;"	e	enum:_mcg_constant
kMcgConstant4000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant4000  =   (4000u),$/;"	e	enum:_mcg_constant
kMcgConstant40000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant40000 =   (40000u),$/;"	e	enum:_mcg_constant
kMcgConstant40000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant40000000 = (40000000u),$/;"	e	enum:_mcg_constant
kMcgConstant5	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant5 =        (5u),$/;"	e	enum:_mcg_constant
kMcgConstant5000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant5000000 = (5000000u),$/;"	e	enum:_mcg_constant
kMcgConstant50000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant50000000 = (50000000u),$/;"	e	enum:_mcg_constant
kMcgConstant60000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant60000000 = (60000000u),$/;"	e	enum:_mcg_constant
kMcgConstant640	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant640 =      (640u),$/;"	e	enum:_mcg_constant
kMcgConstant732	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant732  =    (732u),$/;"	e	enum:_mcg_constant
kMcgConstant75000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant75000000 = (75000000u),$/;"	e	enum:_mcg_constant
kMcgConstant8000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant8000000 = (8000000u),$/;"	e	enum:_mcg_constant
kMcgConstant80000000	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstant80000000 = (80000000u),$/;"	e	enum:_mcg_constant
kMcgConstantHex20	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstantHex20 =   (0x20u),$/;"	e	enum:_mcg_constant
kMcgConstantHex40	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstantHex40 =   (0x40u),$/;"	e	enum:_mcg_constant
kMcgConstantHex60	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstantHex60 =   (0x60u),$/;"	e	enum:_mcg_constant
kMcgConstantHex80	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstantHex80 =   (0x80u),$/;"	e	enum:_mcg_constant
kMcgConstantHexA0	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstantHexA0 =   (0xA0u),$/;"	e	enum:_mcg_constant
kMcgConstantHexC0	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstantHexC0 =   (0xC0u),$/;"	e	enum:_mcg_constant
kMcgConstantHexE0	platform/hal/inc/fsl_mcg_hal.h	/^   kMcgConstantHexE0 =   (0xE0u),$/;"	e	enum:_mcg_constant
kMcgDcoRangeSelHigh	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgDcoRangeSelHigh          \/* High frequency range *\/$/;"	e	enum:_mcg_dco_range_select
kMcgDcoRangeSelLow	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgDcoRangeSelLow,          \/* Low frequency range *\/$/;"	e	enum:_mcg_dco_range_select
kMcgDcoRangeSelMid	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgDcoRangeSelMid,          \/* Mid frequency range*\/$/;"	e	enum:_mcg_dco_range_select
kMcgDcoRangeSelMidHigh	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgDcoRangeSelMidHigh,      \/* Mid-High frequency range *\/$/;"	e	enum:_mcg_dco_range_select
kMcgDmx32Default	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgDmx32Default,               \/* DCO has a default range of 25% *\/$/;"	e	enum:_mcg_dmx32_select
kMcgDmx32Fine	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgDmx32Fine                   \/* DCO is fine-tuned for maximum frequency with 32.768 kHz reference *\/$/;"	e	enum:_mcg_dmx32_select
kMcgExternalRefClkSelExternal	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgExternalRefClkSelExternal,    \/* External reference clock requested *\/$/;"	e	enum:_mcg_external_ref_clock_select
kMcgExternalRefClkSelOsc	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgExternalRefClkSelOsc          \/* Oscillator requested *\/$/;"	e	enum:_mcg_external_ref_clock_select
kMcgFfClock	platform/system/inc/fsl_clock_manager.h	/^   kMcgFfClock,                     \/*!< MCG fixed frequency clock (MCGFFCLK) *\/$/;"	e	enum:_clock_names
kMcgFllClock	platform/system/inc/fsl_clock_manager.h	/^   kMcgFllClock,                    \/*!< MCGFLLCLK *\/$/;"	e	enum:_clock_names
kMcgFreqRangeSelHigh	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgFreqRangeSelHigh,        \/* High frequency range selected for the crystal OSC *\/$/;"	e	enum:_mcg_freq_range_select
kMcgFreqRangeSelHigh	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgFreqRangeSelHigh,        \/* High frequency range selected for the crystal OSC *\/$/;"	e	enum:_mcg_freq_range_select
kMcgFreqRangeSelLow	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgFreqRangeSelLow,         \/* Low frequency range selected for the crystal OSC *\/$/;"	e	enum:_mcg_freq_range_select
kMcgFreqRangeSelLow	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgFreqRangeSelLow,         \/* Low frequency range selected for the crystal OSC *\/$/;"	e	enum:_mcg_freq_range_select
kMcgFreqRangeSelVeryHigh	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgFreqRangeSelVeryHigh,    \/* Very High frequency range selected for the crystal OSC *\/$/;"	e	enum:_mcg_freq_range_select
kMcgFreqRangeSelVeryHigh	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgFreqRangeSelVeryHigh,    \/* Very High frequency range selected for the crystal OSC *\/$/;"	e	enum:_mcg_freq_range_select
kMcgFreqRangeSelVeryHigh1	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgFreqRangeSelVeryHigh1    \/* Very High frequency range selected for the crystal OSC *\/$/;"	e	enum:_mcg_freq_range_select
kMcgFreqRangeSelVeryHigh1	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgFreqRangeSelVeryHigh1    \/* Very High frequency range selected for the crystal OSC *\/$/;"	e	enum:_mcg_freq_range_select
kMcgHighGainOscSelHigh	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgHighGainOscSelHigh               \/* Configure crystal oscillator for high-gain operation *\/$/;"	e	enum:_mcg_high_gain_osc_select
kMcgHighGainOscSelHigh	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgHighGainOscSelHigh               \/* Configure crystal oscillator for high-gain operation *\/$/;"	e	enum:_mcg_high_gain_osc_select
kMcgHighGainOscSelLow	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgHighGainOscSelLow,               \/* Configure crystal oscillator for low-power operation *\/$/;"	e	enum:_mcg_high_gain_osc_select
kMcgHighGainOscSelLow	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgHighGainOscSelLow,               \/* Configure crystal oscillator for low-power operation *\/$/;"	e	enum:_mcg_high_gain_osc_select
kMcgInternalRefClkSelFast	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgInternalRefClkSelFast         \/* Fast internal reference clock selected *\/$/;"	e	enum:_mcg_internal_ref_clock_select
kMcgInternalRefClkSelSlow	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgInternalRefClkSelSlow,        \/* Slow internal reference clock selected *\/$/;"	e	enum:_mcg_internal_ref_clock_select
kMcgInternalRefClkSrcExternal	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgInternalRefClkSrcExternal,         \/* External reference clock is selected *\/$/;"	e	enum:_mcg_internal_ref_clock_source
kMcgInternalRefClkSrcSlow	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgInternalRefClkSrcSlow         \/* The slow internal reference clock is selected *\/$/;"	e	enum:_mcg_internal_ref_clock_source
kMcgInternalRefClkStatFast	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgInternalRefClkStatFast                   \/* internal reference clock is the fast clock (2 MHz IRC) *\/$/;"	e	enum:_mcg_internal_ref_clk_status
kMcgInternalRefClkStatSlow	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgInternalRefClkStatSlow,                  \/* internal reference clock is the slow clock (32 kHz IRC) *\/$/;"	e	enum:_mcg_internal_ref_clk_status
kMcgInternalRefStatExternal	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgInternalRefStatExternal,                  \/* FLL reference clock is the external reference clock *\/$/;"	e	enum:_mcg_internal_ref_status
kMcgInternalRefStatInternal	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgInternalRefStatInternal                   \/* FLL reference clock is the internal reference clock *\/$/;"	e	enum:_mcg_internal_ref_status
kMcgIrClock	platform/system/inc/fsl_clock_manager.h	/^   kMcgIrClock,                     \/*!< MCGIRCLK   *\/$/;"	e	enum:_clock_names
kMcgLockLocked	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLockLocked                  \/* PLL is currently locked *\/$/;"	e	enum:_mcg_lock_status
kMcgLockUnlocked	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLockUnlocked,               \/* PLL is currently unlocked *\/$/;"	e	enum:_mcg_lock_status
kMcgLocs0NotOccured	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLocs0NotOccured,            \/* Loss of OSC0 has not occurred *\/$/;"	e	enum:_mcg_locs0_status
kMcgLocs0Occured	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLocs0Occured                \/* Loss of OSC0 has occurred *\/$/;"	e	enum:_mcg_locs0_status
kMcgLocs2NotOccured	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLocs2NotOccured,            \/* Loss of OSC1 has not occurred *\/$/;"	e	enum:_mcg_locs2_status
kMcgLocs2Occured	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLocs2Occured                \/* Loss of OSC1 has occurred *\/$/;"	e	enum:_mcg_locs2_status
kMcgLossOfClk1NotOccured	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLossOfClk1NotOccured,            \/* Loss of RTC has not occurred *\/$/;"	e	enum:_mcg_loss_of_clk1_status
kMcgLossOfClk1Occured	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLossOfClk1Occured                \/* Loss of RTC has occurred *\/$/;"	e	enum:_mcg_loss_of_clk1_status
kMcgLossOfLockLost	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLossOfLockLost               \/* PLL has lost lock since LOLS 0 was last cleared *\/$/;"	e	enum:_mcg_loss_of_lock_status
kMcgLossOfLockNotLost	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLossOfLockNotLost,           \/* PLL has not lost lock since LOLS 0 was last cleared *\/$/;"	e	enum:_mcg_loss_of_lock_status
kMcgLowPowerSelLowPower	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLowPowerSelLowPower            \/* FLL (or PLL) is disabled in bypass modes (lower power) *\/$/;"	e	enum:_mcg_low_power_select
kMcgLowPowerSelNormal	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgLowPowerSelNormal,             \/* FLL (or PLL) is not disabled in bypass modes *\/$/;"	e	enum:_mcg_low_power_select
kMcgModeBLPE	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeBLPE,  \/* BLPE  - Bypassed Low Power External  *\/$/;"	e	enum:_mcg_modes
kMcgModeBLPI	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeBLPI,  \/* BLPI  - Bypassed Low Power Internal  *\/$/;"	e	enum:_mcg_modes
kMcgModeErrFllDmx32Range	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrFllDmx32Range  = 0x36,    \/* - DMX32 setting not allowed. *\/$/;"	e	enum:McgModeError
kMcgModeErrFllDrsRange	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrFllDrsRange    = 0x35,    \/* - DRS is out of range *\/$/;"	e	enum:McgModeError
kMcgModeErrFllFrdivRange	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrFllFrdivRange  = 0x34,    \/* - FRDIV outside allowed range *\/$/;"	e	enum:McgModeError
kMcgModeErrFllRefRange	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrFllRefRange    = 0x33,    \/* - FLL reference frequency is outsice allowed range *\/$/;"	e	enum:McgModeError
kMcgModeErrIrcFastRange	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrIrcFastRange   = 0x32,    \/* - fast IRC is outside allowed range *\/$/;"	e	enum:McgModeError
kMcgModeErrIrcSlowRange	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrIrcSlowRange   = 0x31,    \/* - slow IRC is outside allowed range *\/$/;"	e	enum:McgModeError
kMcgModeErrMax	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrMax = 0x1000$/;"	e	enum:McgModeError
kMcgModeErrModeUnreachable	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrModeUnreachable =   0x01,    \/* - Target mode is unreachable. *\/$/;"	e	enum:McgModeError
kMcgModeErrNone	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrNone            =   0x00,    \/* - No error. *\/$/;"	e	enum:McgModeError
kMcgModeErrOscFreqRange	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrOscFreqRange    =   0x21,    \/* - OSC frequency is invalid. *\/$/;"	e	enum:McgModeError
kMcgModeErrPllLockBit	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrPllLockBit =          0x44,    \/* - LOCK or LOCK2 bit did not set *\/$/;"	e	enum:McgModeError
kMcgModeErrPllOutClkRange	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrPllOutClkRange =      0x45,    \/* - PLL output frequency is outside allowed range (NEED $/;"	e	enum:McgModeError
kMcgModeErrPllPrdivRange	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrPllPrdivRange =       0x41,    \/* - PRDIV outside allowed range *\/$/;"	e	enum:McgModeError
kMcgModeErrPllRefClkRange	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrPllRefClkRange =      0x43,    \/* - PLL reference clock frequency, out of allowed range *\/$/;"	e	enum:McgModeError
kMcgModeErrPllVdivRange	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeErrPllVdivRange =        0x42,    \/* - VDIV outside allowed range *\/$/;"	e	enum:McgModeError
kMcgModeError	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeError  \/* Unknown mode                         *\/$/;"	e	enum:_mcg_modes
kMcgModeFBE	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeFBE,   \/* FBE   - FLL Bypassed External        *\/$/;"	e	enum:_mcg_modes
kMcgModeFBI	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeFBI,   \/* FBI   - FLL Bypassed Internal        *\/$/;"	e	enum:_mcg_modes
kMcgModeFEE	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeFEE,   \/* FEE   - FLL Engaged External         *\/$/;"	e	enum:_mcg_modes
kMcgModeFEI	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeFEI,   \/* FEI   - FLL Engaged Internal         *\/$/;"	e	enum:_mcg_modes
kMcgModePBE	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModePBE,   \/* PBE   - PLL Bypassed Enternal        *\/$/;"	e	enum:_mcg_modes
kMcgModePEE	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModePEE,   \/* PEE   - PLL Engaged External         *\/$/;"	e	enum:_mcg_modes
kMcgModeSTOP	platform/hal/inc/fsl_mcg_hal_modes.h	/^    kMcgModeSTOP,  \/* STOP  - Stop                         *\/$/;"	e	enum:_mcg_modes
kMcgOscselIrc	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgOscselIrc                   \/* Selects 48 MHz IRC Oscillator *\/$/;"	e	enum:_mcg_oscsel_select
kMcgOscselOsc	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgOscselOsc,                  \/* Selects System Oscillator (OSCCLK) *\/$/;"	e	enum:_mcg_oscsel_select
kMcgOscselRtc	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgOscselRtc,                  \/* Selects 32 kHz RTC Oscillator *\/$/;"	e	enum:_mcg_oscsel_select
kMcgOutClock	platform/system/inc/fsl_clock_manager.h	/^   kMcgOutClock,                    \/*!< MCGOUTCLK  *\/$/;"	e	enum:_clock_names
kMcgPll0Clock	platform/system/inc/fsl_clock_manager.h	/^   kMcgPll0Clock,                   \/*!< MCGPLL0CLK *\/$/;"	e	enum:_clock_names
kMcgPll1Clock	platform/system/inc/fsl_clock_manager.h	/^   kMcgPll1Clock,                   \/*!< MCGPLL1CLK *\/$/;"	e	enum:_clock_names
kMcgPllClkSelPll0	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgPllClkSelPll0,            \/* PLL0 output clock is selected *\/$/;"	e	enum:_mcg_pll_clk_select
kMcgPllClkSelPll1	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgPllClkSelPll1,            \/* PLL1 output clock is selected *\/$/;"	e	enum:_mcg_pll_clk_select
kMcgPllExternalRefClkSelOsc0	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgPllExternalRefClkSelOsc0,    \/* Selects OSC0 clock source as its external reference clock *\/$/;"	e	enum:_mcg_pll_external_ref_clk_select
kMcgPllExternalRefClkSelOsc1	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgPllExternalRefClkSelOsc1     \/* Selects OSC1 clock source as its external reference clock *\/$/;"	e	enum:_mcg_pll_external_ref_clk_select
kMcgPllSelFll	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgPllSelFll,              \/* FLL is selected *\/$/;"	e	enum:_mcg_pll_select
kMcgPllSelPllClkSel	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgPllSelPllClkSel         \/* PLLCS output clock is selected *\/$/;"	e	enum:_mcg_pll_select
kMcgPllStatFll	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgPllStatFll,                  \/* Source of PLLS clock is FLL clock *\/$/;"	e	enum:_mcg_pll_stat_status
kMcgPllStatPllClkSel	platform/hal/inc/fsl_mcg_hal.h	/^    kMcgPllStatPllClkSel             \/* Source of PLLS clock is PLLCS output clock *\/$/;"	e	enum:_mcg_pll_stat_status
kMcgliteClkSrcExt	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteClkSrcExt,       \/* MCGOUTCLK source is external clock source *\/$/;"	e	enum:_mcglite_mcgoutclk_source
kMcgliteClkSrcHirc	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteClkSrcHirc,      \/* MCGOUTCLK source is HIRC *\/$/;"	e	enum:_mcglite_mcgoutclk_source
kMcgliteClkSrcLirc	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteClkSrcLirc,      \/* MCGOUTCLK source is LIRC *\/$/;"	e	enum:_mcglite_mcgoutclk_source
kMcgliteClkSrcReserved	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteClkSrcReserved$/;"	e	enum:_mcglite_mcgoutclk_source
kMcgliteConst0	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteConst0   =          0U,$/;"	e	enum:_mcglite_constant
kMcgliteConst2M	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteConst2M  =    2000000U,$/;"	e	enum:_mcglite_constant
kMcgliteConst48M	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteConst48M =   48000000U,$/;"	e	enum:_mcglite_constant
kMcgliteConst8M	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteConst8M  =    8000000U,$/;"	e	enum:_mcglite_constant
kMcgliteExtInput	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteExtInput,                \/* Selects external input clock *\/$/;"	e	enum:_mcglite_ext_select
kMcgliteExtOsc	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteExtOsc                   \/* Selects Oscillator  *\/$/;"	e	enum:_mcglite_ext_select
kMcgliteLircDivBy1	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteLircDivBy1 = 0U,          \/* divider is 1 *\/$/;"	e	enum:_mcglite_lirc_div
kMcgliteLircDivBy128	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteLircDivBy128              \/* divider is 128 *\/$/;"	e	enum:_mcglite_lirc_div
kMcgliteLircDivBy16	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteLircDivBy16,              \/* divider is 16 *\/$/;"	e	enum:_mcglite_lirc_div
kMcgliteLircDivBy2	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteLircDivBy2 ,              \/* divider is 2 *\/$/;"	e	enum:_mcglite_lirc_div
kMcgliteLircDivBy32	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteLircDivBy32,              \/* divider is 32 *\/$/;"	e	enum:_mcglite_lirc_div
kMcgliteLircDivBy4	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteLircDivBy4 ,              \/* divider is 4 *\/$/;"	e	enum:_mcglite_lirc_div
kMcgliteLircDivBy64	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteLircDivBy64,              \/* divider is 64 *\/$/;"	e	enum:_mcglite_lirc_div
kMcgliteLircDivBy8	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteLircDivBy8 ,              \/* divider is 8 *\/$/;"	e	enum:_mcglite_lirc_div
kMcgliteLircSel2M	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteLircSel2M,          \/* slow internal reference(LIRC) 2MHz clock selected *\/$/;"	e	enum:_mcglite_lirc_select
kMcgliteLircSel8M	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteLircSel8M,          \/* slow internal reference(LIRC) 8MHz clock selected *\/$/;"	e	enum:_mcglite_lirc_select
kMcgliteModeErrExt	platform/hal/inc/fsl_mcglite_hal_modes.h	/^    kMcgliteModeErrExt  = 0x01,    \/* - External clock source not available. *\/$/;"	e	enum:McgliteModeErrorCode
kMcgliteModeErrNone	platform/hal/inc/fsl_mcglite_hal_modes.h	/^    kMcgliteModeErrNone = 0x00,    \/* - No error *\/$/;"	e	enum:McgliteModeErrorCode
kMcgliteModeError	platform/hal/inc/fsl_mcglite_hal_modes.h	/^    kMcgliteModeError                        \/* Unknown mode *\/$/;"	e	enum:_mcglite_mode
kMcgliteModeExt	platform/hal/inc/fsl_mcglite_hal_modes.h	/^    kMcgliteModeExt,                         \/* clock mode is EXT  *\/$/;"	e	enum:_mcglite_mode
kMcgliteModeHirc48M	platform/hal/inc/fsl_mcglite_hal_modes.h	/^    kMcgliteModeHirc48M,                     \/* clock mode is HIRC 48M*\/$/;"	e	enum:_mcglite_mode
kMcgliteModeLirc2M	platform/hal/inc/fsl_mcglite_hal_modes.h	/^    kMcgliteModeLirc2M,                      \/* clock mode is LIRC 2M  *\/$/;"	e	enum:_mcglite_mode
kMcgliteModeLirc8M	platform/hal/inc/fsl_mcglite_hal_modes.h	/^    kMcgliteModeLirc8M,                      \/* clock mode is LIRC 8M  *\/$/;"	e	enum:_mcglite_mode
kMcgliteModeStop	platform/hal/inc/fsl_mcglite_hal_modes.h	/^    kMcgliteModeStop,                        \/* clock mode is STOP  *\/$/;"	e	enum:_mcglite_mode
kMcgliteOscReady	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteOscReady                     \/* osc clock is ready     *\/$/;"	e	enum:_mcglite_ext_osc_status
kMcgliteOscUnready	platform/hal/inc/fsl_mcglite_hal.h	/^    kMcgliteOscUnready = 0U,             \/* osc clock is not ready *\/$/;"	e	enum:_mcglite_ext_osc_status
kMmcBusTestRead	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcBusTestRead = 14,           \/*!< adtc                     R1 *\/$/;"	e	enum:_mmc_cmd_t
kMmcEraseGroupEnd	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcEraseGroupEnd = 36,         \/*!< ac       [31:0] data     R1 *\/$/;"	e	enum:_mmc_cmd_t
kMmcEraseGroupStart	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcEraseGroupStart = 35,       \/*!< ac       [31:0] data     R1 *\/$/;"	e	enum:_mmc_cmd_t
kMmcFastIo	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcFastIo = 39,                \/*!< ac                       R4 *\/$/;"	e	enum:_mmc_cmd_t
kMmcGoIrqState	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcGoIrqState = 40,            \/*!< bcr                      R5 *\/$/;"	e	enum:_mmc_cmd_t
kMmcProgramCid	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcProgramCid = 26,            \/*!< adtc                     R1 *\/$/;"	e	enum:_mmc_cmd_t
kMmcReadDataUntilStop	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcReadDataUntilStop = 11,     \/*!< adtc     [31:0] data     R1 *\/$/;"	e	enum:_mmc_cmd_t
kMmcSendExtCsd	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcSendExtCsd = 8,             \/*!< adtc                     R1 *\/$/;"	e	enum:_mmc_cmd_t
kMmcSetRelativeAddr	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcSetRelativeAddr = 3,        \/*!< ac       [31:16] RCA     R1 *\/$/;"	e	enum:_mmc_cmd_t
kMmcSleepAwake	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcSleepAwake = 5,             \/*!< ac       [31:16] RCA     R1b *\/$/;"	e	enum:_mmc_cmd_t
kMmcSwitch	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcSwitch = 6,                 \/*!< ac       [31:16] RCA     R1b *\/$/;"	e	enum:_mmc_cmd_t
kMmcWriteDataUntilStop	platform/drivers/inc/fsl_sdmmc_card.h	/^    kMmcWriteDataUntilStop = 20,    \/*!< ac       [31:0] data    R1 *\/$/;"	e	enum:_mmc_cmd_t
kMmdvsqBusyDivide	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqBusyDivide           = 0x06  \/* MMDVSQ is busy processing a divide calculation *\/$/;"	e	enum:_mmdvsq_execution_status
kMmdvsqBusySquareRoot	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqBusySquareRoot       = 0x05, \/* MMDVSQ is busy processing a square root calculation *\/$/;"	e	enum:_mmdvsq_execution_status
kMmdvsqDivideByZeroDis	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqDivideByZeroDis,    \/* disable divide by zero detect *\/$/;"	e	enum:_mmdvsq_divide_by_zero_select
kMmdvsqDivideByZeroEn	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqDivideByZeroEn      \/* enable divide by zero detect *\/$/;"	e	enum:_mmdvsq_divide_by_zero_select
kMmdvsqDivideFastStart	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqDivideFastStart,     \/* Divide operation is initiated by a write to the DSOR register *\/$/;"	e	enum:_mmdvsq_divide_fast_start_select
kMmdvsqDivideNormalStart	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqDivideNormalStart	\/* Divide operation is initiated by a write to CSR[SRT] = 1, normal start instead fast start*\/$/;"	e	enum:_mmdvsq_divide_fast_start_select
kMmdvsqDivideReturnQuotient	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqDivideReturnQuotient,    \/*Return quotient in RES register*\/$/;"	e	enum:_mmdvsq_remainder_calculation_select
kMmdvsqDivideReturnRemainder	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqDivideReturnRemainder	\/* Return remainder in RES register *\/$/;"	e	enum:_mmdvsq_remainder_calculation_select
kMmdvsqErrDivideByZero	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqErrDivideByZero      = 0x04    \/* - MMDVSQ is in divide operation, and the divisor is zer0 *\/    $/;"	e	enum:_mmdvsq_error_code_t
kMmdvsqErrDivideTimeOut	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqErrDivideTimeOut     = 0x02,   \/* - MMDVSQ is busy in divide operation  *\/$/;"	e	enum:_mmdvsq_error_code_t
kMmdvsqErrNotReady	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqErrNotReady          = 0x01,   \/* - MMDVSQ is busy *\/$/;"	e	enum:_mmdvsq_error_code_t
kMmdvsqErrSqrtTimeOut	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqErrSqrtTimeOut       = 0x03,   \/* - MMDVSQ is busy in square root operation *\/$/;"	e	enum:_mmdvsq_error_code_t
kMmdvsqIdleDivide	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqIdleDivide           = 0x02, \/* MMDVSQ is idle, last calculation was a divide *\/$/;"	e	enum:_mmdvsq_execution_status
kMmdvsqIdleSquareRoot	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqIdleSquareRoot       = 0x01, \/* MMDVSQ is idle, last calculation was a square root *\/$/;"	e	enum:_mmdvsq_execution_status
kMmdvsqNonZeroDivisor	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqNonZeroDivisor,      \/*Divisor is not zero*\/$/;"	e	enum:_mmdvsq_divide_by_zero_status
kMmdvsqSignedDivide	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqSignedDivide,		\/*Select signed divide operation*\/$/;"	e	enum:_mmdvsq_unsigned_divide_select
kMmdvsqSignedDivideGetQuotient	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqSignedDivideGetQuotient,        	\/*Select signed divide operation, return the quotient *\/$/;"	e	enum:_mmdvsq_divide_opertion_select
kMmdvsqSignedDivideGetRemainder	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqSignedDivideGetRemainder,     	\/* Select signed divide operation, return the remainder *\/$/;"	e	enum:_mmdvsq_divide_opertion_select
kMmdvsqUnsignedDivide	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqUnsignedDivide       	\/* Select unsigned divide operation *\/$/;"	e	enum:_mmdvsq_unsigned_divide_select
kMmdvsqUnsignedDivideGetQuotient	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqUnsignedDivideGetQuotient,   	\/* Select unsigned divide operation, return the quotient *\/$/;"	e	enum:_mmdvsq_divide_opertion_select
kMmdvsqUnsignedDivideGetRemainder	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqUnsignedDivideGetRemainder	    \/* Select unsigned divide operation, return the remainder *\/$/;"	e	enum:_mmdvsq_divide_opertion_select
kMmdvsqZeroDivisor	platform/hal/inc/fsl_mmdvsq_hal.h	/^    kMmdvsqZeroDivisor          \/*Divisor is zero *\/$/;"	e	enum:_mmdvsq_divide_by_zero_status
kOsc0ErClock	platform/system/inc/fsl_clock_manager.h	/^   kOsc0ErClock,                    \/*!< OSC0ERCLK *\/$/;"	e	enum:_clock_names
kOsc0ErClockUndiv	platform/system/inc/fsl_clock_manager.h	/^   kOsc0ErClockUndiv,               \/*!< OSC0ERCLK_UNDIV *\/$/;"	e	enum:_clock_names
kOsc1ErClock	platform/system/inc/fsl_clock_manager.h	/^   kOsc1ErClock,                    \/*!< OSC1ERCLK *\/$/;"	e	enum:_clock_names
kOsc32kClock	platform/system/inc/fsl_clock_manager.h	/^   kOsc32kClock,                    \/*!< ERCLK32K *\/$/;"	e	enum:_clock_names
kOscCapacitor16p	platform/hal/inc/fsl_osc_hal.h	/^    kOscCapacitor16p = OSC_CR_SC16P_MASK    \/*!< 16 pF capacitor load *\/$/;"	e	enum:_osc_capacitor_config
kOscCapacitor2p	platform/hal/inc/fsl_osc_hal.h	/^    kOscCapacitor2p = OSC_CR_SC2P_MASK,     \/*!< 2 pF capacitor load *\/$/;"	e	enum:_osc_capacitor_config
kOscCapacitor4p	platform/hal/inc/fsl_osc_hal.h	/^    kOscCapacitor4p = OSC_CR_SC4P_MASK,     \/*!< 4 pF capacitor load *\/$/;"	e	enum:_osc_capacitor_config
kOscCapacitor8p	platform/hal/inc/fsl_osc_hal.h	/^    kOscCapacitor8p = OSC_CR_SC8P_MASK,     \/*!< 8 pF capacitor load *\/$/;"	e	enum:_osc_capacitor_config
kPdbAdcPreChnErrFlag	platform/drivers/inc/fsl_pdb_driver.h	/^    kPdbAdcPreChnErrFlag = 1U \/*!< ADC pre-trigger sequence error flag. *\/$/;"	e	enum:_pdb_adc_pre_trigger_flag
kPdbAdcPreChnFlag	platform/drivers/inc/fsl_pdb_driver.h	/^    kPdbAdcPreChnFlag = 0U, \/*!< ADC pre-trigger flag when the counter reaches to pre-trigger's delay value. *\/$/;"	e	enum:_pdb_adc_pre_trigger_flag
kPdbClkPreDivBy1	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbClkPreDivBy1   = 0U, \/*!< Counting divided by multiplication factor selected by MULT. @internal gui name="1" *\/$/;"	e	enum:_pdb_clk_prescaler_div_mode
kPdbClkPreDivBy128	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbClkPreDivBy128 = 7U, \/*!< Counting divided by multiplication factor selected by 128 times ofMULT. @internal gui name="128" *\/$/;"	e	enum:_pdb_clk_prescaler_div_mode
kPdbClkPreDivBy16	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbClkPreDivBy16  = 4U, \/*!< Counting divided by multiplication factor selected by 16 times ofMULT. @internal gui name="16" *\/$/;"	e	enum:_pdb_clk_prescaler_div_mode
kPdbClkPreDivBy2	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbClkPreDivBy2   = 1U, \/*!< Counting divided by multiplication factor selected by 2 times ofMULT. @internal gui name="2" *\/$/;"	e	enum:_pdb_clk_prescaler_div_mode
kPdbClkPreDivBy32	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbClkPreDivBy32  = 5U, \/*!< Counting divided by multiplication factor selected by 32 times ofMULT. @internal gui name="32" *\/$/;"	e	enum:_pdb_clk_prescaler_div_mode
kPdbClkPreDivBy4	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbClkPreDivBy4   = 2U, \/*!< Counting divided by multiplication factor selected by 4 times ofMULT. @internal gui name="4" *\/$/;"	e	enum:_pdb_clk_prescaler_div_mode
kPdbClkPreDivBy64	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbClkPreDivBy64  = 6U, \/*!< Counting divided by multiplication factor selected by 64 times ofMULT. @internal gui name="64" *\/$/;"	e	enum:_pdb_clk_prescaler_div_mode
kPdbClkPreDivBy8	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbClkPreDivBy8   = 3U, \/*!< Counting divided by multiplication factor selected by 8 times ofMULT. @internal gui name="8" *\/$/;"	e	enum:_pdb_clk_prescaler_div_mode
kPdbLoadAtModuloCounter	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbLoadAtModuloCounter = 1U, $/;"	e	enum:_pdb_load_mode
kPdbLoadAtModuloCounterOrNextTrigger	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbLoadAtModuloCounterOrNextTrigger = 3U $/;"	e	enum:_pdb_load_mode
kPdbLoadAtNextTrigger	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbLoadAtNextTrigger = 2U,$/;"	e	enum:_pdb_load_mode
kPdbLoadImmediately	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbLoadImmediately = 0U, $/;"	e	enum:_pdb_load_mode
kPdbMultFactorAs1	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbMultFactorAs1  = 0U, \/*!< Multiplication factor is 1. @internal gui name="1" *\/$/;"	e	enum:_pdb_mult_factor_mode
kPdbMultFactorAs10	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbMultFactorAs10 = 1U, \/*!< Multiplication factor is 10. @internal gui name="10" *\/$/;"	e	enum:_pdb_mult_factor_mode
kPdbMultFactorAs20	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbMultFactorAs20 = 2U, \/*!< Multiplication factor is 20. @internal gui name="20" *\/$/;"	e	enum:_pdb_mult_factor_mode
kPdbMultFactorAs40	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbMultFactorAs40 = 3U  \/*!< Multiplication factor is 40. @internal gui name="40" *\/$/;"	e	enum:_pdb_mult_factor_mode
kPdbSoftTrigger	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbSoftTrigger = 15U, \/*!< Select software trigger. @internal gui name="Software trigger" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger0	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger0  = 0U,  \/*!< Select trigger-In 0. @internal gui name="External trigger" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger1	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger1  = 1U,  \/*!< Select trigger-In 1. @internal gui name="Trigger 1" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger10	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger10 = 10U, \/*!< Select trigger-In 10. @internal gui name="Trigger 10" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger11	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger11 = 11U, \/*!< Select trigger-In 11. @internal gui name="Trigger 11" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger12	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger12 = 12U, \/*!< Select trigger-In 12. @internal gui name="Trigger 12" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger13	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger13 = 13U, \/*!< Select trigger-In 13. @internal gui name="Trigger 13" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger14	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger14 = 14U, \/*!< Select trigger-In 14. @internal gui name="Trigger 14" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger2	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger2  = 2U,  \/*!< Select trigger-In 2. @internal gui name="Trigger 2" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger3	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger3  = 3U,  \/*!< Select trigger-In 3. @internal gui name="Trigger 3" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger4	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger4  = 4U,  \/*!< Select trigger-In 4. @internal gui name="Trigger 4" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger5	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger5  = 5U,  \/*!< Select trigger-In 5. @internal gui name="Trigger 5" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger6	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger6  = 6U,  \/*!< Select trigger-In 6. @internal gui name="Trigger 6" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger7	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger7  = 7U,  \/*!< Select trigger-In 7. @internal gui name="Trigger 7" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger8	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger8  = 8U,  \/*!< Select trigger-In 8. @internal gui name="Trigger 8" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPdbTrigger9	platform/hal/inc/fsl_pdb_hal.h	/^    kPdbTrigger9  = 9U,  \/*!< Select trigger-In 8. @internal gui name="Trigger 9" *\/$/;"	e	enum:_pdb_trigger_src_mode
kPitDevif	platform/system/src/hwtimer/fsl_hwtimer_pit.c	/^const hwtimer_devif_t kPitDevif =$/;"	v
kPlatformClock	platform/system/inc/fsl_clock_manager.h	/^   kPlatformClock,                  \/*!< Platform clock *\/$/;"	e	enum:_clock_names
kPmcIntLowVoltDetect	platform/hal/inc/fsl_pmc_hal.h	/^    kPmcIntLowVoltDetect,                   \/*!< Low Voltage Detect Interrupt *\/$/;"	e	enum:_pmc_int_select
kPmcIntLowVoltWarn	platform/hal/inc/fsl_pmc_hal.h	/^    kPmcIntLowVoltWarn,                     \/*!< Low Voltage Warning Interrupt *\/$/;"	e	enum:_pmc_int_select
kPmcLowVoltDetectVoltHighTrip	platform/hal/inc/fsl_pmc_hal.h	/^    kPmcLowVoltDetectVoltHighTrip,          \/*!< High trip point selected (V LVD = V LVDH )*\/$/;"	e	enum:_pmc_low_volt_detect_volt_select
kPmcLowVoltDetectVoltLowTrip	platform/hal/inc/fsl_pmc_hal.h	/^    kPmcLowVoltDetectVoltLowTrip,           \/*!< Low trip point selected (V LVD = V LVDL )*\/$/;"	e	enum:_pmc_low_volt_detect_volt_select
kPmcLowVoltWarnVoltHighTrip	platform/hal/inc/fsl_pmc_hal.h	/^    kPmcLowVoltWarnVoltHighTrip             \/*!< High trip point selected (VLVW = VLVW4)*\/$/;"	e	enum:_pmc_low_volt_warn_volt_select
kPmcLowVoltWarnVoltLowTrip	platform/hal/inc/fsl_pmc_hal.h	/^    kPmcLowVoltWarnVoltLowTrip,             \/*!< Low trip point selected (VLVW = VLVW1)*\/$/;"	e	enum:_pmc_low_volt_warn_volt_select
kPmcLowVoltWarnVoltMid1Trip	platform/hal/inc/fsl_pmc_hal.h	/^    kPmcLowVoltWarnVoltMid1Trip,            \/*!< Mid 1 trip point selected (VLVW = VLVW2)*\/$/;"	e	enum:_pmc_low_volt_warn_volt_select
kPmcLowVoltWarnVoltMid2Trip	platform/hal/inc/fsl_pmc_hal.h	/^    kPmcLowVoltWarnVoltMid2Trip,            \/*!< Mid 2 trip point selected (VLVW = VLVW3)*\/$/;"	e	enum:_pmc_low_volt_warn_volt_select
kPortBusClock	platform/hal/inc/fsl_port_hal.h	/^    kPortBusClock = 0U,  \/*!< Digital filters are clocked by the bus clock.*\/$/;"	e	enum:_port_digital_filter_clock_source
kPortDmaEitherEdge	platform/hal/inc/fsl_port_hal.h	/^    kPortDmaEitherEdge  = 0x3U,  \/*!< DMA request on either edge.*\/$/;"	e	enum:_port_interrupt_config
kPortDmaFallingEdge	platform/hal/inc/fsl_port_hal.h	/^    kPortDmaFallingEdge = 0x2U,  \/*!< DMA request on falling edge.*\/$/;"	e	enum:_port_interrupt_config
kPortDmaRisingEdge	platform/hal/inc/fsl_port_hal.h	/^    kPortDmaRisingEdge  = 0x1U,  \/*!< DMA request on rising edge.*\/$/;"	e	enum:_port_interrupt_config
kPortFastSlewRate	platform/hal/inc/fsl_port_hal.h	/^    kPortFastSlewRate = 0U,  \/*!< fast slew rate is configured. @internal gui name="Fast"*\/$/;"	e	enum:_port_slew_rate
kPortHighDriveStrength	platform/hal/inc/fsl_port_hal.h	/^    kPortHighDriveStrength = 1U  \/*!< high drive strength is configured. @internal gui name="High"*\/$/;"	e	enum:_port_drive_strength
kPortIntDisabled	platform/hal/inc/fsl_port_hal.h	/^    kPortIntDisabled    = 0x0U,  \/*!< Interrupt\/DMA request is disabled.*\/$/;"	e	enum:_port_interrupt_config
kPortIntEitherEdge	platform/hal/inc/fsl_port_hal.h	/^    kPortIntEitherEdge  = 0xBU,  \/*!< Interrupt on either edge. *\/$/;"	e	enum:_port_interrupt_config
kPortIntFallingEdge	platform/hal/inc/fsl_port_hal.h	/^    kPortIntFallingEdge = 0xAU,  \/*!< Interrupt on falling edge. *\/$/;"	e	enum:_port_interrupt_config
kPortIntLogicOne	platform/hal/inc/fsl_port_hal.h	/^    kPortIntLogicOne    = 0xCU   \/*!< Interrupt when logic one. *\/$/;"	e	enum:_port_interrupt_config
kPortIntLogicZero	platform/hal/inc/fsl_port_hal.h	/^    kPortIntLogicZero   = 0x8U,  \/*!< Interrupt when logic zero. *\/$/;"	e	enum:_port_interrupt_config
kPortIntRisingEdge	platform/hal/inc/fsl_port_hal.h	/^    kPortIntRisingEdge  = 0x9U,  \/*!< Interrupt on rising edge. *\/$/;"	e	enum:_port_interrupt_config
kPortLPOClock	platform/hal/inc/fsl_port_hal.h	/^    kPortLPOClock = 1U   \/*!< Digital filters are clocked by the 1 kHz LPO clock.*\/$/;"	e	enum:_port_digital_filter_clock_source
kPortLowDriveStrength	platform/hal/inc/fsl_port_hal.h	/^    kPortLowDriveStrength  = 0U, \/*!< low drive strength is configured. @internal gui name="Low"*\/$/;"	e	enum:_port_drive_strength
kPortMuxAlt2	platform/hal/inc/fsl_port_hal.h	/^    kPortMuxAlt2     = 2U,   \/*!< chip-specific*\/$/;"	e	enum:_port_mux
kPortMuxAlt3	platform/hal/inc/fsl_port_hal.h	/^    kPortMuxAlt3     = 3U,   \/*!< chip-specific*\/$/;"	e	enum:_port_mux
kPortMuxAlt4	platform/hal/inc/fsl_port_hal.h	/^    kPortMuxAlt4     = 4U,   \/*!< chip-specific*\/$/;"	e	enum:_port_mux
kPortMuxAlt5	platform/hal/inc/fsl_port_hal.h	/^    kPortMuxAlt5     = 5U,   \/*!< chip-specific*\/$/;"	e	enum:_port_mux
kPortMuxAlt6	platform/hal/inc/fsl_port_hal.h	/^    kPortMuxAlt6     = 6U,   \/*!< chip-specific*\/$/;"	e	enum:_port_mux
kPortMuxAlt7	platform/hal/inc/fsl_port_hal.h	/^    kPortMuxAlt7     = 7U    \/*!< chip-specific*\/$/;"	e	enum:_port_mux
kPortMuxAsGpio	platform/hal/inc/fsl_port_hal.h	/^    kPortMuxAsGpio   = 1U,   \/*!< corresponding pin is configured as GPIO.*\/$/;"	e	enum:_port_mux
kPortPinDisabled	platform/hal/inc/fsl_port_hal.h	/^    kPortPinDisabled = 0U,   \/*!< corresponding pin is disabled as analog.*\/$/;"	e	enum:_port_mux
kPortPullDown	platform/hal/inc/fsl_port_hal.h	/^    kPortPullDown = 0U,  \/*!< internal pull-down resistor is enabled. @internal gui name="Down"*\/$/;"	e	enum:_port_pull
kPortPullUp	platform/hal/inc/fsl_port_hal.h	/^    kPortPullUp   = 1U   \/*!< internal pull-up resistor is enabled. @internal gui name="Up"*\/$/;"	e	enum:_port_pull
kPortSlowSlewRate	platform/hal/inc/fsl_port_hal.h	/^    kPortSlowSlewRate = 1U   \/*!< slow slew rate is configured. @internal gui name="Slow" *\/$/;"	e	enum:_port_slew_rate
kPowerManagerCallbackAfter	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerCallbackAfter       = 0x02U, \/*!< After callback. @internal gui name="After" *\/$/;"	e	enum:_power_manager_callback_type
kPowerManagerCallbackBefore	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerCallbackBefore      = 0x01U, \/*!< Before callback. @internal gui name="Before" *\/$/;"	e	enum:_power_manager_callback_type
kPowerManagerCallbackBeforeAfter	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerCallbackBeforeAfter = 0x03U, \/*!< Before-After callback. @internal gui name="Before-After" *\/$/;"	e	enum:_power_manager_callback_type
kPowerManagerError	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerError,                    \/*!< Some error occurs. *\/$/;"	e	enum:_power_manager_error_code
kPowerManagerErrorClock	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerErrorClock                \/*!< Error occurs due to wrong clock setup for power modes *\/$/;"	e	enum:_power_manager_error_code
kPowerManagerErrorNotificationAfter	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerErrorNotificationAfter,   \/*!< Error occurs during send "AFTER" notification.  *\/$/;"	e	enum:_power_manager_error_code
kPowerManagerErrorNotificationBefore	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerErrorNotificationBefore,  \/*!< Error occurs during send "BEFORE" notification. *\/$/;"	e	enum:_power_manager_error_code
kPowerManagerErrorOutOfRange	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerErrorOutOfRange,          \/*!< Configuration index out of range. *\/$/;"	e	enum:_power_manager_error_code
kPowerManagerErrorSwitch	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerErrorSwitch,              \/*!< Error occurs during mode switch. *\/$/;"	e	enum:_power_manager_error_code
kPowerManagerHsrun	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerHsrun,            \/*!< High speed run mode. All Kinetis chips. @internal gui name="High speed run mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerLls	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerLls,              \/*!< Low leakage stop mode. All Kinetis chips. @internal gui name="Low leakage stop mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerLls2	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerLls2,             \/*!< Low leakage stop 2 mode. Chip-specific. @internal gui name="Low leakage stop 2 mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerLls3	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerLls3,             \/*!< Low leakage stop 3 mode. Chip-specific. @internal gui name="Low leakage stop 3 mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerMax	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerMax$/;"	e	enum:_power_manager_modes
kPowerManagerNotifyAfter	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerNotifyAfter   = 0x02U,  \/*!< Notify IP that have changed to new power setting. *\/$/;"	e	enum:_power_manager_notify
kPowerManagerNotifyBefore	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerNotifyBefore  = 0x01U,  \/*!< Notify IP that system will change power setting.  *\/$/;"	e	enum:_power_manager_notify
kPowerManagerNotifyRecover	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerNotifyRecover = 0x00U,  \/*!< Notify IP to recover to previous work state.      *\/$/;"	e	enum:_power_manager_notify
kPowerManagerPolicyAgreement	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerPolicyAgreement,      \/*!< POWER_SYS_SetMode() method is exited when any of the callbacks returns error code. @internal gui name="Agreement policy" *\/ $/;"	e	enum:_power_manager_policy
kPowerManagerPolicyForcible	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerPolicyForcible        \/*!< Power mode is changed regardless of the results. @internal gui name="Forcible policy" *\/$/;"	e	enum:_power_manager_policy
kPowerManagerPstop1	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerPstop1,           \/*!< Partial stop 1 mode. Chip-specific. @internal gui name="Partial stop 1 mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerPstop2	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerPstop2,           \/*!< Partial stop 2 mode. Chip-specific. @internal gui name="Partial stop 2 mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerRun	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerRun,              \/*!< Run mode. All Kinetis chips. @internal gui name="Run mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerStop	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerStop,             \/*!< Stop mode. All Kinetis chips. @internal gui name="Stop mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerSuccess	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerSuccess,                  \/*!< Success *\/$/;"	e	enum:_power_manager_error_code
kPowerManagerVlls0	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerVlls0,            \/*!< Very low leakage stop 0 mode. All Kinetis chips. @internal gui name="Very low leakage stop 0 mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerVlls1	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerVlls1,            \/*!< Very low leakage stop 1 mode. All Kinetis chips. @internal gui name="Very low leakage stop 1 mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerVlls2	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerVlls2,            \/*!< Very low leakage stop 2 mode. All Kinetis chips. @internal gui name="Very low leakage stop 2 mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerVlls3	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerVlls3,            \/*!< Very low leakage stop 3 mode. All Kinetis chips. @internal gui name="Very low leakage stop 3 mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerVlpr	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerVlpr,             \/*!< Very low power run mode. All Kinetis chips. @internal gui name="Very low power run mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerVlps	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerVlps,             \/*!< Very low power stop mode. All Kinetis chips. @internal gui name="Very low power stop mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerVlpw	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerVlpw,             \/*!< Very low power wait mode. All Kinetis chips. @internal gui name="Very low power wait mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerWait	platform/system/inc/fsl_power_manager.h	/^    kPowerManagerWait,             \/*!< Wait mode. All Kinetis chips. @internal gui name="Wait mode" *\/$/;"	e	enum:_power_manager_modes
kPowerManagerWakeupCmp0	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupCmp0       = kLlwuWakeupModule1,$/;"	e	enum:_power_wakeup_module
kPowerManagerWakeupCmp1	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupCmp1       = kLlwuWakeupModule2,$/;"	e	enum:_power_wakeup_module
kPowerManagerWakeupCmp2	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupCmp2       = kLlwuWakeupModule3,$/;"	e	enum:_power_wakeup_module
kPowerManagerWakeupDryIce	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupDryIce     = kLlwuWakeupModule6,$/;"	e	enum:_power_wakeup_module
kPowerManagerWakeupLptmr	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupLptmr      = kLlwuWakeupModule0,$/;"	e	enum:_power_wakeup_module
kPowerManagerWakeupMax	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupMax        = FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE$/;"	e	enum:_power_wakeup_module
kPowerManagerWakeupPin0	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin0 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin0,HW_GPIOE,1),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin1	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin1 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin1,HW_GPIOE,2),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin10	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin10 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin10,HW_GPIOC,6),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin11	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin11 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin11,HW_GPIOC,11),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin12	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin12 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin12,HW_GPIOD,0),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin13	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin13 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin13,HW_GPIOD,2),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin14	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin14 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin14,HW_GPIOD,4),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin15	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin15 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin15,HW_GPIOD,6),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin16	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin16 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin16,HW_GPIOE,6),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin17	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin17 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin17,HW_GPIOE,9),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin18	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin18 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin18,HW_GPIOE,10),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin19	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin19 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin19,HW_GPIOE,17),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin2	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin2 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin2,HW_GPIOE,4),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin20	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin20 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin20,HW_GPIOE,18),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin21	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin21 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin21,HW_GPIOE,25),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin22	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin22 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin22,HW_GPIOA,10),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin23	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin23 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin23,HW_GPIOA,11),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin24	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin24 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin24,HW_GPIOD,8),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin25	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin25 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin25,HW_GPIOD,11),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin26	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin26 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin26,POWER_GPIO_RESERVED,POWER_GPIO_RESERVED),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin27	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin27 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin27,POWER_GPIO_RESERVED,POWER_GPIO_RESERVED),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin28	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin28 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin28,POWER_GPIO_RESERVED,POWER_GPIO_RESERVED),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin29	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin29 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin29,POWER_GPIO_RESERVED,POWER_GPIO_RESERVED),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin3	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin3 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin3,HW_GPIOA,4),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin30	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin30 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin30,POWER_GPIO_RESERVED,POWER_GPIO_RESERVED),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin31	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin31 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin31,POWER_GPIO_RESERVED,POWER_GPIO_RESERVED),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin4	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin4 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin4,HW_GPIOA,13),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin4	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin4 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin4,HW_GPIOB,0),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin5	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin5 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin5,HW_GPIOB,0),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin6	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin6 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin6,HW_GPIOC,1),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin7	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin7 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin7,HW_GPIOA,0),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin7	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin7 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin7,HW_GPIOC,3),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin8	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin8 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin8,HW_GPIOC,4),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupPin9	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupPin9 = POWER_MAKE_WAKEUP_PIN(kLlwuWakeupPin9,HW_GPIOC,5),$/;"	e	enum:_power_wakeup_pin
kPowerManagerWakeupRtcAlarm	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupRtcAlarm   = kLlwuWakeupModule5,$/;"	e	enum:_power_wakeup_module
kPowerManagerWakeupRtcSeconds	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupRtcSeconds = kLlwuWakeupModule7,$/;"	e	enum:_power_wakeup_module
kPowerManagerWakeupTsi	platform/system/src/power/fsl_power_manager_common.h	/^    kPowerManagerWakeupTsi        = kLlwuWakeupModule4,$/;"	e	enum:_power_wakeup_module
kPowerModeHsrun	platform/hal/inc/fsl_smc_hal.h	/^    kPowerModeHsrun,$/;"	e	enum:_power_modes
kPowerModeLls	platform/hal/inc/fsl_smc_hal.h	/^    kPowerModeLls,$/;"	e	enum:_power_modes
kPowerModeMax	platform/hal/inc/fsl_smc_hal.h	/^    kPowerModeMax$/;"	e	enum:_power_modes
kPowerModeRun	platform/hal/inc/fsl_smc_hal.h	/^    kPowerModeRun,$/;"	e	enum:_power_modes
kPowerModeStop	platform/hal/inc/fsl_smc_hal.h	/^    kPowerModeStop,$/;"	e	enum:_power_modes
kPowerModeVlls	platform/hal/inc/fsl_smc_hal.h	/^    kPowerModeVlls,$/;"	e	enum:_power_modes
kPowerModeVlpr	platform/hal/inc/fsl_smc_hal.h	/^    kPowerModeVlpr,$/;"	e	enum:_power_modes
kPowerModeVlps	platform/hal/inc/fsl_smc_hal.h	/^    kPowerModeVlps,$/;"	e	enum:_power_modes
kPowerModeVlpw	platform/hal/inc/fsl_smc_hal.h	/^    kPowerModeVlpw,$/;"	e	enum:_power_modes
kPowerModeWait	platform/hal/inc/fsl_smc_hal.h	/^    kPowerModeWait,$/;"	e	enum:_power_modes
kProgramCsd	platform/drivers/inc/fsl_sdmmc_card.h	/^    kProgramCsd = 27,               \/*!< adtc                     R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kRNGAModeNormal	platform/hal/inc/fsl_rnga_hal.h	/^    kRNGAModeNormal = 0U, \/*!< Normal Mode. *\/$/;"	e	enum:_rnga_mode
kRNGAModeSleep	platform/hal/inc/fsl_rnga_hal.h	/^    kRNGAModeSleep = 1U,  \/*!< Sleep Mode. *\/$/;"	e	enum:_rnga_mode
kRNGAOutputRegLevelNowords	platform/hal/inc/fsl_rnga_hal.h	/^    kRNGAOutputRegLevelNowords = 0U, \/*!< output register no words. *\/$/;"	e	enum:_rnga_output_reg_level
kRNGAOutputRegLevelOneword	platform/hal/inc/fsl_rnga_hal.h	/^    kRNGAOutputRegLevelOneword = 1U, \/*!< output register one word. *\/$/;"	e	enum:_rnga_output_reg_level
kRcmBootFlash	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmBootFlash,       \/* boot from flash *\/$/;"	e	enum:_rcm_boot_rom_config
kRcmBootRomBoth	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmBootRomBoth      \/* boot from boot rom due to both BOOTCFG0 and FOPT[7] *\/$/;"	e	enum:_rcm_boot_rom_config
kRcmBootRomCfg0	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmBootRomCfg0,     \/* boot from boot rom due to BOOTCFG0 *\/$/;"	e	enum:_rcm_boot_rom_config
kRcmBootRomFopt	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmBootRomFopt,     \/* boot from boot rom due to FOPT[7] *\/$/;"	e	enum:_rcm_boot_rom_config
kRcmCoreLockup	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmCoreLockup,                 \/* core lockup reset *\/$/;"	e	enum:_rcm_source_names
kRcmExternalPin	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmExternalPin,                \/* external pin reset *\/$/;"	e	enum:_rcm_source_names
kRcmEzport	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmEzport,                     \/* EzPort reset *\/$/;"	e	enum:_rcm_source_names
kRcmFilterBusClk	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmFilterBusClk,            \/* Bus clock filter enabled *\/$/;"	e	enum:_rcm_filter_run_wait_modes
kRcmFilterDisabled	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmFilterDisabled,          \/* all filtering disabled *\/$/;"	e	enum:_rcm_filter_run_wait_modes
kRcmFilterLpoClk	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmFilterLpoClk,            \/* LPO clock filter enabled *\/$/;"	e	enum:_rcm_filter_run_wait_modes
kRcmFilterReserverd	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmFilterReserverd          \/* reserved setting *\/$/;"	e	enum:_rcm_filter_run_wait_modes
kRcmJtag	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmJtag,                       \/* JTAG generated reset *\/$/;"	e	enum:_rcm_source_names
kRcmLossOfClk	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmLossOfClk,                  \/* loss of clock reset *\/$/;"	e	enum:_rcm_source_names
kRcmLossOfLock	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmLossOfLock,                 \/* loss of lock reset *\/$/;"	e	enum:_rcm_source_names
kRcmLowVoltDetect	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmLowVoltDetect,              \/* low voltage detect reset *\/$/;"	e	enum:_rcm_source_names
kRcmMdmAp	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmMdmAp,                      \/* MDM-AP system reset. *\/$/;"	e	enum:_rcm_source_names
kRcmPowerOn	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmPowerOn,                    \/* power on reset *\/$/;"	e	enum:_rcm_source_names
kRcmSoftware	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmSoftware,                   \/* software reset *\/$/;"	e	enum:_rcm_source_names
kRcmSrcNameMax	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmSrcNameMax$/;"	e	enum:_rcm_source_names
kRcmStopModeAckErr	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmStopModeAckErr,             \/* stop mode ack error reset *\/$/;"	e	enum:_rcm_source_names
kRcmWakeup	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmWakeup,                     \/* low-leakage wakeup reset *\/$/;"	e	enum:_rcm_source_names
kRcmWatchDog	platform/hal/inc/fsl_rcm_hal.h	/^    kRcmWatchDog,                   \/* watch dog reset *\/$/;"	e	enum:_rcm_source_names
kReadMultipleBlock	platform/drivers/inc/fsl_sdmmc_card.h	/^    kReadMultipleBlock = 18,        \/*!< adtc     [31:0] data     R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kReadOcr	platform/drivers/inc/fsl_sdmmc_card.h	/^    kReadOcr = 58,$/;"	e	enum:_sdmmc_cmd_t
kReadSingleBlock	platform/drivers/inc/fsl_sdmmc_card.h	/^    kReadSingleBlock = 17,          \/*!< adtc     [31:0] data     R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kRtcoutClock	platform/system/inc/fsl_clock_manager.h	/^   kRtcoutClock,                    \/*!< RTC_CLKOUT *\/$/;"	e	enum:_clock_names
kSaiBclkSourceBusclk	platform/hal/inc/fsl_sai_hal.h	/^    kSaiBclkSourceBusclk = 0x0,\/*!< Bit clock using bus clock *\/$/;"	e	enum:_sai_bclk_source
kSaiBclkSourceMclkDiv	platform/hal/inc/fsl_sai_hal.h	/^    kSaiBclkSourceMclkDiv = 0x1,\/*!< Bit clock using master clock divider *\/$/;"	e	enum:_sai_bclk_source
kSaiBclkSourceOtherSai0	platform/hal/inc/fsl_sai_hal.h	/^    kSaiBclkSourceOtherSai0 = 0x2,\/*!< Bit clock from other SAI device *\/$/;"	e	enum:_sai_bclk_source
kSaiBclkSourceOtherSai1	platform/hal/inc/fsl_sai_hal.h	/^    kSaiBclkSourceOtherSai1 = 0x3\/*!< Bit clock from other SAI device *\/$/;"	e	enum:_sai_bclk_source
kSaiBusAC97	platform/hal/inc/fsl_sai_hal.h	/^    kSaiBusAC97 = 0x5$/;"	e	enum:_sai_protocol
kSaiBusI2SLeft	platform/hal/inc/fsl_sai_hal.h	/^    kSaiBusI2SLeft = 0x0,$/;"	e	enum:_sai_protocol
kSaiBusI2SRight	platform/hal/inc/fsl_sai_hal.h	/^    kSaiBusI2SRight = 0x1,$/;"	e	enum:_sai_protocol
kSaiBusI2SType	platform/hal/inc/fsl_sai_hal.h	/^    kSaiBusI2SType = 0x2,$/;"	e	enum:_sai_protocol
kSaiBusPCMA	platform/hal/inc/fsl_sai_hal.h	/^    kSaiBusPCMA = 0x3,$/;"	e	enum:_sai_protocol
kSaiBusPCMB	platform/hal/inc/fsl_sai_hal.h	/^    kSaiBusPCMB = 0x4,$/;"	e	enum:_sai_protocol
kSaiClkExternal	platform/hal/inc/fsl_sai_hal.h	/^    kSaiClkExternal = 0x1 \/*!< Clock generated external. *\/$/;"	e	enum:_sai_clk_direction
kSaiClkInternal	platform/hal/inc/fsl_sai_hal.h	/^    kSaiClkInternal = 0x0, \/*!< Clock generated internal. *\/$/;"	e	enum:_sai_clk_direction
kSaiClkPolarityHigh	platform/hal/inc/fsl_sai_hal.h	/^    kSaiClkPolarityHigh = 0x0, \/*!< Clock active high *\/$/;"	e	enum:_sai_clk_polarity
kSaiClkPolarityLow	platform/hal/inc/fsl_sai_hal.h	/^    kSaiClkPolarityLow = 0x1 \/*!< Clock active low *\/$/;"	e	enum:_sai_clk_polarity
kSaiDmaReqFIFORequest	platform/hal/inc/fsl_sai_hal.h	/^    kSaiDmaReqFIFORequest = 0x1\/*!< FIFO request caused by the DMA request *\/$/;"	e	enum:_sai_dma_request
kSaiDmaReqFIFOWarning	platform/hal/inc/fsl_sai_hal.h	/^    kSaiDmaReqFIFOWarning = 0x0,\/*!< FIFO warning caused by the DMA request *\/$/;"	e	enum:_sai_dma_request
kSaiFifoPacking16bit	platform/hal/inc/fsl_sai_hal.h	/^    kSaiFifoPacking16bit = 0x3 \/*!< 16bit packing enabled. *\/$/;"	e	enum:_sai_fifo_packing
kSaiFifoPacking8bit	platform/hal/inc/fsl_sai_hal.h	/^    kSaiFifoPacking8bit = 0x2,\/*!< 8 bit packing enabled. *\/$/;"	e	enum:_sai_fifo_packing
kSaiFifoPackingDisabled	platform/hal/inc/fsl_sai_hal.h	/^    kSaiFifoPackingDisabled = 0x0, \/*!< Packing disabled. *\/$/;"	e	enum:_sai_fifo_packing
kSaiIntrequestFIFOError	platform/hal/inc/fsl_sai_hal.h	/^    kSaiIntrequestFIFOError = 0x3,\/*!< FIFO error flag *\/$/;"	e	enum:_sai_interrupt_request
kSaiIntrequestFIFORequest	platform/hal/inc/fsl_sai_hal.h	/^    kSaiIntrequestFIFORequest = 0x4\/*!< FIFO request, means reached watermark *\/$/;"	e	enum:_sai_interrupt_request
kSaiIntrequestFIFOWarning	platform/hal/inc/fsl_sai_hal.h	/^    kSaiIntrequestFIFOWarning = 0x2,\/*!< FIFO warning flag, means the FIFO is empty *\/$/;"	e	enum:_sai_interrupt_request
kSaiIntrequestSyncError	platform/hal/inc/fsl_sai_hal.h	/^    kSaiIntrequestSyncError = 0x1,\/*!< Sync error flag, means the sync error is detected *\/$/;"	e	enum:_sai_interrupt_request
kSaiIntrequestWordStart	platform/hal/inc/fsl_sai_hal.h	/^    kSaiIntrequestWordStart = 0x0,\/*!< Word start flag, means the first word in a frame detected *\/$/;"	e	enum:_sai_interrupt_request
kSaiLSBFirst	platform/hal/inc/fsl_sai_hal.h	/^    kSaiLSBFirst = 0x0, \/*!< Least significant bit transferred first. *\/$/;"	e	enum:_sai_data_order
kSaiMSBFirst	platform/hal/inc/fsl_sai_hal.h	/^    kSaiMSBFirst = 0x1 \/*!< Most significant bit transferred first. *\/$/;"	e	enum:_sai_data_order
kSaiMaster	platform/hal/inc/fsl_sai_hal.h	/^    kSaiMaster = 0x0,\/*!< Master mode *\/$/;"	e	enum:_sai_master_slave
kSaiMclkSourceSelect1	platform/hal/inc/fsl_sai_hal.h	/^    kSaiMclkSourceSelect1 = 0x1,\/*!< Master clock from source 1 *\/$/;"	e	enum:_sai_mclk_source
kSaiMclkSourceSelect2	platform/hal/inc/fsl_sai_hal.h	/^    kSaiMclkSourceSelect2 = 0x2,\/*!< Master clock from source 2 *\/$/;"	e	enum:_sai_mclk_source
kSaiMclkSourceSelect3	platform/hal/inc/fsl_sai_hal.h	/^    kSaiMclkSourceSelect3 = 0x3\/*!< Master clock from source 3 *\/ $/;"	e	enum:_sai_mclk_source
kSaiMclkSourceSysclk	platform/hal/inc/fsl_sai_hal.h	/^    kSaiMclkSourceSysclk = 0x0,\/*!< Master clock from the system clock *\/$/;"	e	enum:_sai_mclk_source
kSaiModeAsync	platform/hal/inc/fsl_sai_hal.h	/^    kSaiModeAsync = 0x0,\/*!< Asynchronous mode *\/$/;"	e	enum:_sai_sync_mode
kSaiModeSync	platform/hal/inc/fsl_sai_hal.h	/^    kSaiModeSync = 0x1,\/*!< Synchronous mode (with receiver or transmit) *\/$/;"	e	enum:_sai_sync_mode
kSaiModeSyncWithOtherRx	platform/hal/inc/fsl_sai_hal.h	/^    kSaiModeSyncWithOtherRx = 0x3\/*!< Synchronous with another SAI receiver *\/$/;"	e	enum:_sai_sync_mode
kSaiModeSyncWithOtherTx	platform/hal/inc/fsl_sai_hal.h	/^    kSaiModeSyncWithOtherTx = 0x2,\/*!< Synchronous with another SAI transmit *\/$/;"	e	enum:_sai_sync_mode
kSaiMono	platform/drivers/inc/fsl_sai_driver.h	/^    kSaiMono = 0x0,$/;"	e	enum:_sai_mono_streo
kSaiResetTypeFIFO	platform/hal/inc/fsl_sai_hal.h	/^    kSaiResetTypeFIFO = 0x1\/*!< FIFO reset, reset the FIFO read and write pointer *\/$/;"	e	enum:_sai_reset_type
kSaiResetTypeSoftware	platform/hal/inc/fsl_sai_hal.h	/^    kSaiResetTypeSoftware = 0x0,\/*!< Software reset, reset the logic state *\/$/;"	e	enum:_sai_reset_type
kSaiRunModeDebug	platform/hal/inc/fsl_sai_hal.h	/^    kSaiRunModeDebug = 0x0,\/*!< In debug mode *\/ $/;"	e	enum:_sai_running_mode
kSaiRunModeStop	platform/hal/inc/fsl_sai_hal.h	/^    kSaiRunModeStop = 0x1\/*!< In stop mode *\/$/;"	e	enum:_sai_running_mode
kSaiSlave	platform/hal/inc/fsl_sai_hal.h	/^    kSaiSlave = 0x1\/*!< Slave mode *\/$/;"	e	enum:_sai_master_slave
kSaiStateFlagFIFOError	platform/hal/inc/fsl_sai_hal.h	/^    kSaiStateFlagFIFOError = 0x2,\/*!< FIFO error flag *\/$/;"	e	enum:_sai_state_flag
kSaiStateFlagFIFORequest	platform/hal/inc/fsl_sai_hal.h	/^    kSaiStateFlagFIFORequest = 0x3,$/;"	e	enum:_sai_state_flag
kSaiStateFlagFIFOWarning	platform/hal/inc/fsl_sai_hal.h	/^    kSaiStateFlagFIFOWarning = 0x4,$/;"	e	enum:_sai_state_flag
kSaiStateFlagSoftReset	platform/hal/inc/fsl_sai_hal.h	/^    kSaiStateFlagSoftReset = 0x5 \/*!< Software reset flag *\/$/;"	e	enum:_sai_state_flag
kSaiStateFlagSyncError	platform/hal/inc/fsl_sai_hal.h	/^    kSaiStateFlagSyncError = 0x1,\/*!< Sync error flag, means the sync error is detected *\/$/;"	e	enum:_sai_state_flag
kSaiStateFlagWordStart	platform/hal/inc/fsl_sai_hal.h	/^    kSaiStateFlagWordStart = 0x0,\/*!< Word start flag, means the first word in a frame detected. *\/$/;"	e	enum:_sai_state_flag
kSaiStreo	platform/drivers/inc/fsl_sai_driver.h	/^    kSaiStreo = 0x1$/;"	e	enum:_sai_mono_streo
kSdAppSendNumWrBlocks	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdAppSendNumWrBlocks = 22,     \/*!< adtc                     R1 *\/$/;"	e	enum:_sd_acmd_t
kSdAppSendOpCond	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdAppSendOpCond = 41,          \/*!< bcr      [30] HCS        R3 *\/$/;"	e	enum:_sd_acmd_t
kSdAppSendScr	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdAppSendScr = 51,             \/*!< adtc                     R1 *\/$/;"	e	enum:_sd_acmd_t
kSdAppSetBusWdith	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdAppSetBusWdith = 6,          \/*!< ac       [1:0] bus       R1 *\/$/;"	e	enum:_sd_acmd_t
kSdAppSetClrCardDetect	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdAppSetClrCardDetect = 42,    \/*!< ac       [0] set cd      R1 *\/$/;"	e	enum:_sd_acmd_t
kSdAppSetWrBlkEraseCount	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdAppSetWrBlkEraseCount = 23,  \/*!< ac       [22:0] number   R1 *\/$/;"	e	enum:_sd_acmd_t
kSdAppStatus	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdAppStatus = 13,              \/*!< adtc                     R1 *\/$/;"	e	enum:_sd_acmd_t
kSdBusWidth1Bit	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdBusWidth1Bit = 0,            \/*!< SD data bus width 1-bit mode *\/$/;"	e	enum:_sd_buswidth_t
kSdBusWidth4Bit	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdBusWidth4Bit = 2,            \/*!< SD data bus width 1-bit mode *\/$/;"	e	enum:_sd_buswidth_t
kSdCardVersion_1_x	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdCardVersion_1_x,$/;"	e	enum:_sdcard_version
kSdCardVersion_2_x	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdCardVersion_2_x,$/;"	e	enum:_sdcard_version
kSdCardVersion_3_x	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdCardVersion_3_x,$/;"	e	enum:_sdcard_version
kSdEraseWrBlkEnd	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdEraseWrBlkEnd = 33,          \/*!< ac       [31:0] data     R1 *\/$/;"	e	enum:_sd_cmd_t
kSdEraseWrBlkStart	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdEraseWrBlkStart = 32,        \/*!< ac       [31:0] data     R1 *\/$/;"	e	enum:_sd_cmd_t
kSdSendIfCond	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdSendIfCond = 8,              \/*!< bcr      [11:8] supply   R7 *\/$/;"	e	enum:_sd_cmd_t
kSdSendRelativeAddr	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdSendRelativeAddr = 3,        \/*!< bcr                      R6 *\/$/;"	e	enum:_sd_cmd_t
kSdSpeedClassControl	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdSpeedClassControl = 20,      \/*!< ac       [31:28] speed   R1b *\/$/;"	e	enum:_sd_cmd_t
kSdSpiRespTypeR1	platform/composite/inc/fsl_sdcard_spi.h	/^    kSdSpiRespTypeR1 = 0,                   \/*!< Response 1 *\/$/;"	e	enum:_sdspi_response_type
kSdSpiRespTypeR1b	platform/composite/inc/fsl_sdcard_spi.h	/^    kSdSpiRespTypeR1b,                      \/*!< Response 1 with busy *\/$/;"	e	enum:_sdspi_response_type
kSdSpiRespTypeR2	platform/composite/inc/fsl_sdcard_spi.h	/^    kSdSpiRespTypeR2,                       \/*!< Response 2 *\/$/;"	e	enum:_sdspi_response_type
kSdSpiRespTypeR3	platform/composite/inc/fsl_sdcard_spi.h	/^    kSdSpiRespTypeR3,                       \/*!< Response 3 *\/$/;"	e	enum:_sdspi_response_type
kSdSpiRespTypeR7	platform/composite/inc/fsl_sdcard_spi.h	/^    kSdSpiRespTypeR7,                       \/*!< Response 7 *\/$/;"	e	enum:_sdspi_response_type
kSdSwitch	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdSwitch = 6,                  \/*!< adtc     [31] mode       R1 *\/$/;"	e	enum:_sd_cmd_t
kSdSwitchCheck	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdSwitchCheck = 0,             \/*!< SD switch mode 0: check function *\/$/;"	e	enum:_sd_switch_mode_t
kSdSwitchSet	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdSwitchSet = 1,               \/*!< SD switch mode 1: set function *\/$/;"	e	enum:_sd_switch_mode_t
kSdVoltageSwitch	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSdVoltageSwitch = 11,          \/*!< ac                       R1 *\/$/;"	e	enum:_sd_cmd_t
kSdhcBusWidth1Bit	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcBusWidth1Bit = 1,          \/*!< 1-bit bus width. @internal gui name="1-bit bus width" *\/$/;"	e	enum:_sdhc_buswidth
kSdhcBusWidth4Bit	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcBusWidth4Bit,              \/*!< 4-bit bus width. @internal gui name="4-bit bus width" *\/$/;"	e	enum:_sdhc_buswidth
kSdhcBusWidth8Bit	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcBusWidth8Bit,              \/*!< 8-bit bus width. @internal gui name="8-bit bus width" *\/$/;"	e	enum:_sdhc_buswidth
kSdhcCardDetectCdPin	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcCardDetectCdPin,           \/*!< Use host controller dedicate CD pin for card detection. @internal gui name="HOST" *\/$/;"	e	enum:_sdhc_card_detect_type
kSdhcCardDetectDat3	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcCardDetectDat3,            \/*!< Use DAT3 for card detection. @internal gui name="DAT3" *\/$/;"	e	enum:_sdhc_card_detect_type
kSdhcCardDetectGpio	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcCardDetectGpio = 1,        \/*!< Use GPIO for card detection. @internal gui name="GPIO" *\/$/;"	e	enum:_sdhc_card_detect_type
kSdhcCardDetectPollCd	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcCardDetectPollCd,          \/*!< Poll host controller dedicate CD pin for card detection. @internal gui name="Poll-HOST" *\/$/;"	e	enum:_sdhc_card_detect_type
kSdhcCardDetectPollDat3	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcCardDetectPollDat3,        \/*!< Poll DAT3 for card detection. @internal gui name="Poll-DAT3" *\/$/;"	e	enum:_sdhc_card_detect_type
kSdhcHalDmaAdma1	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalDmaAdma1 = 1,$/;"	e	enum:_sdhc_hal_dma_mode
kSdhcHalDmaAdma2	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalDmaAdma2 = 2,$/;"	e	enum:_sdhc_hal_dma_mode
kSdhcHalDmaSimple	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalDmaSimple = 0,$/;"	e	enum:_sdhc_hal_dma_mode
kSdhcHalDtw1Bit	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalDtw1Bit = 0,$/;"	e	enum:_sdhc_hal_dtw
kSdhcHalDtw4Bit	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalDtw4Bit = 1,$/;"	e	enum:_sdhc_hal_dtw
kSdhcHalDtw8Bit	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalDtw8Bit = 2,$/;"	e	enum:_sdhc_hal_dtw
kSdhcHalEndianBig	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalEndianBig = 0,$/;"	e	enum:_sdhc_hal_endian
kSdhcHalEndianHalfWordBig	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalEndianHalfWordBig = 1,$/;"	e	enum:_sdhc_hal_endian
kSdhcHalEndianLittle	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalEndianLittle = 2,$/;"	e	enum:_sdhc_hal_endian
kSdhcHalLedOff	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalLedOff = 0,$/;"	e	enum:_sdhc_hal_led
kSdhcHalLedOn	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalLedOn = 1,$/;"	e	enum:_sdhc_hal_led
kSdhcHalMmcbootAlter	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalMmcbootAlter = 1,$/;"	e	enum:_sdhc_hal_mmcboot
kSdhcHalMmcbootNormal	platform/hal/inc/fsl_sdhc_hal.h	/^    kSdhcHalMmcbootNormal = 0,$/;"	e	enum:_sdhc_hal_mmcboot
kSdhcPowerModeRunning	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcPowerModeRunning = 0,      \/*!< SDHC is running *\/$/;"	e	enum:_sdhc_power_mode
kSdhcPowerModeStopped	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcPowerModeStopped,          \/*!< SDHC is stopped *\/$/;"	e	enum:_sdhc_power_mode
kSdhcPowerModeSuspended	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcPowerModeSuspended,        \/*!< SDHC is suspended *\/$/;"	e	enum:_sdhc_power_mode
kSdhcRespTypeNone	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcRespTypeNone = 0,          \/*!< Response type: none *\/$/;"	e	enum:_sdhc_resp_type
kSdhcRespTypeR1	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcRespTypeR1,                \/*!< Response type: R1 *\/$/;"	e	enum:_sdhc_resp_type
kSdhcRespTypeR1b	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcRespTypeR1b,               \/*!< Response type: R1b *\/$/;"	e	enum:_sdhc_resp_type
kSdhcRespTypeR2	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcRespTypeR2,                \/*!< Response type: R2 *\/$/;"	e	enum:_sdhc_resp_type
kSdhcRespTypeR3	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcRespTypeR3,                \/*!< Response type: R3 *\/$/;"	e	enum:_sdhc_resp_type
kSdhcRespTypeR4	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcRespTypeR4,                \/*!< Response type: R4 *\/$/;"	e	enum:_sdhc_resp_type
kSdhcRespTypeR5	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcRespTypeR5,                \/*!< Response type: R5 *\/$/;"	e	enum:_sdhc_resp_type
kSdhcRespTypeR5b	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcRespTypeR5b,               \/*!< Response type: R5b *\/$/;"	e	enum:_sdhc_resp_type
kSdhcRespTypeR6	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcRespTypeR6,                \/*!< Response type: R6 *\/$/;"	e	enum:_sdhc_resp_type
kSdhcRespTypeR7	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcRespTypeR7,                \/*!< Response type: R7 *\/$/;"	e	enum:_sdhc_resp_type
kSdhcTransModeAdma1	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcTransModeAdma1,            \/*!< Transfer mode: ADMA1. @internal gui name="ADMA1" *\/$/;"	e	enum:_sdhc_transfer_mode
kSdhcTransModeAdma2	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcTransModeAdma2,            \/*!< Transfer mode: ADMA2. @internal gui name="ADMA2" *\/$/;"	e	enum:_sdhc_transfer_mode
kSdhcTransModePio	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcTransModePio = 1,          \/*!< Transfer mode: PIO. @internal gui name="PIO" *\/$/;"	e	enum:_sdhc_transfer_mode
kSdhcTransModeSdma	platform/drivers/inc/fsl_sdhc_driver.h	/^    kSdhcTransModeSdma,             \/*!< Transfer mode: SDMA. @internal gui name="SDMA" *\/$/;"	e	enum:_sdhc_transfer_mode
kSelectCard	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSelectCard = 7,                \/*!< ac       [31:16] RCA     R1b *\/$/;"	e	enum:_sdmmc_cmd_t
kSendCid	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSendCid = 10,                  \/*!< ac       [31:16] RCA     R2 *\/$/;"	e	enum:_sdmmc_cmd_t
kSendCsd	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSendCsd = 9,                   \/*!< ac       [31:16] RCA     R2 *\/$/;"	e	enum:_sdmmc_cmd_t
kSendOpCond	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSendOpCond = 1,                \/*!< bcr      [31:0] OCR      R3 *\/$/;"	e	enum:_sdmmc_cmd_t
kSendStatus	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSendStatus = 13,               \/*!< ac       [31:16] RCA     R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kSendTuningBlock	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSendTuningBlock = 19,          \/*!< adtc     [31:0] all      R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kSendWriteProt	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSendWriteProt = 30,            \/*!< adtc     [31:0] write    R1b *\/$/;"	e	enum:_sdmmc_cmd_t
kSetBlockCount	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSetBlockCount = 23,            \/*!< ac       [31:0] block    R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kSetBlockLen	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSetBlockLen = 16,              \/*!< ac       [31:0] block    R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kSetDsr	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSetDsr = 4,                    \/*!< bc       [31:16] RCA *\/$/;"	e	enum:_sdmmc_cmd_t
kSetWriteProt	platform/drivers/inc/fsl_sdmmc_card.h	/^    kSetWriteProt = 28,             \/*!< ac       [31:0] data     R1b *\/$/;"	e	enum:_sdmmc_cmd_t
kSimAdcPretrgselA	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimAdcPretrgselA,              \/*!< Pre-trigger A selected for ADCx *\/$/;"	e	enum:_sim_adc_pretrg_sel
kSimAdcPretrgselB	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimAdcPretrgselB               \/*!< Pre-trigger B selected for ADCx *\/$/;"	e	enum:_sim_adc_pretrg_sel
kSimAdcTrgSelHighSpeedComp0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimAdcTrgSelHighSpeedComp0 	= 1U,    \/*!< High speed comparator 0 output  *\/$/;"	e	enum:_sim_adc_trg_sel
kSimAdcTrgSelLptimer	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimAdcTrgSelLptimer	= 14U,           \/*!< Low-power timer trigger         *\/$/;"	e	enum:_sim_adc_trg_sel
kSimAdcTrgSelRtcAlarm	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimAdcTrgSelRtcAlarm	= 12U,          \/*!< RTC alarm                       *\/$/;"	e	enum:_sim_adc_trg_sel
kSimAdcTrgSelRtcSec	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimAdcTrgSelRtcSec		= 13U,            \/*!< RTC seconds                     *\/$/;"	e	enum:_sim_adc_trg_sel
kSimAdcTrgSelTpm0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimAdcTrgSelTpm0		= 8U,              \/*!< TPM0 trigger                    *\/$/;"	e	enum:_sim_adc_trg_sel
kSimAdcTrgSelTpm1	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimAdcTrgSelTpm1		= 9U,              \/*!< TPM1 trigger                    *\/$/;"	e	enum:_sim_adc_trg_sel
kSimAdcTrgselExt	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimAdcTrgselExt	= 0U,               \/*!< External trigger                *\/$/;"	e	enum:_sim_adc_trg_sel
kSimClockGateAdc0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGateAdc0      = FSL_SIM_SCGC_BIT(6U, 27U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGateCmp0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGateCmp0      = FSL_SIM_SCGC_BIT(4U, 19U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGateFtf0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGateFtf0      = FSL_SIM_SCGC_BIT(6U, 0U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGateI2c0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGateI2c0      = FSL_SIM_SCGC_BIT(4U, 6U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGateLpUart0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGateLpUart0   = FSL_SIM_SCGC_BIT(5U, 20U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGateLptmr0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGateLptmr0    = FSL_SIM_SCGC_BIT(5U, 0U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGatePortA	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGatePortA     = FSL_SIM_SCGC_BIT(5U, 9U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGatePortB	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGatePortB     = FSL_SIM_SCGC_BIT(5U, 10U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGateRtc0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGateRtc0      = FSL_SIM_SCGC_BIT(6U, 29U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGateSpi0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGateSpi0      = FSL_SIM_SCGC_BIT(4U, 22U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGateTpm0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGateTpm0      = FSL_SIM_SCGC_BIT(6U, 24U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGateTpm1	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGateTpm1      = FSL_SIM_SCGC_BIT(6U, 25U),$/;"	e	enum:_sim_clock_gate_name
kSimClockGateVref0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimClockGateVref0     = FSL_SIM_SCGC_BIT(4U, 20U),$/;"	e	enum:_sim_clock_gate_name
kSimHalFail	platform/hal/inc/fsl_sim_hal.h	/^    kSimHalFail,     \/*!< Error occurs. *\/$/;"	e	enum:_sim_hal_status
kSimHalSuccess	platform/hal/inc/fsl_sim_hal.h	/^    kSimHalSuccess,  \/*!< Success.      *\/$/;"	e	enum:_sim_hal_status
kSimPtd7padDualPad	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimPtd7padDualPad              \/*!< Dual-pad drive strength for PTD7 *\/$/;"	e	enum:_sim_ptd7pad_strengh
kSimPtd7padSinglePad	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimPtd7padSinglePad,           \/*!< Single-pad drive strength for PTD7 *\/$/;"	e	enum:_sim_ptd7pad_strengh
kSimTpmChSrc0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimTpmChSrc0,                 \/*!< TPMx_CH0 signal *\/$/;"	e	enum:_sim_tpm_ch_src
kSimTpmChSrc1	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimTpmChSrc1                  \/*!< CMP0 output *\/$/;"	e	enum:_sim_tpm_ch_src
kSimTpmClkSel0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimTpmClkSel0,                 \/*!< Timer\/PWM TPM_CLKIN0 pin. *\/$/;"	e	enum:_sim_tpm_clk_sel
kSimTpmClkSel1	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimTpmClkSel1                  \/*!< Timer\/PWM TPM_CLKIN1 pin. *\/$/;"	e	enum:_sim_tpm_clk_sel
kSimUartRxsrcCmp0	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimUartRxsrcCmp0,              \/*!< CMP0          *\/$/;"	e	enum:_sim_uart_rxsrc
kSimUartRxsrcCmp1	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimUartRxsrcCmp1,              \/*!< CMP1          *\/$/;"	e	enum:_sim_uart_rxsrc
kSimUartRxsrcPin	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimUartRxsrcPin,               \/*!< UARTx_RX Pin  *\/$/;"	e	enum:_sim_uart_rxsrc
kSimUartTxsrcFtm1	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimUartTxsrcFtm1,   \/*!< UARTx_TX pin modulated with FTM1 channel 0 output *\/$/;"	e	enum:_sim_uart_txsrc
kSimUartTxsrcFtm2	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimUartTxsrcFtm2,   \/*!< UARTx_TX pin modulated with FTM2 channel 0 output *\/$/;"	e	enum:_sim_uart_txsrc
kSimUartTxsrcPin	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^    kSimUartTxsrcPin,    \/*!< UARTx_TX Pin *\/$/;"	e	enum:_sim_uart_txsrc
kSmcHalAlreadyInTheState	platform/hal/inc/fsl_smc_hal.h	/^    kSmcHalAlreadyInTheState,                 \/*!< Already in the required state*\/$/;"	e	enum:_smc_hal_error_code
kSmcHalFailed	platform/hal/inc/fsl_smc_hal.h	/^    kSmcHalFailed                             \/*!< Unknown error, operation failed*\/$/;"	e	enum:_smc_hal_error_code
kSmcHalNoSuchModeName	platform/hal/inc/fsl_smc_hal.h	/^    kSmcHalNoSuchModeName,                    \/*!< Cannot find the mode name specified*\/$/;"	e	enum:_smc_hal_error_code
kSmcHalSuccess	platform/hal/inc/fsl_smc_hal.h	/^    kSmcHalSuccess,                           \/*!< Success *\/$/;"	e	enum:_smc_hal_error_code
kSmcHsrun	platform/hal/inc/fsl_smc_hal.h	/^    kSmcHsrun                               \/*!< High Speed Run mode (HSRUN)*\/$/;"	e	enum:_smc_run_mode
kSmcLls	platform/hal/inc/fsl_smc_hal.h	/^    kSmcLls            = 3U,  \/*!< Low-Leakage Stop mode*\/$/;"	e	enum:_smc_stop_mode
kSmcLpoDisabled	platform/hal/inc/fsl_smc_hal.h	/^    kSmcLpoDisabled                        \/*!< LPO clock is disabled in LLS\/VLLSx. @internal gui name="Disabled" *\/$/;"	e	enum:_smc_lpo_option
kSmcLpoEnabled	platform/hal/inc/fsl_smc_hal.h	/^    kSmcLpoEnabled,                        \/*!< LPO clock is enabled in LLS\/VLLSx. @internal gui name="Enabled" *\/$/;"	e	enum:_smc_lpo_option
kSmcLpwuiDisabled	platform/hal/inc/fsl_smc_hal.h	/^    kSmcLpwuiDisabled                        \/*!< Low Power Wake Up on Interrupt disabled. @internal gui name="Disabled" *\/$/;"	e	enum:_smc_lpwui_option
kSmcLpwuiEnabled	platform/hal/inc/fsl_smc_hal.h	/^    kSmcLpwuiEnabled,                        \/*!< Low Power Wake Up on Interrupt enabled. @internal gui name="Enabled" *\/$/;"	e	enum:_smc_lpwui_option
kSmcOptionLpwui	platform/hal/inc/fsl_smc_hal.h	/^    kSmcOptionLpwui,                        \/*!< Low Power Wake Up on Interrupt*\/$/;"	e	enum:_smc_power_options
kSmcOptionPropo	platform/hal/inc/fsl_smc_hal.h	/^    kSmcOptionPropo                         \/*!< POR option*\/$/;"	e	enum:_smc_power_options
kSmcPorDisabled	platform/hal/inc/fsl_smc_hal.h	/^    kSmcPorDisabled                        \/*!< POR detect circuit is disabled in VLLS0. @internal gui name="Disabled" *\/$/;"	e	enum:_smc_por_option
kSmcPorEnabled	platform/hal/inc/fsl_smc_hal.h	/^    kSmcPorEnabled,                        \/*!< POR detect circuit is enabled in VLLS0. @internal gui name="Enabled" *\/$/;"	e	enum:_smc_por_option
kSmcPstopReserved	platform/hal/inc/fsl_smc_hal.h	/^    kSmcPstopReserved,$/;"	e	enum:_smc_pstop_option
kSmcPstopStop	platform/hal/inc/fsl_smc_hal.h	/^    kSmcPstopStop,                          \/*!< STOP - Normal Stop mode*\/$/;"	e	enum:_smc_pstop_option
kSmcPstopStop1	platform/hal/inc/fsl_smc_hal.h	/^    kSmcPstopStop1,                         \/*!< Partial Stop with both system and bus clocks disabled*\/$/;"	e	enum:_smc_pstop_option
kSmcPstopStop2	platform/hal/inc/fsl_smc_hal.h	/^    kSmcPstopStop2,                         \/*!< Partial Stop with system clock disabled and bus clock enabled*\/$/;"	e	enum:_smc_pstop_option
kSmcRam2DisPowered	platform/hal/inc/fsl_smc_hal.h	/^    kSmcRam2DisPowered,                    \/*!< RAM2 not powered in LLS2\/VLLS2. @internal gui name="Not Powered" *\/$/;"	e	enum:_smc_ram2_option
kSmcRam2Powered	platform/hal/inc/fsl_smc_hal.h	/^    kSmcRam2Powered                        \/*!< RAM2 powered in LLS2\/VLLS2. @internal gui name="Powered" *\/$/;"	e	enum:_smc_ram2_option
kSmcReservedRun	platform/hal/inc/fsl_smc_hal.h	/^    kSmcReservedRun,$/;"	e	enum:_smc_run_mode
kSmcReservedStop1	platform/hal/inc/fsl_smc_hal.h	/^    kSmcReservedStop1  = 1U,  \/*!< Reserved*\/$/;"	e	enum:_smc_stop_mode
kSmcRun	platform/hal/inc/fsl_smc_hal.h	/^    kSmcRun,                                \/*!< normal RUN mode*\/$/;"	e	enum:_smc_run_mode
kSmcStop	platform/hal/inc/fsl_smc_hal.h	/^    kSmcStop           = 0U,  \/*!< Normal STOP mode*\/$/;"	e	enum:_smc_stop_mode
kSmcStopSub0	platform/hal/inc/fsl_smc_hal.h	/^    kSmcStopSub0,                               $/;"	e	enum:_smc_stop_submode
kSmcStopSub1	platform/hal/inc/fsl_smc_hal.h	/^    kSmcStopSub1,                               $/;"	e	enum:_smc_stop_submode
kSmcStopSub2	platform/hal/inc/fsl_smc_hal.h	/^    kSmcStopSub2,                               $/;"	e	enum:_smc_stop_submode
kSmcStopSub3	platform/hal/inc/fsl_smc_hal.h	/^    kSmcStopSub3                                $/;"	e	enum:_smc_stop_submode
kSmcVlls	platform/hal/inc/fsl_smc_hal.h	/^    kSmcVlls           = 4U   \/*!< Very-Low-Leakage Stop mode*\/$/;"	e	enum:_smc_stop_mode
kSmcVlpr	platform/hal/inc/fsl_smc_hal.h	/^    kSmcVlpr,                               \/*!< Very-Low-Power RUN mode*\/$/;"	e	enum:_smc_run_mode
kSmcVlps	platform/hal/inc/fsl_smc_hal.h	/^    kSmcVlps           = 2U,  \/*!< Very-Low-Power STOP mode*\/$/;"	e	enum:_smc_stop_mode
kSpi16BitMode	platform/hal/inc/fsl_spi_hal.h	/^    kSpi16BitMode = 1, \/*!< 16-bit data transmission mode *\/$/;"	e	enum:_spi_data_bitcount_mode
kSpi8BitMode	platform/hal/inc/fsl_spi_hal.h	/^    kSpi8BitMode = 0,  \/*!< 8-bit data transmission mode *\/$/;"	e	enum:_spi_data_bitcount_mode
kSpiBidiroeBit	platform/hal/src/spi/fsl_spi_hal.c	/^    kSpiBidiroeBit = 1U  \/*!< BIDIROE is bit 1 of #spi_pin_mode_t.*\/$/;"	e	enum:_spi_pin_bit_encodings	file:
kSpiClockPhase_FirstEdge	platform/hal/inc/fsl_spi_hal.h	/^    kSpiClockPhase_FirstEdge = 0,       \/*!< First edge on SPSCK occurs at the middle of the first$/;"	e	enum:_spi_clock_phase
kSpiClockPhase_SecondEdge	platform/hal/inc/fsl_spi_hal.h	/^    kSpiClockPhase_SecondEdge = 1       \/*!< First edge on SPSCK occurs at the start of the$/;"	e	enum:_spi_clock_phase
kSpiClockPolarity_ActiveHigh	platform/hal/inc/fsl_spi_hal.h	/^    kSpiClockPolarity_ActiveHigh = 0,   \/*!< Active-high SPI clock (idles low).*\/$/;"	e	enum:_spi_clock_polarity
kSpiClockPolarity_ActiveLow	platform/hal/inc/fsl_spi_hal.h	/^    kSpiClockPolarity_ActiveLow = 1     \/*!< Active-low SPI clock (idles high).*\/$/;"	e	enum:_spi_clock_polarity
kSpiDmaTransferDone	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^    kSpiDmaTransferDone = 0x01,        \/*!< Transferring done flag *\/$/;"	e	enum:_spi_dma_event_flags	file:
kSpiDmaWaitForever	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    kSpiDmaWaitForever = 0x7fffffff$/;"	e	enum:_spi_dma_timeouts
kSpiLsbFirst	platform/hal/inc/fsl_spi_hal.h	/^    kSpiLsbFirst = 1    \/*!< Data transfers start with least significant bit.*\/$/;"	e	enum:_spi_shift_direction
kSpiMaster	platform/hal/inc/fsl_spi_hal.h	/^    kSpiMaster = 1,     \/*!< SPI peripheral operates in master mode.*\/$/;"	e	enum:_spi_master_slave_mode
kSpiModfenBit	platform/hal/src/spi/fsl_spi_hal.c	/^    kSpiModfenBit = 1U,  \/*!< MODFEN is bit 1 of #spi_ss_output_mode_t.*\/$/;"	e	enum:_spi_pin_bit_encodings	file:
kSpiMsbFirst	platform/hal/inc/fsl_spi_hal.h	/^    kSpiMsbFirst = 0,    \/*!< Data transfers start with most significant bit.*\/$/;"	e	enum:_spi_shift_direction
kSpiNoFifoError	platform/hal/inc/fsl_spi_hal.h	/^    kSpiNoFifoError = 0,  \/*!< No error is detected *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiPinMode_Input	platform/hal/inc/fsl_spi_hal.h	/^    kSpiPinMode_Input = 1,      \/*!< Bidirectional mode. Master: MOSI pin is input;$/;"	e	enum:_spi_pin_mode
kSpiPinMode_Normal	platform/hal/inc/fsl_spi_hal.h	/^    kSpiPinMode_Normal = 0,     \/*!< Pins operate in normal, single-direction mode.*\/$/;"	e	enum:_spi_pin_mode
kSpiPinMode_Output	platform/hal/inc/fsl_spi_hal.h	/^    kSpiPinMode_Output = 3      \/*!< Bidirectional mode. Master: MOSI pin is output;$/;"	e	enum:_spi_pin_mode
kSpiRxFifoEmpty	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxFifoEmpty = 0,$/;"	e	enum:_spi_fifo_status_flag
kSpiRxFifoFullClearInt	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxFifoFullClearInt = 0, \/*!< Receive FIFO full interrupt *\/$/;"	e	enum:_spi_w1c_interrupt
kSpiRxFifoNearFullInt	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxFifoNearFullInt = 1, \/*!< Receive FIFO nearly full interrupt *\/$/;"	e	enum:_spi_fifo_interrupt_source
kSpiRxFifoOneHalfFull	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxFifoOneHalfFull = 1$/;"	e	enum:_spi_rxfifo_watermark
kSpiRxFifoThreeFourthsFull	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxFifoThreeFourthsFull = 0,$/;"	e	enum:_spi_rxfifo_watermark
kSpiRxNearFull	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxNearFull = 3$/;"	e	enum:_spi_fifo_status_flag
kSpiRxNearFullClearInt	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxNearFullClearInt = 2, \/*!< Receive FIFO nearly full interrupt *\/$/;"	e	enum:_spi_w1c_interrupt
kSpiRxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxferr = 4,  \/*!< Rx FIFO Error *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiRxferrTxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxferrTxferr = 12, \/*!< Rx FIFO Error, Tx FIFO Error *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiRxfof	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxfof = 1, \/*!< Rx FIFO Overflow *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiRxfofRxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxfofRxferr = 5, \/*!< Rx FIFO Overflow, Rx FIFO Error *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiRxfofRxferrTxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxfofRxferrTxferr = 13, \/*!< Rx FIFO Overflow, Rx FIFO Error, Tx FIFO Error *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiRxfofTxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxfofTxferr = 9, \/*!< Rx FIFO Overflow, Tx FIFO Error *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiRxfofTxfof	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxfofTxfof = 3, \/*!< Rx FIFO Overflow, Tx FIFO Overflow *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiRxfofTxfofRxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxfofTxfofRxferr = 7,  \/*!< Rx FIFO Overflow, Tx FIFO Overflow, Rx FIFO Error *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiRxfofTxfofRxferrTxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxfofTxfofRxferrTxferr =15 \/*!< Rx FIFO Overflow, Tx FIFO Overflow$/;"	e	enum:_spi_fifo_error_flag
kSpiRxfofTxfofTxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiRxfofTxfofTxferr = 11, \/*!< Rx FIFO Overflow, Tx FIFO Overflow, Tx FIFO Error *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiSlave	platform/hal/inc/fsl_spi_hal.h	/^    kSpiSlave = 0       \/*!< SPI peripheral operates in slave mode.*\/$/;"	e	enum:_spi_master_slave_mode
kSpiSlaveSelect_AsGpio	platform/hal/inc/fsl_spi_hal.h	/^    kSpiSlaveSelect_AsGpio = 0,         \/*!< Slave select pin configured as GPIO.*\/$/;"	e	enum:_spi_ss_output_mode
kSpiSlaveSelect_AutomaticOutput	platform/hal/inc/fsl_spi_hal.h	/^    kSpiSlaveSelect_AutomaticOutput = 3 \/*!< Slave select pin configured for automatic SPI output.*\/$/;"	e	enum:_spi_ss_output_mode
kSpiSlaveSelect_FaultInput	platform/hal/inc/fsl_spi_hal.h	/^    kSpiSlaveSelect_FaultInput = 2,     \/*!< Slave select pin configured for fault detection.*\/$/;"	e	enum:_spi_ss_output_mode
kSpiSpc0Bit	platform/hal/src/spi/fsl_spi_hal.c	/^    kSpiSpc0Bit = 0U,    \/*!< SPC0 is bit 0 of #spi_pin_mode_t.*\/$/;"	e	enum:_spi_pin_bit_encodings	file:
kSpiSsoeBit	platform/hal/src/spi/fsl_spi_hal.c	/^    kSpiSsoeBit = 0U,    \/*!< SSOE is bit 0 of #spi_ss_output_mode_t.*\/$/;"	e	enum:_spi_pin_bit_encodings	file:
kSpiTransferDone	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^    kSpiTransferDone = 0x01,        \/*!< Transferring done flag *\/$/;"	e	enum:_spi_event_flags	file:
kSpiTxFifoEmptyClearInt	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxFifoEmptyClearInt = 1, \/*!< Transmit FIFO empty interrupt *\/$/;"	e	enum:_spi_w1c_interrupt
kSpiTxFifoFull	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxFifoFull = 1,$/;"	e	enum:_spi_fifo_status_flag
kSpiTxFifoNearEmptyInt	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxFifoNearEmptyInt = 2,  \/*!< Transmit FIFO nearly empty interrupt *\/$/;"	e	enum:_spi_fifo_interrupt_source
kSpiTxFifoOneFourthEmpty	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxFifoOneFourthEmpty = 0,$/;"	e	enum:_spi_txfifo_watermark
kSpiTxFifoOneHalfEmpty	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxFifoOneHalfEmpty = 1$/;"	e	enum:_spi_txfifo_watermark
kSpiTxNearEmpty	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxNearEmpty = 2,$/;"	e	enum:_spi_fifo_status_flag
kSpiTxNearEmptyClearInt	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxNearEmptyClearInt = 3, \/*!< Transmit FIFO nearly empty interrupt *\/$/;"	e	enum:_spi_w1c_interrupt
kSpiTxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxferr = 8, \/*!< Tx FIFO Error *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiTxfof	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxfof = 2, \/*!< Tx FIFO Overflow *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiTxfofRxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxfofRxferr = 6, \/*!< Tx FIFO Overflow, Rx FIFO Error *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiTxfofRxferrTxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxfofRxferrTxferr = 14, \/*!< Tx FIFO Overflow, Rx FIFO Error, Tx FIFO Error *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiTxfofTxferr	platform/hal/inc/fsl_spi_hal.h	/^    kSpiTxfofTxferr = 10, \/*!< Tx FIFO Overflow, Tx FIFO Error *\/$/;"	e	enum:_spi_fifo_error_flag
kSpiWaitForever	platform/drivers/inc/fsl_spi_master_driver.h	/^    kSpiWaitForever = 0x7fffffff$/;"	e	enum:_spi_timeouts
kStatHsrun	platform/hal/inc/fsl_smc_hal.h	/^    kStatHsrun  = 0x80              \/*!< 1000_0000 - Current power mode is HSRUN*\/$/;"	e	enum:_power_mode_stat
kStatLls	platform/hal/inc/fsl_smc_hal.h	/^    kStatLls    = 0x20,             \/*!< 0010_0000 - Current power mode is LLS*\/$/;"	e	enum:_power_mode_stat
kStatRun	platform/hal/inc/fsl_smc_hal.h	/^    kStatRun    = 0x01,             \/*!< 0000_0001 - Current power mode is RUN*\/$/;"	e	enum:_power_mode_stat
kStatStop	platform/hal/inc/fsl_smc_hal.h	/^    kStatStop   = 0x02,             \/*!< 0000_0010 - Current power mode is STOP*\/$/;"	e	enum:_power_mode_stat
kStatVlls	platform/hal/inc/fsl_smc_hal.h	/^    kStatVlls   = 0x40,             \/*!< 0100_0000 - Current power mode is VLLS*\/$/;"	e	enum:_power_mode_stat
kStatVlpr	platform/hal/inc/fsl_smc_hal.h	/^    kStatVlpr   = 0x04,             \/*!< 0000_0100 - Current power mode is VLPR*\/$/;"	e	enum:_power_mode_stat
kStatVlps	platform/hal/inc/fsl_smc_hal.h	/^    kStatVlps   = 0x10,             \/*!< 0001_0000 - Current power mode is VLPS*\/$/;"	e	enum:_power_mode_stat
kStatVlpw	platform/hal/inc/fsl_smc_hal.h	/^    kStatVlpw   = 0x08,             \/*!< 0000_1000 - Current power mode is VLPW*\/$/;"	e	enum:_power_mode_stat
kStatus_ADC16_Failed	platform/hal/inc/fsl_adc16_hal.h	/^    kStatus_ADC16_Failed          = 2U  \/*!< Execution failed. *\/$/;"	e	enum:_adc16_status
kStatus_ADC16_InvalidArgument	platform/hal/inc/fsl_adc16_hal.h	/^    kStatus_ADC16_InvalidArgument = 1U, \/*!< Invalid argument existed. *\/$/;"	e	enum:_adc16_status
kStatus_ADC16_Success	platform/hal/inc/fsl_adc16_hal.h	/^    kStatus_ADC16_Success         = 0U, \/*!< Success. *\/$/;"	e	enum:_adc16_status
kStatus_CADC_Failed	platform/hal/inc/fsl_cadc_hal.h	/^    kStatus_CADC_Failed          = 2U  \/*!< Execution failed. *\/$/;"	e	enum:_cadc_status
kStatus_CADC_InvalidArgument	platform/hal/inc/fsl_cadc_hal.h	/^    kStatus_CADC_InvalidArgument = 1U, \/*!< Invalid argument existed. *\/$/;"	e	enum:_cadc_status
kStatus_CADC_Success	platform/hal/inc/fsl_cadc_hal.h	/^    kStatus_CADC_Success         = 0U, \/*!< Success. *\/$/;"	e	enum:_cadc_status
kStatus_CMP_Failed	platform/hal/inc/fsl_cmp_hal.h	/^    kStatus_CMP_Failed          = 2U  \/*!< Execution failed *\/$/;"	e	enum:_cmp_status
kStatus_CMP_InvalidArgument	platform/hal/inc/fsl_cmp_hal.h	/^    kStatus_CMP_InvalidArgument = 1U, \/*!< Invalid argument existed *\/$/;"	e	enum:_cmp_status
kStatus_CMP_Success	platform/hal/inc/fsl_cmp_hal.h	/^    kStatus_CMP_Success         = 0U, \/*!< Success *\/$/;"	e	enum:_cmp_status
kStatus_CRC_Failed	platform/hal/inc/fsl_crc_hal.h	/^    kStatus_CRC_Failed          = 2U  \/*!< Execution failed. *\/$/;"	e	enum:_crc_status
kStatus_CRC_InvalidArgument	platform/hal/inc/fsl_crc_hal.h	/^    kStatus_CRC_InvalidArgument = 1U, \/*!< Invalid argument existed. *\/$/;"	e	enum:_crc_status
kStatus_CRC_Success	platform/hal/inc/fsl_crc_hal.h	/^    kStatus_CRC_Success         = 0U, \/*!< Success. *\/$/;"	e	enum:_crc_status
kStatus_DAC_Failed	platform/hal/inc/fsl_dac_hal.h	/^    kStatus_DAC_Failed = 2U \/*!< Execution failed. *\/$/;"	e	enum:_dac_status
kStatus_DAC_InvalidArgument	platform/hal/inc/fsl_dac_hal.h	/^    kStatus_DAC_InvalidArgument = 1U, \/*!< Invalid argument existed. *\/$/;"	e	enum:_dac_status
kStatus_DAC_Success	platform/hal/inc/fsl_dac_hal.h	/^    kStatus_DAC_Success = 0U, \/*!< Success. *\/$/;"	e	enum:_dac_status
kStatus_DEBUGCONSOLE_AllocateMemoryFailed	platform/utilities/inc/fsl_debug_console.h	/^    kStatus_DEBUGCONSOLE_AllocateMemoryFailed,$/;"	e	enum:_debug_console_status
kStatus_DEBUGCONSOLE_Failed	platform/utilities/inc/fsl_debug_console.h	/^    kStatus_DEBUGCONSOLE_Failed $/;"	e	enum:_debug_console_status
kStatus_DEBUGCONSOLE_InvalidDevice	platform/utilities/inc/fsl_debug_console.h	/^    kStatus_DEBUGCONSOLE_InvalidDevice,$/;"	e	enum:_debug_console_status
kStatus_DEBUGCONSOLE_Success	platform/utilities/inc/fsl_debug_console.h	/^    kStatus_DEBUGCONSOLE_Success = 0U,$/;"	e	enum:_debug_console_status
kStatus_DMA_Fail	platform/hal/inc/fsl_dma_hal.h	/^    kStatus_DMA_Fail = 2U             \/*!< Function operation  failed. *\/$/;"	e	enum:_dma_status
kStatus_DMA_InvalidArgument	platform/hal/inc/fsl_dma_hal.h	/^    kStatus_DMA_InvalidArgument = 1U, \/*!< Parameter is not available for the current$/;"	e	enum:_dma_status
kStatus_DMA_Success	platform/hal/inc/fsl_dma_hal.h	/^    kStatus_DMA_Success = 0U,$/;"	e	enum:_dma_status
kStatus_DSPI_Busy	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_Busy,                      \/*!< DSPI instance is already busy performing a$/;"	e	enum:_dspi_status
kStatus_DSPI_DMAChannelInvalid	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_DMAChannelInvalid,         \/*!< DSPI driver could not request DMA channel(s) *\/$/;"	e	enum:_dspi_status
kStatus_DSPI_EdmaStcdUnaligned32Error	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_EdmaStcdUnaligned32Error   \/*!< DSPI Edma driver STCD unaligned to 32byte error *\/$/;"	e	enum:_dspi_status
kStatus_DSPI_Error	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_Error,                     \/*!< DSPI driver error *\/$/;"	e	enum:_dspi_status
kStatus_DSPI_Initialized	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_Initialized,               \/*!< DSPI driver has initialized, could not initialize again *\/$/;"	e	enum:_dspi_status
kStatus_DSPI_InvalidBitCount	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_InvalidBitCount,           \/*!< bits-per-frame value not valid*\/$/;"	e	enum:_dspi_status
kStatus_DSPI_InvalidInstanceNumber	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_InvalidInstanceNumber,     \/*!< DSPI instance number does not match current count*\/$/;"	e	enum:_dspi_status
kStatus_DSPI_InvalidParameter	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_InvalidParameter,          \/*!< DSPI invalid parameter error *\/$/;"	e	enum:_dspi_status
kStatus_DSPI_NoTransferInProgress	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_NoTransferInProgress,      \/*!< Attempt to abort a transfer when no transfer$/;"	e	enum:_dspi_status
kStatus_DSPI_NonInit	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_NonInit,                   \/*!< DSPI driver does not initialize, not ready *\/$/;"	e	enum:_dspi_status
kStatus_DSPI_OutOfRange	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_OutOfRange,                \/*!< DSPI out-of-range error used in slave callback *\/$/;"	e	enum:_dspi_status
kStatus_DSPI_SlaveRxOverrun	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_SlaveRxOverrun,            \/*!< DSPI Slave Rx Overrun error*\/$/;"	e	enum:_dspi_status
kStatus_DSPI_SlaveTxUnderrun	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_SlaveTxUnderrun,           \/*!< DSPI Slave Tx Under run error*\/$/;"	e	enum:_dspi_status
kStatus_DSPI_Success	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_Success = 0,$/;"	e	enum:_dspi_status
kStatus_DSPI_Timeout	platform/hal/inc/fsl_dspi_hal.h	/^    kStatus_DSPI_Timeout,                   \/*!< DSPI transfer timed out*\/$/;"	e	enum:_dspi_status
kStatus_EDMA_Fail	platform/hal/inc/fsl_edma_hal.h	/^    kStatus_EDMA_Fail = 2U              \/*!< Failed operation. *\/$/;"	e	enum:_edma_status
kStatus_EDMA_InvalidArgument	platform/hal/inc/fsl_edma_hal.h	/^    kStatus_EDMA_InvalidArgument = 1U,  \/*!< Parameter is invalid. *\/$/;"	e	enum:_edma_status
kStatus_EDMA_Success	platform/hal/inc/fsl_edma_hal.h	/^    kStatus_EDMA_Success = 0U,$/;"	e	enum:_edma_status
kStatus_ENET_AlreadyAddedMulticast	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_AlreadyAddedMulticast, \/*!< Have Already added to multicast group*\/$/;"	e	enum:_enet_status
kStatus_ENET_Close	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_Close,     \/*!< Close ENET device*\/$/;"	e	enum:_enet_status
kStatus_ENET_GetClockFreqFail	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_GetClockFreqFail,   \/*!< Get clock frequency failure*\/$/;"	e	enum:_enet_status
kStatus_ENET_InitTimeout	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_InitTimeout,        \/*!< ENET initialize timeout*\/$/;"	e	enum:_enet_status
kStatus_ENET_Initialized	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_Initialized,        \/*!< ENET device already initialized*\/$/;"	e	enum:_enet_status
kStatus_ENET_InvalidDevice	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_InvalidDevice,      \/*!< Invalid ENET device*\/$/;"	e	enum:_enet_status
kStatus_ENET_InvalidInput	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_InvalidInput,       \/*!< Invalid ENET input parameter *\/$/;"	e	enum:_enet_status
kStatus_ENET_LargeBufferFull	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_LargeBufferFull,    \/*!< Receive large buffer full*\/$/;"	e	enum:_enet_status
kStatus_ENET_Layer2BufferFull	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_Layer2BufferFull,   \/*!< Layer2 packet buffer full*\/$/;"	e	enum:_enet_status
kStatus_ENET_Layer2OverLarge	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_Layer2OverLarge,    \/*!< Layer2 packet length over large*\/$/;"	e	enum:_enet_status
kStatus_ENET_Layer2TypeError	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_Layer2TypeError,  \/*!< Layer2 packet error type*\/$/;"	e	enum:_enet_status
kStatus_ENET_Layer2UnInitialized	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_Layer2UnInitialized,    \/*!< Layer2 PTP buffer queue uninitialized*\/$/;"	e	enum:_enet_status
kStatus_ENET_MemoryAllocateFail	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_MemoryAllocateFail, \/*!< Memory allocate failure*\/$/;"	e	enum:_enet_status
kStatus_ENET_MulticastPointerNull	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_MulticastPointerNull, \/*!< Null multicast group pointer*\/$/;"	e	enum:_enet_status
kStatus_ENET_NoEnoughRxBuffers	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_NoEnoughRxBuffers,  \/*!< Small receive buffer size*\/$/;"	e	enum:_enet_status
kStatus_ENET_NoMulticastAddr	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_NoMulticastAddr,   \/*!< No multicast group address*\/$/;"	e	enum:_enet_status
kStatus_ENET_NoRxBufferLeft	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_NoRxBufferLeft,       \/*!< No more receive buffer left*\/$/;"	e	enum:_enet_status
kStatus_ENET_Open	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_Open,       \/*!< Open ENET device*\/$/;"	e	enum:_enet_status
kStatus_ENET_PHYAutoDiscoverFail	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_PHYAutoDiscoverFail \/*!< Failed to automatically discover PHY*\/$/;"	e	enum:_enet_status
kStatus_ENET_PtpringBufferEmpty	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_PtpringBufferEmpty, \/*!< PTP ring buffer empty*\/$/;"	e	enum:_enet_status
kStatus_ENET_PtpringBufferFull	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_PtpringBufferFull,  \/*!< PTP ring buffer full*\/$/;"	e	enum:_enet_status
kStatus_ENET_RxBdFull	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_RxBdFull,           \/*!< Receive buffer descriptor full*\/$/;"	e	enum:_enet_status
kStatus_ENET_RxbdEmpty	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_RxbdEmpty,          \/*!< Receive buffer descriptor empty*\/$/;"	e	enum:_enet_status
kStatus_ENET_RxbdError	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_RxbdError,          \/*!< Receive buffer descriptor error*\/$/;"	e	enum:_enet_status
kStatus_ENET_RxbdInvalid	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_RxbdInvalid,        \/*!< Receive buffer descriptor invalid*\/$/;"	e	enum:_enet_status
kStatus_ENET_RxbdTrunc	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_RxbdTrunc,          \/*!< Receive buffer descriptor truncate*\/$/;"	e	enum:_enet_status
kStatus_ENET_SMIUninitialized	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_SMIUninitialized,   \/*!< SMI uninitialized*\/$/;"	e	enum:_enet_status
kStatus_ENET_SMIVisitTimeout	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_SMIVisitTimeout,    \/*!< SMI visit timeout*\/$/;"	e	enum:_enet_status
kStatus_ENET_SmallRxBuffSize	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_SmallRxBuffSize,    \/*!< Receive buffer size is so small*\/$/;"	e	enum:_enet_status
kStatus_ENET_Success	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_Success = 0U,$/;"	e	enum:_enet_status
kStatus_ENET_TimeOut	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_TimeOut,            \/*!< ENET Timeout*\/$/;"	e	enum:_enet_status
kStatus_ENET_TxBufferNull	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_TxBufferNull,       \/*!< Transmit data buffer Null*\/$/;"	e	enum:_enet_status
kStatus_ENET_TxLarge	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_TxLarge,            \/*!< Transmit large packet*\/$/;"	e	enum:_enet_status
kStatus_ENET_TxbdFull	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_TxbdFull,           \/*!< Transmit buffer descriptor full*\/$/;"	e	enum:_enet_status
kStatus_ENET_TxbdNull	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_TxbdNull,           \/*!< Transmit buffer descriptor Null*\/$/;"	e	enum:_enet_status
kStatus_ENET_UnknownCommand	platform/hal/inc/fsl_enet_hal.h	/^    kStatus_ENET_UnknownCommand,     \/*!< Invalid ENET PTP IOCTL command*\/$/;"	e	enum:_enet_status
kStatus_EWM_NotInitlialized	platform/hal/inc/fsl_ewm_hal.h	/^    kStatus_EWM_NotInitlialized = 0x1U, \/*!< EWM is not initialized yet. *\/$/;"	e	enum:_EWM_status
kStatus_EWM_NullArgument	platform/hal/inc/fsl_ewm_hal.h	/^    kStatus_EWM_NullArgument    = 0x2U, \/*!< Argument is NULL.*\/$/;"	e	enum:_EWM_status
kStatus_EWM_Success	platform/hal/inc/fsl_ewm_hal.h	/^    kStatus_EWM_Success         = 0x0U, \/*!< Succeed. *\/$/;"	e	enum:_EWM_status
kStatus_FLEXCAN_Fail	platform/hal/inc/fsl_flexcan_hal.h	/^    kStatus_FLEXCAN_Fail,$/;"	e	enum:_flexcan_status
kStatus_FLEXCAN_InvalidArgument	platform/hal/inc/fsl_flexcan_hal.h	/^    kStatus_FLEXCAN_InvalidArgument,$/;"	e	enum:_flexcan_status
kStatus_FLEXCAN_OutOfRange	platform/hal/inc/fsl_flexcan_hal.h	/^    kStatus_FLEXCAN_OutOfRange,$/;"	e	enum:_flexcan_status
kStatus_FLEXCAN_Success	platform/hal/inc/fsl_flexcan_hal.h	/^    kStatus_FLEXCAN_Success = 0,$/;"	e	enum:_flexcan_status
kStatus_FLEXCAN_TimeOut	platform/hal/inc/fsl_flexcan_hal.h	/^    kStatus_FLEXCAN_TimeOut,$/;"	e	enum:_flexcan_status
kStatus_FLEXCAN_UnknownProperty	platform/hal/inc/fsl_flexcan_hal.h	/^    kStatus_FLEXCAN_UnknownProperty,$/;"	e	enum:_flexcan_status
kStatus_I2C_AribtrationLost	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_AribtrationLost    = 0x8U,  \/*!< I2C Arbitration Lost error.*\/$/;"	e	enum:_i2c_status
kStatus_I2C_Busy	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_Busy               = 0x3U,  \/*!< The master is already performing a transfer.*\/$/;"	e	enum:_i2c_status
kStatus_I2C_Fail	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_Fail               = 0x2U,  \/*!< I2C operation failed. *\/$/;"	e	enum:_i2c_status
kStatus_I2C_Idle	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_Idle               = 0xAU, \/*!< I2C Slave Bus is Idle. *\/$/;"	e	enum:_i2c_status
kStatus_I2C_Initialized	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_Initialized        = 0x1U,  \/*!< Current I2C is already initialized by one task.*\/$/;"	e	enum:_i2c_status
kStatus_I2C_NoReceiveInProgress	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_NoReceiveInProgress= 0xBU, \/*!< Attempt to abort a receiving when no transfer$/;"	e	enum:_i2c_status
kStatus_I2C_NoSendInProgress	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_NoSendInProgress   = 0xCU \/*!< Attempt to abort a sending when no transfer$/;"	e	enum:_i2c_status
kStatus_I2C_ReceivedNak	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_ReceivedNak        = 0x5U,  \/*!< The slave device sent a NAK in response to a byte.*\/$/;"	e	enum:_i2c_status
kStatus_I2C_SlaveRxOverrun	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_SlaveRxOverrun     = 0x7U,  \/*!< I2C Slave RX Overrun error.*\/$/;"	e	enum:_i2c_status
kStatus_I2C_SlaveTxUnderrun	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_SlaveTxUnderrun    = 0x6U,  \/*!< I2C Slave TX Underrun error.*\/$/;"	e	enum:_i2c_status
kStatus_I2C_StopSignalFail	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_StopSignalFail     = 0x9U,  \/*!< I2C STOP signal could not release bus. *\/$/;"	e	enum:_i2c_status
kStatus_I2C_Success	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_Success            = 0x0U,  \/*!< I2C operation has no error. *\/$/;"	e	enum:_i2c_status
kStatus_I2C_Timeout	platform/hal/inc/fsl_i2c_hal.h	/^    kStatus_I2C_Timeout            = 0x4U,  \/*!< The transfer timed out.*\/$/;"	e	enum:_i2c_status
kStatus_INT_NoVectorInRAM	platform/system/inc/fsl_interrupt_manager.h	/^    kStatus_INT_NoVectorInRAM      = 0x1U,$/;"	e	enum:_interrupt_status_t
kStatus_INT_Success	platform/system/inc/fsl_interrupt_manager.h	/^    kStatus_INT_Success            = 0x0U,$/;"	e	enum:_interrupt_status_t
kStatus_LPSCI_BaudRateCalculationError	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_BaudRateCalculationError = 0x01U,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_ClearStatusFlagError	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_ClearStatusFlagError     = 0x03U,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_Initialized	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_Initialized              = 0x0CU,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_NoDataToDeal	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_NoDataToDeal             = 0x0DU,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_NoReceiveInProgress	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_NoReceiveInProgress      = 0x0AU,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_NoTransmitInProgress	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_NoTransmitInProgress     = 0x09U,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_RxBusy	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_RxBusy                   = 0x08U,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_RxNotDisabled	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_RxNotDisabled            = 0x05U,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_RxOverRun	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_RxOverRun                = 0x0EU$/;"	e	enum:_lpsci_status
kStatus_LPSCI_RxStandbyModeError	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_RxStandbyModeError       = 0x02U,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_Success	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_Success                  = 0x00U,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_Timeout	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_Timeout                  = 0x0BU,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_TxBusy	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_TxBusy                   = 0x07U,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_TxNotDisabled	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_TxNotDisabled            = 0x04U,$/;"	e	enum:_lpsci_status
kStatus_LPSCI_TxOrRxNotDisabled	platform/hal/inc/fsl_lpsci_hal.h	/^    kStatus_LPSCI_TxOrRxNotDisabled        = 0x06U,$/;"	e	enum:_lpsci_status
kStatus_LPTMR_InvalidInPulseCounterMode	platform/hal/inc/fsl_lptmr_hal.h	/^    kStatus_LPTMR_InvalidInPulseCounterMode = 0x5U, \/*!< Function can not called in pulse counter mode. *\/$/;"	e	enum:_lptmr_status
kStatus_LPTMR_InvalidInTimeCounterMode	platform/hal/inc/fsl_lptmr_hal.h	/^    kStatus_LPTMR_InvalidInTimeCounterMode  = 0x4U, \/*!< Function can not called in time counter mode. *\/$/;"	e	enum:_lptmr_status
kStatus_LPTMR_InvalidPrescalerValue	platform/hal/inc/fsl_lptmr_hal.h	/^    kStatus_LPTMR_InvalidPrescalerValue     = 0x3U, \/*!< Value 0 is not valid in pulse counter mode. *\/$/;"	e	enum:_lptmr_status
kStatus_LPTMR_NotInitlialized	platform/hal/inc/fsl_lptmr_hal.h	/^    kStatus_LPTMR_NotInitlialized           = 0x1U, \/*!< LPTMR is not initialized yet. *\/$/;"	e	enum:_lptmr_status
kStatus_LPTMR_NullArgument	platform/hal/inc/fsl_lptmr_hal.h	/^    kStatus_LPTMR_NullArgument              = 0x2U, \/*!< Argument is NULL.*\/$/;"	e	enum:_lptmr_status
kStatus_LPTMR_Success	platform/hal/inc/fsl_lptmr_hal.h	/^    kStatus_LPTMR_Success                   = 0x0U, \/*!< Succeed. *\/$/;"	e	enum:_lptmr_status
kStatus_LPTMR_TcfNotSet	platform/hal/inc/fsl_lptmr_hal.h	/^    kStatus_LPTMR_TcfNotSet                 = 0x6U, \/*!< If LPTMR is enabled, compare register can only altered when TCF is set. *\/$/;"	e	enum:_lptmr_status
kStatus_LPTMR_TimerPeriodUsTooLarge	platform/hal/inc/fsl_lptmr_hal.h	/^    kStatus_LPTMR_TimerPeriodUsTooLarge     = 0x8U  \/*!< Timer period time is too large for current clock source. *\/$/;"	e	enum:_lptmr_status
kStatus_LPTMR_TimerPeriodUsTooSmall	platform/hal/inc/fsl_lptmr_hal.h	/^    kStatus_LPTMR_TimerPeriodUsTooSmall     = 0x7U, \/*!< Timer period time is too small for current clock source. *\/$/;"	e	enum:_lptmr_status
kStatus_LPUART_BaudRateCalculationError	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_BaudRateCalculationError = 0x01U,$/;"	e	enum:_lpuart_status
kStatus_LPUART_ClearStatusFlagError	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_ClearStatusFlagError     = 0x03U,$/;"	e	enum:_lpuart_status
kStatus_LPUART_Initialized	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_Initialized              = 0x0BU,$/;"	e	enum:_lpuart_status
kStatus_LPUART_NoDataToDeal	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_NoDataToDeal             = 0x0CU,$/;"	e	enum:_lpuart_status
kStatus_LPUART_NoReceiveInProgress	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_NoReceiveInProgress      = 0x09U,$/;"	e	enum:_lpuart_status
kStatus_LPUART_NoTransmitInProgress	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_NoTransmitInProgress     = 0x08U,$/;"	e	enum:_lpuart_status
kStatus_LPUART_RxBusy	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_RxBusy                   = 0x07U,$/;"	e	enum:_lpuart_status
kStatus_LPUART_RxNotDisabled	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_RxNotDisabled            = 0x05U,$/;"	e	enum:_lpuart_status
kStatus_LPUART_RxOverRun	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_RxOverRun                = 0x0DU$/;"	e	enum:_lpuart_status
kStatus_LPUART_RxStandbyModeError	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_RxStandbyModeError       = 0x02U,$/;"	e	enum:_lpuart_status
kStatus_LPUART_Success	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_Success                  = 0x00U,$/;"	e	enum:_lpuart_status
kStatus_LPUART_Timeout	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_Timeout                  = 0x0AU,$/;"	e	enum:_lpuart_status
kStatus_LPUART_TxBusy	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_TxBusy                   = 0x06U,$/;"	e	enum:_lpuart_status
kStatus_LPUART_TxNotDisabled	platform/hal/inc/fsl_lpuart_hal.h	/^    kStatus_LPUART_TxNotDisabled            = 0x04U,$/;"	e	enum:_lpuart_status
kStatus_MCG_Fail	platform/hal/inc/fsl_mcg_hal.h	/^    kStatus_MCG_Fail    = 1U, \/*!< Execution failed. *\/$/;"	e	enum:_mcg_status
kStatus_MCG_Success	platform/hal/inc/fsl_mcg_hal.h	/^    kStatus_MCG_Success = 0U, \/*!< Success.          *\/$/;"	e	enum:_mcg_status
kStatus_MPU_NotInitlialized	platform/hal/inc/fsl_mpu_hal.h	/^    kStatus_MPU_NotInitlialized           = 0x1U, \/*!< MPU is not initialized yet. *\/$/;"	e	enum:_MPU_status
kStatus_MPU_NullArgument	platform/hal/inc/fsl_mpu_hal.h	/^    kStatus_MPU_NullArgument              = 0x2U, \/*!< Argument is NULL.*\/$/;"	e	enum:_MPU_status
kStatus_MPU_Success	platform/hal/inc/fsl_mpu_hal.h	/^    kStatus_MPU_Success                   = 0x0U, \/*!< Succeed. *\/$/;"	e	enum:_MPU_status
kStatus_OSA_Error	platform/osa/inc/fsl_os_abstraction.h	/^    kStatus_OSA_Error   = 1U, \/*!< Failed *\/$/;"	e	enum:_osa_status_t
kStatus_OSA_Idle	platform/osa/inc/fsl_os_abstraction.h	/^    kStatus_OSA_Idle    = 3U  \/*!< Used for bare metal only, the wait object is not ready$/;"	e	enum:_osa_status_t
kStatus_OSA_Success	platform/osa/inc/fsl_os_abstraction.h	/^    kStatus_OSA_Success = 0U, \/*!< Success *\/$/;"	e	enum:_osa_status_t
kStatus_OSA_Timeout	platform/osa/inc/fsl_os_abstraction.h	/^    kStatus_OSA_Timeout = 2U, \/*!< Timeout occurs while waiting *\/$/;"	e	enum:_osa_status_t
kStatus_PDB_Failed	platform/hal/inc/fsl_pdb_hal.h	/^    kStatus_PDB_Failed = 2U \/*!< Execution failed. *\/$/;"	e	enum:_pdb_status
kStatus_PDB_InvalidArgument	platform/hal/inc/fsl_pdb_hal.h	/^    kStatus_PDB_InvalidArgument = 1U, \/*!< Invalid argument existed. *\/$/;"	e	enum:_pdb_status
kStatus_PDB_Success	platform/hal/inc/fsl_pdb_hal.h	/^    kStatus_PDB_Success = 0U, \/*!< Success. *\/$/;"	e	enum:_pdb_status
kStatus_RNGA_InvalidArgument	platform/hal/inc/fsl_rnga_hal.h	/^    kStatus_RNGA_InvalidArgument = 1U, \/*!< Invalid argument *\/$/;"	e	enum:_rnga_status
kStatus_RNGA_Success	platform/hal/inc/fsl_rnga_hal.h	/^    kStatus_RNGA_Success = 0U, \/*!< Success *\/$/;"	e	enum:_rnga_status
kStatus_RNGA_Timeout	platform/hal/inc/fsl_rnga_hal.h	/^    kStatus_RNGA_Timeout = 3U, \/*!< Timeout *\/$/;"	e	enum:_rnga_status
kStatus_RNGA_Underflow	platform/hal/inc/fsl_rnga_hal.h	/^    kStatus_RNGA_Underflow = 2U, \/*!< Underflow *\/$/;"	e	enum:_rnga_status
kStatus_SAI_DeviceBusy	platform/drivers/inc/fsl_sai_driver.h	/^    kStatus_SAI_DeviceBusy = 2U$/;"	e	enum:_sai_status
kStatus_SAI_Fail	platform/drivers/inc/fsl_sai_driver.h	/^    kStatus_SAI_Fail = 1U,$/;"	e	enum:_sai_status
kStatus_SAI_Success	platform/drivers/inc/fsl_sai_driver.h	/^    kStatus_SAI_Success = 0U,$/;"	e	enum:_sai_status
kStatus_SDHC_AllSendCidFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_AllSendCidFailed,          \/*!< Failed to send all_send_cid command *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_BlockSizeNotSupportError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_BlockSizeNotSupportError,  \/*!< Unsupported block size *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_CardEraseBlocksFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_CardEraseBlocksFailed,     \/*!< Failed to erase blocks *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_CardNotSupport	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_CardNotSupport,            \/*!< Card does not support *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_CmdError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_CmdError,                  \/*!< CMD error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_CmdIoError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_CmdIoError,                \/*!< CMD I\/O error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_DataError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_DataError,                 \/*!< Data error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_DataIoError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_DataIoError,               \/*!< Data I\/O error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_DataPrepareError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_DataPrepareError,          \/*!< Data preparation error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_DmaAddressError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_DmaAddressError,           \/*!< DMA address error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_Failed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_Failed,                    \/*!< General failed *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_HostIsAlreadyInited	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_HostIsAlreadyInited,       \/*!< Host controller is already initialized *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_HostIsBusyError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_HostIsBusyError,           \/*!< Bus busy error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_HostNotSupport	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_HostNotSupport,            \/*!< Host not error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_InitFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_InitFailed,                \/*!< Driver initialization failed *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_InvalidIORange	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_InvalidIORange,            \/*!< Invalid read\/write\/erase address range *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_InvalidParameter	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_InvalidParameter,          \/*!< Invalid parameter error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_IoError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_IoError,                   \/*!< General IO error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_NoError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_NoError = 0,               \/*!< No error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_NoMedium	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_NoMedium,                  \/*!< No medium error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_NotSupportYet	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_NotSupportYet,             \/*!< Not support *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_OutOfMemory	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_OutOfMemory,               \/*!< Out of memory error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_RequestCardStatusError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_RequestCardStatusError,    \/*!< Status error *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_RequestFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_RequestFailed,             \/*!< Request failed *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SelectCardFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SelectCardFailed,          \/*!< Failed to send select_card command *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SendAppOpCondFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SendAppOpCondFailed,       \/*!< Failed to send app_op_cond command *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SendCardStatusFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SendCardStatusFailed,      \/*!< Failed to send card status *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SendCsdFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SendCsdFailed,             \/*!< Failed to send send_csd command *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SendRcaFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SendRcaFailed,             \/*!< Failed to send send_rca command *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SendScrFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SendScrFailed,             \/*!< Failed to send send_scr command *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SetBusWidthFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SetBusWidthFailed,         \/*!< Failed to set host's bus mode *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SetCardBlockSizeFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SetCardBlockSizeFailed,    \/*!< Failed to set card block size *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SetCardToIdle	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SetCardToIdle,             \/*!< Failed to set card to idle *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SetCardWideBusFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SetCardWideBusFailed,      \/*!< Failed to set card's bus mode *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SetClockFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SetClockFailed,            \/*!< Failed to set clock of host controller *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_StopTransmissionFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_StopTransmissionFailed,    \/*!< Failed to stop transmission *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SwitchFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SwitchFailed,              \/*!< Switch failed *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_SwitchHighSpeedFailed	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_SwitchHighSpeedFailed,     \/*!< Failed to switch to high speed mode *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_TimeoutError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_TimeoutError,              \/*!< Timeout error*\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_UnknownStatus	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_UnknownStatus              \/*!< Unknown if card is present *\/$/;"	e	enum:_sdhc_status
kStatus_SDHC_WaitTimeoutError	platform/drivers/inc/fsl_sdhc_driver.h	/^    kStatus_SDHC_WaitTimeoutError,          \/*!< Wait timeout error *\/$/;"	e	enum:_sdhc_status
kStatus_SDSPI_CardIsBusyError	platform/composite/inc/fsl_sdcard_spi.h	/^    kStatus_SDSPI_CardIsBusyError,          \/*!< Card busy *\/$/;"	e	enum:_sdspi_status_t
kStatus_SDSPI_Failed	platform/composite/inc/fsl_sdcard_spi.h	/^    kStatus_SDSPI_Failed,                   \/*!< General failure *\/$/;"	e	enum:_sdspi_status_t
kStatus_SDSPI_NoError	platform/composite/inc/fsl_sdcard_spi.h	/^    kStatus_SDSPI_NoError = 0,              \/*!< No Error *\/$/;"	e	enum:_sdspi_status_t
kStatus_SDSPI_NotSupportYet	platform/composite/inc/fsl_sdcard_spi.h	/^    kStatus_SDSPI_NotSupportYet,            \/*!< Not support *\/$/;"	e	enum:_sdspi_status_t
kStatus_SDSPI_OutOfMemory	platform/composite/inc/fsl_sdcard_spi.h	/^    kStatus_SDSPI_OutOfMemory,              \/*!< Out of memory *\/$/;"	e	enum:_sdspi_status_t
kStatus_SDSPI_TimeoutError	platform/composite/inc/fsl_sdcard_spi.h	/^    kStatus_SDSPI_TimeoutError,             \/*!< Time out *\/$/;"	e	enum:_sdspi_status_t
kStatus_SDSPI_TransferFailed	platform/composite/inc/fsl_sdcard_spi.h	/^    kStatus_SDSPI_TransferFailed,           \/*!< Transfer failed *\/$/;"	e	enum:_sdspi_status_t
kStatus_SDSPI_WriteProtected	platform/composite/inc/fsl_sdcard_spi.h	/^    kStatus_SDSPI_WriteProtected,           \/*!< Write protected *\/$/;"	e	enum:_sdspi_status_t
kStatus_SND_BufferAllocateFail	platform/composite/inc/fsl_soundcard.h	/^    kStatus_SND_BufferAllocateFail = 5U \/*!< Buffer allocate failure *\/$/;"	e	enum:_snd_status
kStatus_SND_CodecFail	platform/composite/inc/fsl_soundcard.h	/^    kStatus_SND_CodecFail = 4U, \/*!< Audio codec operation fail *\/$/;"	e	enum:_snd_status
kStatus_SND_CtrlFail	platform/composite/inc/fsl_soundcard.h	/^    kStatus_SND_CtrlFail = 3U, \/*!< Audio controller operation fail *\/$/;"	e	enum:_snd_status
kStatus_SND_DmaFail	platform/composite/inc/fsl_soundcard.h	/^    kStatus_SND_DmaFail = 2U, \/*!< DMA operation fail *\/$/;"	e	enum:_snd_status
kStatus_SND_Fail	platform/composite/inc/fsl_soundcard.h	/^    kStatus_SND_Fail = 1U, \/*!< Execute fail *\/$/;"	e	enum:_snd_status
kStatus_SND_Success	platform/composite/inc/fsl_soundcard.h	/^    kStatus_SND_Success = 0U, \/*!< Execute successfully*\/$/;"	e	enum:_snd_status
kStatus_SPI_AlreadyInitialized	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_AlreadyInitialized,     \/*!< SPI driver already initialized *\/$/;"	e	enum:_spi_errors
kStatus_SPI_Busy	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_Busy,                   \/*!< SPI instance is already busy performing a transfer.*\/$/;"	e	enum:_spi_errors
kStatus_SPI_DMAChannelInvalid	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_DMAChannelInvalid,      \/*!< SPI driver cannot requests DMA channel *\/$/;"	e	enum:_spi_errors
kStatus_SPI_InvalidParameter	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_InvalidParameter,       \/*!< Parameter is invalid *\/$/;"	e	enum:_spi_errors
kStatus_SPI_NoTransferInProgress	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_NoTransferInProgress,   \/*!< Attempt to abort a transfer when no transfer$/;"	e	enum:_spi_errors
kStatus_SPI_NonInit	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_NonInit,                \/*!< SPI driver is not initialized *\/$/;"	e	enum:_spi_errors
kStatus_SPI_OutOfRange	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_OutOfRange,             \/*!< SPI out-of-range error used in slave callback *\/$/;"	e	enum:_spi_errors
kStatus_SPI_SlaveRxOverrun	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_SlaveRxOverrun,         \/*!< SPI Slave RX Overrun error.*\/$/;"	e	enum:_spi_errors
kStatus_SPI_SlaveTxUnderrun	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_SlaveTxUnderrun,        \/*!< SPI Slave TX Underrun error.*\/$/;"	e	enum:_spi_errors
kStatus_SPI_Success	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_Success = 0,$/;"	e	enum:_spi_errors
kStatus_SPI_Timeout	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_Timeout,                \/*!< SPI transfer timed out.*\/$/;"	e	enum:_spi_errors
kStatus_SPI_TxBufferNotEmpty	platform/hal/inc/fsl_spi_hal.h	/^    kStatus_SPI_TxBufferNotEmpty,       \/*!< SPI TX buffer register is not empty *\/$/;"	e	enum:_spi_errors
kStatus_TSI_Busy	platform/hal/inc/fsl_tsi_hal.h	/^  kStatus_TSI_Busy,           \/*!< TSI still in progress *\/$/;"	e	enum:_tsi_status
kStatus_TSI_Error	platform/hal/inc/fsl_tsi_hal.h	/^  kStatus_TSI_Error           \/*!< The general driver error *\/$/;"	e	enum:_tsi_status
kStatus_TSI_Initialized	platform/hal/inc/fsl_tsi_hal.h	/^  kStatus_TSI_Initialized,    \/*!< The driver is initialized and ready to measure *\/$/;"	e	enum:_tsi_status
kStatus_TSI_InvalidChannel	platform/hal/inc/fsl_tsi_hal.h	/^  kStatus_TSI_InvalidChannel, \/*!< Invalid TSI channel *\/$/;"	e	enum:_tsi_status
kStatus_TSI_InvalidMode	platform/hal/inc/fsl_tsi_hal.h	/^  kStatus_TSI_InvalidMode,    \/*!< Invalid TSI mode *\/$/;"	e	enum:_tsi_status
kStatus_TSI_LowPower	platform/hal/inc/fsl_tsi_hal.h	/^  kStatus_TSI_LowPower,       \/*!< TSI is in low power mode *\/$/;"	e	enum:_tsi_status
kStatus_TSI_Recalibration	platform/hal/inc/fsl_tsi_hal.h	/^  kStatus_TSI_Recalibration,  \/*!< TSI is under recalibration process *\/$/;"	e	enum:_tsi_status
kStatus_TSI_Success	platform/hal/inc/fsl_tsi_hal.h	/^  kStatus_TSI_Success = 0,$/;"	e	enum:_tsi_status
kStatus_UART_BaudRateCalculationError	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_BaudRateCalculationError = 0x01U,$/;"	e	enum:_uart_status
kStatus_UART_ClearStatusFlagError	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_ClearStatusFlagError     = 0x03U, $/;"	e	enum:_uart_status
kStatus_UART_Initialized	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_Initialized              = 0x0CU,$/;"	e	enum:_uart_status
kStatus_UART_NoDataToDeal	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_NoDataToDeal             = 0x0DU,$/;"	e	enum:_uart_status
kStatus_UART_NoReceiveInProgress	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_NoReceiveInProgress      = 0x0AU, $/;"	e	enum:_uart_status
kStatus_UART_NoTransmitInProgress	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_NoTransmitInProgress     = 0x09U,$/;"	e	enum:_uart_status
kStatus_UART_RxBusy	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_RxBusy                   = 0x08U,  $/;"	e	enum:_uart_status
kStatus_UART_RxNotDisabled	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_RxNotDisabled            = 0x05U, $/;"	e	enum:_uart_status
kStatus_UART_RxOverRun	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_RxOverRun                = 0x0EU$/;"	e	enum:_uart_status
kStatus_UART_RxStandbyModeError	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_RxStandbyModeError       = 0x02U, $/;"	e	enum:_uart_status
kStatus_UART_Success	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_Success                  = 0x00U,$/;"	e	enum:_uart_status
kStatus_UART_Timeout	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_Timeout                  = 0x0BU,$/;"	e	enum:_uart_status
kStatus_UART_TxBusy	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_TxBusy                   = 0x07U, $/;"	e	enum:_uart_status
kStatus_UART_TxNotDisabled	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_TxNotDisabled            = 0x04U, $/;"	e	enum:_uart_status
kStatus_UART_TxOrRxNotDisabled	platform/hal/inc/fsl_uart_hal.h	/^    kStatus_UART_TxOrRxNotDisabled        = 0x06U, $/;"	e	enum:_uart_status
kStopTransmission	platform/drivers/inc/fsl_sdmmc_card.h	/^    kStopTransmission = 12,         \/*!< ac       [31:16] RCA     R1b *\/$/;"	e	enum:_sdmmc_cmd_t
kSystemClock	platform/system/inc/fsl_clock_manager.h	/^   kSystemClock,                    \/*!< System clock *\/$/;"	e	enum:_clock_names
kSystickDevif	platform/system/src/hwtimer/fsl_hwtimer_systick.c	/^const hwtimer_devif_t kSystickDevif =$/;"	v
kTpmCenterAlignedPWM	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmCenterAlignedPWM$/;"	e	enum:_tpm_pwm_mode_t
kTpmClearOutput	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmClearOutput,$/;"	e	enum:_tpm_output_compare_mode_t
kTpmClockSourcNone	platform/drivers/inc/fsl_tpm_driver.h	/^    kTpmClockSourcNone = 0,          \/*!< TPM clock source, None *\/$/;"	e	enum:_tpm_clock_source
kTpmClockSourceExternalCLKIN0	platform/drivers/inc/fsl_tpm_driver.h	/^    kTpmClockSourceExternalCLKIN0,   \/*!< TPM clock source, TPM_CLKIN0 *\/$/;"	e	enum:_tpm_clock_source
kTpmClockSourceExternalCLKIN1	platform/drivers/inc/fsl_tpm_driver.h	/^    kTpmClockSourceExternalCLKIN1,   \/*!< TPM clock source, TPM_CLKIN1 *\/$/;"	e	enum:_tpm_clock_source
kTpmClockSourceExternalClk	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmClockSourceExternalClk,    \/*TPM clock mode, External input clock*\/$/;"	e	enum:_tpm_clock_mode
kTpmClockSourceModuleClk	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmClockSourceModuleClk,      \/*TPM clock mode, Module CLK*\/$/;"	e	enum:_tpm_clock_mode
kTpmClockSourceModuleHighFreq	platform/drivers/inc/fsl_tpm_driver.h	/^    kTpmClockSourceModuleHighFreq,   \/*!< TPM clock source, IRC48MHz or FLL\/PLL depending on SoC *\/$/;"	e	enum:_tpm_clock_source
kTpmClockSourceModuleMCGIRCLK	platform/drivers/inc/fsl_tpm_driver.h	/^    kTpmClockSourceModuleMCGIRCLK,   \/*!< TPM clock source, MCGIRCLK *\/$/;"	e	enum:_tpm_clock_source
kTpmClockSourceModuleOSCERCLK	platform/drivers/inc/fsl_tpm_driver.h	/^    kTpmClockSourceModuleOSCERCLK,   \/*!< TPM clock source, OSCERCLK *\/$/;"	e	enum:_tpm_clock_source
kTpmClockSourceNoneClk	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmClockSourceNoneClk = 0,    \/*TPM clock mode, None CLK*\/$/;"	e	enum:_tpm_clock_mode
kTpmClockSourceReserved	platform/drivers/inc/fsl_tpm_driver.h	/^    kTpmClockSourceReserved          \/*!< TPM clock source, Reserved *\/$/;"	e	enum:_tpm_clock_source
kTpmClockSourceReservedClk	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmClockSourceReservedClk     \/*TPM clock mode, Reserved*\/$/;"	e	enum:_tpm_clock_mode
kTpmCmp0Trig	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmCmp0Trig,                   \/*TPM trigger source, CMP0 output*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmCountingUp	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmCountingUp = 0,           \/*TPM counter mode, Up counting only*\/$/;"	e	enum:_tpm_counting_mode
kTpmCountingUpDown	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmCountingUpDown            \/*TPM counter mode, Up\/Down counting mode*\/$/;"	e	enum:_tpm_counting_mode
kTpmDividedBy1	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmDividedBy1 = 0,          \/*TPM module clock prescaler, by 1*\/$/;"	e	enum:_tpm_clock_ps
kTpmDividedBy128	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmDividedBy128             \/*TPM module clock prescaler, by 128*\/$/;"	e	enum:_tpm_clock_ps
kTpmDividedBy16	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmDividedBy16,             \/*TPM module clock prescaler, by 16*\/$/;"	e	enum:_tpm_clock_ps
kTpmDividedBy2	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmDividedBy2 ,             \/*TPM module clock prescaler, by 2*\/$/;"	e	enum:_tpm_clock_ps
kTpmDividedBy32	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmDividedBy32,             \/*TPM module clock prescaler, by 32*\/$/;"	e	enum:_tpm_clock_ps
kTpmDividedBy4	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmDividedBy4 ,             \/*TPM module clock prescaler, by 4*\/$/;"	e	enum:_tpm_clock_ps
kTpmDividedBy64	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmDividedBy64,             \/*TPM module clock prescaler, by 64*\/$/;"	e	enum:_tpm_clock_ps
kTpmDividedBy8	platform/hal/inc/fsl_tpm_hal.h	/^     kTpmDividedBy8,              \/*TPM module clock prescaler, by 8*\/$/;"	e	enum:_tpm_clock_ps
kTpmEdgeAlignedPWM	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmEdgeAlignedPWM = 0,$/;"	e	enum:_tpm_pwm_mode_t
kTpmExtTrig	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmExtTrig = 0,                \/*TPM trigger source, external pin, EXTTRG_IN*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmFallingEdge	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmFallingEdge,$/;"	e	enum:_tpm_input_capture_mode_t
kTpmHighPulseOutput	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmHighPulseOutput,$/;"	e	enum:_tpm_output_compare_mode_t
kTpmHighTrue	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmHighTrue = 0,$/;"	e	enum:_tpm_pwm_edge_mode_t
kTpmLowPulseOutput	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmLowPulseOutput$/;"	e	enum:_tpm_output_compare_mode_t
kTpmLowTrue	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmLowTrue$/;"	e	enum:_tpm_pwm_edge_mode_t
kTpmLptimerTrig	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmLptimerTrig,                \/*TPM trigger source, LPTimer*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmOutputNone	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmOutputNone = 0,$/;"	e	enum:_tpm_output_compare_mode_t
kTpmPit0Trig	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmPit0Trig,                   \/*TPM trigger source, Pit0 Overflow*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmPit1Trig	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmPit1Trig,                   \/*TPM trigger source, Pit1 Overflow*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmResvTrig11	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmResvTrig11,                 \/*TPM trigger source, Reserved*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmResvTrig15	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmResvTrig15,                 \/*TPM trigger source, Reserved*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmResvTrig2	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmResvTrig2,                  \/*TPM trigger source, Reserved*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmResvTrig3	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmResvTrig3,                  \/*TPM trigger source, Reserved*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmResvTrig6	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmResvTrig6,                  \/*TPM trigger source, Reserved*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmResvTrig7	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmResvTrig7,                  \/*TPM trigger source, Reserved*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmRiseOrFallEdge	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmRiseOrFallEdge$/;"	e	enum:_tpm_input_capture_mode_t
kTpmRisingEdge	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmRisingEdge = 1,$/;"	e	enum:_tpm_input_capture_mode_t
kTpmRtcAlarmTrig	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmRtcAlarmTrig,               \/*TPM trigger source, RTC Alarm*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmRtcSecondTrig	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmRtcSecondTrig,              \/*TPM trigger source, RTC Second*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmSetOutput	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmSetOutput,$/;"	e	enum:_tpm_output_compare_mode_t
kTpmToggleOutput	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmToggleOutput,$/;"	e	enum:_tpm_output_compare_mode_t
kTpmTpm0Trig	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmTpm0Trig,                   \/*TPM trigger source, TPM0 Overflow*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmTpm1Trig	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmTpm1Trig,                   \/*TPM trigger source, TPM1 Overflow*\/$/;"	e	enum:_tpm_trigger_source_t
kTpmTpm2Trig	platform/hal/inc/fsl_tpm_hal.h	/^    kTpmTpm2Trig,                   \/*TPM trigger source, TPM2 Overflow*\/$/;"	e	enum:_tpm_trigger_source_t
kTsiActiveClkDiv_1div	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveClkDiv_1div = 0,          \/*!< Active mode clock divider is set to 1 *\/$/;"	e	enum:_tsi_active_mode_clock_divider
kTsiActiveClkDiv_2048div	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveClkDiv_2048div = 1,       \/*!< Active mode clock divider is set to 2048 *\/$/;"	e	enum:_tsi_active_mode_clock_divider
kTsiActiveClkSource_BusClock	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveClkSource_BusClock = 0,      \/*!< Active mode clock source is set to Bus Clock *\/$/;"	e	enum:_tsi_active_mode_clock_source
kTsiActiveClkSource_MCGIRCLK	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveClkSource_MCGIRCLK = 1,      \/*!< Active mode clock source is set to MCG Internal reference clock *\/$/;"	e	enum:_tsi_active_mode_clock_source
kTsiActiveClkSource_OSCERCLK	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveClkSource_OSCERCLK = 2,      \/*!< Active mode clock source is set to System oscillator output *\/$/;"	e	enum:_tsi_active_mode_clock_source
kTsiActiveModePrescaler_128div	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveModePrescaler_128div = 7,        \/*!< Input clock source divided by 128 *\/$/;"	e	enum:_tsi_active_mode_prescaler
kTsiActiveModePrescaler_16div	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveModePrescaler_16div = 4,         \/*!< Input clock source divided by 16 *\/$/;"	e	enum:_tsi_active_mode_prescaler
kTsiActiveModePrescaler_1div	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveModePrescaler_1div = 0,          \/*!< Input clock source divided by 1 *\/$/;"	e	enum:_tsi_active_mode_prescaler
kTsiActiveModePrescaler_2div	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveModePrescaler_2div = 1,          \/*!< Input clock source divided by 2 *\/$/;"	e	enum:_tsi_active_mode_prescaler
kTsiActiveModePrescaler_32div	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveModePrescaler_32div = 5,         \/*!< Input clock source divided by 32 *\/$/;"	e	enum:_tsi_active_mode_prescaler
kTsiActiveModePrescaler_4div	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveModePrescaler_4div = 2,          \/*!< Input clock source divided by 4 *\/$/;"	e	enum:_tsi_active_mode_prescaler
kTsiActiveModePrescaler_64div	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveModePrescaler_64div = 6,         \/*!< Input clock source divided by 64 *\/$/;"	e	enum:_tsi_active_mode_prescaler
kTsiActiveModePrescaler_8div	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiActiveModePrescaler_8div = 3,          \/*!< Input clock source divided by 8 *\/$/;"	e	enum:_tsi_active_mode_prescaler
kTsiAnalogModeSel_AutoNoise	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiAnalogModeSel_AutoNoise = 12,     \/*!\/ Active TSI analog in automatic noise detection mode *\/$/;"	e	enum:_tsi_analog_mode_select
kTsiAnalogModeSel_Capacitive	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiAnalogModeSel_Capacitive = 0,     \/*!< Active TSI capacitive sensing mode *\/$/;"	e	enum:_tsi_analog_mode_select
kTsiAnalogModeSel_NoiseFreqLim	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiAnalogModeSel_NoiseFreqLim = 8,   \/*!< TSI analog works in single threshold noise detection mode and the freq. limitation$/;"	e	enum:_tsi_analog_mode_select
kTsiAnalogModeSel_NoiseNoFreqLim	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiAnalogModeSel_NoiseNoFreqLim = 4, \/*!< TSI works in single threshold noise detection mode and the freq. limitation$/;"	e	enum:_tsi_analog_mode_select
kTsiChannelNumber_0	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_0 = 0,       \/*!< Channel Number 0 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_1	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_1 = 1,       \/*!< Channel Number 1 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_10	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_10 = 10,     \/*!< Channel Number 10 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_11	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_11 = 11,     \/*!< Channel Number 11 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_12	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_12 = 12,     \/*!< Channel Number 12 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_13	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_13 = 13,     \/*!< Channel Number 13 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_14	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_14 = 14,     \/*!< Channel Number 14 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_15	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_15 = 15,     \/*!< Channel Number 15 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_2	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_2 = 2,       \/*!< Channel Number 2 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_3	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_3 = 3,       \/*!< Channel Number 3 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_4	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_4 = 4,       \/*!< Channel Number 4 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_5	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_5 = 5,       \/*!< Channel Number 5 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_6	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_6 = 6,       \/*!< Channel Number 6 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_7	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_7 = 7,       \/*!< Channel Number 7 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_8	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_8 = 8,       \/*!< Channel Number 8 *\/$/;"	e	enum:_tsi_channel_number
kTsiChannelNumber_9	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiChannelNumber_9 = 9,       \/*!< Channel Number 9 *\/$/;"	e	enum:_tsi_channel_number
kTsiConsecutiveScansNumber_10time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_10time = 9,      \/*!< 10 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_11time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_11time = 10,     \/*!< 11 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_12time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_12time = 11,     \/*!< 12 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_13time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_13time = 12,     \/*!< 13 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_14time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_14time = 13,     \/*!< 14 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_15time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_15time = 14,     \/*!< 15 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_16time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_16time = 15,     \/*!< 16 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_17time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_17time = 16,     \/*!< 17 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_18time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_18time = 17,     \/*!< 18 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_19time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_19time = 18,     \/*!< 19 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_1time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_1time = 0,       \/*!< once per electrode *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_20time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_20time = 19,     \/*!< 20 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_21time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_21time = 20,     \/*!< 21 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_22time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_22time = 21,     \/*!< 22 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_23time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_23time = 22,     \/*!< 23 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_24time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_24time = 23,     \/*!< 24 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_25time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_25time = 24,     \/*!< 25 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_26time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_26time = 25,     \/*!< 26 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_27time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_27time = 26,     \/*!< 27 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_28time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_28time = 27,     \/*!< 28 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_29time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_29time = 28,     \/*!< 29 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_2time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_2time = 1,       \/*!< twice per electrode *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_30time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_30time = 29,     \/*!< 30 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_31time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_31time = 30,     \/*!< 31 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_32time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_32time = 31,     \/*!< 32 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_3time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_3time = 2,       \/*!< 3 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_4time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_4time = 3,       \/*!< 4 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_5time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_5time = 4,       \/*!< 5 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_6time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_6time = 5,       \/*!< 6 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_7time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_7time = 6,       \/*!< 7 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_8time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_8time = 7,       \/*!< 8 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiConsecutiveScansNumber_9time	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiConsecutiveScansNumber_9time = 8,       \/*!< 9 times consecutive scan *\/$/;"	e	enum:_tsi_n_consecutive_scans
kTsiElecOscPrescaler_128div	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiElecOscPrescaler_128div = 7,        \/*!< Electrode oscillator frequency divided by 128 *\/$/;"	e	enum:_tsi_electrode_osc_prescaler
kTsiElecOscPrescaler_16div	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiElecOscPrescaler_16div = 4,         \/*!< Electrode oscillator frequency divided by 16 *\/$/;"	e	enum:_tsi_electrode_osc_prescaler
kTsiElecOscPrescaler_1div	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiElecOscPrescaler_1div = 0,          \/*!< Electrode oscillator frequency divided by 1 *\/$/;"	e	enum:_tsi_electrode_osc_prescaler
kTsiElecOscPrescaler_2div	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiElecOscPrescaler_2div = 1,          \/*!< Electrode oscillator frequency divided by 2 *\/$/;"	e	enum:_tsi_electrode_osc_prescaler
kTsiElecOscPrescaler_32div	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiElecOscPrescaler_32div = 5,         \/*!< Electrode oscillator frequency divided by 32 *\/$/;"	e	enum:_tsi_electrode_osc_prescaler
kTsiElecOscPrescaler_4div	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiElecOscPrescaler_4div = 2,          \/*!< Electrode oscillator frequency divided by 4 *\/$/;"	e	enum:_tsi_electrode_osc_prescaler
kTsiElecOscPrescaler_64div	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiElecOscPrescaler_64div = 6,         \/*!< Electrode oscillator frequency divided by 64 *\/$/;"	e	enum:_tsi_electrode_osc_prescaler
kTsiElecOscPrescaler_8div	platform/hal/inc/fsl_tsi_hal.h	/^    kTsiElecOscPrescaler_8div = 3,          \/*!< Electrode oscillator frequency divided by 8 *\/$/;"	e	enum:_tsi_electrode_osc_prescaler
kTsiExtOscChargeCurrent_10uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_10uA = 9,       \/*!< External oscillator charge current is 10uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_11uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_11uA = 10,      \/*!< External oscillator charge current is 11uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_12uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_12uA = 11,      \/*!< External oscillator charge current is 12uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_13uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_13uA = 12,      \/*!< External oscillator charge current is 13uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_14uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_14uA = 13,      \/*!< External oscillator charge current is 14uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_15uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_15uA = 14,      \/*!< External oscillator charge current is 15uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_16uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_16uA = 15,      \/*!< External oscillator charge current is 16uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_16uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiExtOscChargeCurrent_16uA = 5,   \/*!< External oscillator charge current is 16uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_17uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_17uA = 16,      \/*!< External oscillator charge current is 17uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_18uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_18uA = 17,      \/*!< External oscillator charge current is 18uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_19uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_19uA = 18,      \/*!< External oscillator charge current is 19uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_1uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_1uA = 0,        \/*!< External oscillator charge current is 1uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_1uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiExtOscChargeCurrent_1uA = 1,    \/*!< External oscillator charge current is 1uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_20uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_20uA = 19,      \/*!< External oscillator charge current is 20uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_21uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_21uA = 20,      \/*!< External oscillator charge current is 21uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_22uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_22uA = 21,      \/*!< External oscillator charge current is 22uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_23uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_23uA = 22,      \/*!< External oscillator charge current is 23uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_24uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_24uA = 23,      \/*!< External oscillator charge current is 24uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_25uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_25uA = 24,      \/*!< External oscillator charge current is 25uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_26uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_26uA = 25,      \/*!< External oscillator charge current is 26uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_27uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_27uA = 26,      \/*!< External oscillator charge current is 27uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_28uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_28uA = 27,      \/*!< External oscillator charge current is 28uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_29uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_29uA = 28,      \/*!< External oscillator charge current is 29uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_2uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_2uA = 1,        \/*!< External oscillator charge current is 2uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_2uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiExtOscChargeCurrent_2uA = 2,    \/*!< External oscillator charge current is 2uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_30uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_30uA = 29,      \/*!< External oscillator charge current is 30uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_31uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_31uA = 30,      \/*!< External oscillator charge current is 31uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_32uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_32uA = 31,      \/*!< External oscillator charge current is 32uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_32uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiExtOscChargeCurrent_32uA = 6,   \/*!< External oscillator charge current is 32uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_3uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_3uA = 2,        \/*!< External oscillator charge current is 3uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_4uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_4uA = 3,        \/*!< External oscillator charge current is 4uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_4uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiExtOscChargeCurrent_4uA = 3,    \/*!< External oscillator charge current is 4uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_500nA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiExtOscChargeCurrent_500nA = 0,  \/*!< External oscillator charge current is 500nA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_5uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_5uA = 4,        \/*!< External oscillator charge current is 5uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_64uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiExtOscChargeCurrent_64uA = 7,   \/*!< External oscillator charge current is 64uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_6uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_6uA = 5,        \/*!< External oscillator charge current is 6uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_7uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_7uA = 6,        \/*!< External oscillator charge current is 7uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_8uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_8uA = 7,        \/*!< External oscillator charge current is 8uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_8uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiExtOscChargeCurrent_8uA = 4,    \/*!< External oscillator charge current is 8uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiExtOscChargeCurrent_9uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiExtOscChargeCurrent_9uA = 8,        \/*!< External oscillator charge current is 9uA *\/$/;"	e	enum:_tsi_external_osc_charge_current
kTsiIntCapTrim_0_5pF	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiIntCapTrim_0_5pF = 0,        \/*!< 0.5 pF internal reference capacitance *\/$/;"	e	enum:_tsi_internal_cap_trim
kTsiIntCapTrim_0_6pF	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiIntCapTrim_0_6pF = 1,        \/*!< 0.6 pF internal reference capacitance *\/$/;"	e	enum:_tsi_internal_cap_trim
kTsiIntCapTrim_0_7pF	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiIntCapTrim_0_7pF = 2,        \/*!< 0.7 pF internal reference capacitance *\/$/;"	e	enum:_tsi_internal_cap_trim
kTsiIntCapTrim_0_8pF	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiIntCapTrim_0_8pF = 3,        \/*!< 0.8 pF internal reference capacitance *\/$/;"	e	enum:_tsi_internal_cap_trim
kTsiIntCapTrim_0_9pF	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiIntCapTrim_0_9pF = 4,        \/*!< 0.9 pF internal reference capacitance *\/$/;"	e	enum:_tsi_internal_cap_trim
kTsiIntCapTrim_1_0pF	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiIntCapTrim_1_0pF = 5,        \/*!< 1.0 pF internal reference capacitance *\/$/;"	e	enum:_tsi_internal_cap_trim
kTsiIntCapTrim_1_1pF	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiIntCapTrim_1_1pF = 6,        \/*!< 1.1 pF internal reference capacitance *\/$/;"	e	enum:_tsi_internal_cap_trim
kTsiIntCapTrim_1_2pF	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiIntCapTrim_1_2pF = 7,        \/*!< 1.2 pF internal reference capacitance *\/$/;"	e	enum:_tsi_internal_cap_trim
kTsiLowPowerInterval_100ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_100ms = 9, \/*!< 100ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_10ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_10ms = 2,  \/*!< 10ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_125ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_125ms = 10, \/*!< 125ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_150ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_150ms = 11, \/*!< 150ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_15ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_15ms = 3,  \/*!< 15ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_1ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_1ms = 0,   \/*!< 1ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_200ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_200ms = 12, \/*!< 200ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_20ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_20ms = 4,  \/*!< 20ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_300ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_300ms = 13, \/*!< 300ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_30ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_30ms = 5,  \/*!< 30ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_400ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_400ms = 14, \/*!< 400ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_40ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_40ms = 6,  \/*!< 40ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_500ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_500ms = 15, \/*!< 500ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_50ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_50ms = 7,  \/*!< 50ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_5ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_5ms = 1,   \/*!< 5ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiLowPowerInterval_75ms	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiLowPowerInterval_75ms = 8,  \/*!< 75ms scan interval *\/$/;"	e	enum:_tsi_low_power_interval
kTsiOscDeltaVoltage_100mV	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiOscDeltaVoltage_100mV = 0,        \/*!< 100 mV delta voltage is applied *\/$/;"	e	enum:_tsi_osc_delta_voltage
kTsiOscDeltaVoltage_150mV	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiOscDeltaVoltage_150mV = 1,        \/*!< 150 mV delta voltage is applied *\/$/;"	e	enum:_tsi_osc_delta_voltage
kTsiOscDeltaVoltage_200mV	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiOscDeltaVoltage_200mV = 2,        \/*!< 200 mV delta voltage is applied *\/$/;"	e	enum:_tsi_osc_delta_voltage
kTsiOscDeltaVoltage_250mV	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiOscDeltaVoltage_250mV = 3,        \/*!< 250 mV delta voltage is applied *\/$/;"	e	enum:_tsi_osc_delta_voltage
kTsiOscDeltaVoltage_300mV	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiOscDeltaVoltage_300mV = 4,        \/*!< 300 mV delta voltage is applied *\/$/;"	e	enum:_tsi_osc_delta_voltage
kTsiOscDeltaVoltage_400mV	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiOscDeltaVoltage_400mV = 5,        \/*!< 400 mV delta voltage is applied *\/$/;"	e	enum:_tsi_osc_delta_voltage
kTsiOscDeltaVoltage_500mV	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiOscDeltaVoltage_500mV = 6,        \/*!< 500 mV delta voltage is applied *\/$/;"	e	enum:_tsi_osc_delta_voltage
kTsiOscDeltaVoltage_600mV	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiOscDeltaVoltage_600mV = 7,        \/*!< 600 mV delta voltage is applied *\/$/;"	e	enum:_tsi_osc_delta_voltage
kTsiOscVolRails_Dv_029	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiOscVolRails_Dv_029 = 3,        \/*!< DV = 0.29 V; VP = 0.95 V; Vm = 0.67 V *\/$/;"	e	enum:_tsi_oscilator_voltage_rails
kTsiOscVolRails_Dv_043	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiOscVolRails_Dv_043 = 2,        \/*!< DV = 0.43 V; VP = 1.03 V; Vm = 0.60 V *\/$/;"	e	enum:_tsi_oscilator_voltage_rails
kTsiOscVolRails_Dv_073	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiOscVolRails_Dv_073 = 1,        \/*!< DV = 0.73 V; VP = 1.18 V; Vm = 0.45 V *\/$/;"	e	enum:_tsi_oscilator_voltage_rails
kTsiOscVolRails_Dv_103	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiOscVolRails_Dv_103 = 0,        \/*!< DV = 1.03 V; VP = 1.33 V; Vm = 0.30 V *\/$/;"	e	enum:_tsi_oscilator_voltage_rails
kTsiRefOscChargeCurrent_10uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_10uA = 9,       \/*!< Reference oscillator charge current is 10uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_11uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_11uA = 10,      \/*!< Reference oscillator charge current is 11uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_12uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_12uA = 11,      \/*!< Reference oscillator charge current is 12uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_13uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_13uA = 12,      \/*!< Reference oscillator charge current is 13uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_14uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_14uA = 13,      \/*!< Reference oscillator charge current is 14uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_15uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_15uA = 14,      \/*!< Reference oscillator charge current is 15uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_16uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_16uA = 15,      \/*!< Reference oscillator charge current is 16uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_16uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiRefOscChargeCurrent_16uA = 5,  \/*!< Reference oscillator charge current is 16uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_17uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_17uA = 16,      \/*!< Reference oscillator charge current is 17uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_18uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_18uA = 17,      \/*!< Reference oscillator charge current is 18uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_19uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_19uA = 18,      \/*!< Reference oscillator charge current is 19uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_1uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_1uA = 0,        \/*!< Reference oscillator charge current is 1uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_1uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiRefOscChargeCurrent_1uA = 1,   \/*!< Reference oscillator charge current is 1uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_20uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_20uA = 19,      \/*!< Reference oscillator charge current is 20uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_21uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_21uA = 20,      \/*!< Reference oscillator charge current is 21uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_22uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_22uA = 21,      \/*!< Reference oscillator charge current is 22uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_23uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_23uA = 22,      \/*!< Reference oscillator charge current is 23uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_24uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_24uA = 23,      \/*!< Reference oscillator charge current is 24uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_25uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_25uA = 24,      \/*!< Reference oscillator charge current is 25uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_26uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_26uA = 25,      \/*!< Reference oscillator charge current is 26uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_27uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_27uA = 26,      \/*!< Reference oscillator charge current is 27uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_28uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_28uA = 27,      \/*!< Reference oscillator charge current is 28uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_29uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_29uA = 28,      \/*!< Reference oscillator charge current is 29uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_2uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_2uA = 1,        \/*!< Reference oscillator charge current is 2uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_2uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiRefOscChargeCurrent_2uA = 2,   \/*!< Reference oscillator charge current is 2uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_30uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_30uA = 29,      \/*!< Reference oscillator charge current is 30uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_31uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_31uA = 30,      \/*!< Reference oscillator charge current is 31uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_32uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_32uA = 31,      \/*!< Reference oscillator charge current is 32uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_32uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiRefOscChargeCurrent_32uA = 6,  \/*!< Reference oscillator charge current is 32uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_3uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_3uA = 2,        \/*!< Reference oscillator charge current is 3uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_4uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_4uA = 3,        \/*!< Reference oscillator charge current is 4uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_4uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiRefOscChargeCurrent_4uA = 3,   \/*!< Reference oscillator charge current is 4uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_500nA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiRefOscChargeCurrent_500nA = 0, \/*!< Reference oscillator charge current is 500nA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_5uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_5uA = 4,        \/*!< Reference oscillator charge current is 5uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_64uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiRefOscChargeCurrent_64uA = 7,  \/*!< Reference oscillator charge current is 64uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_6uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_6uA = 5,        \/*!< Reference oscillator charge current is 6uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_7uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_7uA = 6,        \/*!< Reference oscillator charge current is 7uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_8uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_8uA = 7,        \/*!< Reference oscillator charge current is 8uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_8uA	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    kTsiRefOscChargeCurrent_8uA = 4,   \/*!< Reference oscillator charge current is 8uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kTsiRefOscChargeCurrent_9uA	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    kTsiRefOscChargeCurrent_9uA = 8,        \/*!< Reference oscillator charge current is 9uA *\/$/;"	e	enum:_tsi_reference_osc_charge_current
kUart8BitsPerChar	platform/hal/inc/fsl_uart_hal.h	/^    kUart8BitsPerChar = 0U,   \/*!< 8-bit data characters @internal gui name="8" *\/$/;"	e	enum:_uart_bit_count_per_char
kUart9BitsPerChar	platform/hal/inc/fsl_uart_hal.h	/^    kUart9BitsPerChar = 1U,   \/*!< 9-bit data characters @internal gui name="9" *\/$/;"	e	enum:_uart_bit_count_per_char
kUartAddrMarkWake	platform/hal/inc/fsl_uart_hal.h	/^    kUartAddrMarkWake = 1U,  \/*!< The address-mark wakes UART receiver from standby *\/$/;"	e	enum:_uart_wakeup_method
kUartBreakChar10BitMinimum	platform/hal/inc/fsl_uart_hal.h	/^    kUartBreakChar10BitMinimum = 0U, \/*!< UART break char length 10 bit times (if M = 0, SBNS = 0) or$/;"	e	enum:_uart_break_char_length
kUartBreakChar13BitMinimum	platform/hal/inc/fsl_uart_hal.h	/^    kUartBreakChar13BitMinimum = 1U, \/*!< UART break char length 13 bit times (if M = 0, SBNS = 0) or$/;"	e	enum:_uart_break_char_length
kUartFrameErr	platform/hal/inc/fsl_uart_hal.h	/^    kUartFrameErr       = 0U << UART_SHIFT | BP_UART_S1_FE,   \/*!< Frame error flag, sets if logic 0 was detected where stop bit expected *\/$/;"	e	enum:_uart_status_flag
kUartIdleLineAfterStartBit	platform/hal/inc/fsl_uart_hal.h	/^    kUartIdleLineAfterStartBit = 0U,  \/*!< UART idle character bit count start after start bit *\/$/;"	e	enum:_uart_idle_line_select
kUartIdleLineAfterStopBit	platform/hal/inc/fsl_uart_hal.h	/^    kUartIdleLineAfterStopBit = 1U,   \/*!< UART idle character bit count start after stop bit *\/$/;"	e	enum:_uart_idle_line_select
kUartIdleLineDetect	platform/hal/inc/fsl_uart_hal.h	/^    kUartIdleLineDetect = 0U << UART_SHIFT | BP_UART_S1_IDLE, \/*!< Idle line detect flag, sets when idle line detected *\/$/;"	e	enum:_uart_status_flag
kUartIdleLineWake	platform/hal/inc/fsl_uart_hal.h	/^    kUartIdleLineWake = 0U,  \/*!< The idle-line wakes UART receiver from standby *\/$/;"	e	enum:_uart_wakeup_method
kUartIntFrameErrFlag	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntFrameErrFlag    = 2U << UART_SHIFT | BP_UART_C3_FEIE,     \/*!< Framing error flag. *\/$/;"	e	enum:_uart_interrupt
kUartIntIdleLine	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntIdleLine        = 1U << UART_SHIFT | BP_UART_C2_ILIE,     \/*!< Idle line. *\/$/;"	e	enum:_uart_interrupt
kUartIntLinBreakDetect	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntLinBreakDetect  = 0U << UART_SHIFT | BP_UART_BDH_LBKDIE,  \/*!< LIN break detect. *\/$/;"	e	enum:_uart_interrupt
kUartIntNoiseErrFlag	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntNoiseErrFlag    = 2U << UART_SHIFT | BP_UART_C3_NEIE,     \/*!< Noise error flag. *\/$/;"	e	enum:_uart_interrupt
kUartIntParityErrFlag	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntParityErrFlag   = 2U << UART_SHIFT | BP_UART_C3_PEIE,     \/*!< Parity error flag. *\/$/;"	e	enum:_uart_interrupt
kUartIntRxActiveEdge	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntRxActiveEdge    = 0U << UART_SHIFT | BP_UART_BDH_RXEDGIE, \/*!< RX Active Edge. *\/$/;"	e	enum:_uart_interrupt
kUartIntRxDataRegFull	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntRxDataRegFull   = 1U << UART_SHIFT | BP_UART_C2_RIE,      \/*!< Receiver data register full. *\/$/;"	e	enum:_uart_interrupt
kUartIntRxFifoUnderflow	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntRxFifoUnderflow = 3U << UART_SHIFT | BP_UART_CFIFO_RXUFE, \/*!< RX FIFO Underflow. *\/$/;"	e	enum:_uart_interrupt
kUartIntRxOverrun	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntRxOverrun       = 2U << UART_SHIFT | BP_UART_C3_ORIE,     \/*!< Receiver Overrun. *\/$/;"	e	enum:_uart_interrupt
kUartIntTxComplete	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntTxComplete      = 1U << UART_SHIFT | BP_UART_C2_TCIE,     \/*!< Transmission complete. *\/$/;"	e	enum:_uart_interrupt
kUartIntTxDataRegEmpty	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntTxDataRegEmpty  = 1U << UART_SHIFT | BP_UART_C2_TIE,      \/*!< Transmit data register empty. *\/$/;"	e	enum:_uart_interrupt
kUartIntTxFifoOverflow	platform/hal/inc/fsl_uart_hal.h	/^    kUartIntTxFifoOverflow  = 3U << UART_SHIFT | BP_UART_CFIFO_TXOFE, \/*!< TX FIFO Overflow. *\/$/;"	e	enum:_uart_interrupt
kUartIrOneFourthWidth	platform/hal/inc/fsl_uart_hal.h	/^    kUartIrOneFourthWidth = 3U,         \/*!< 1\/4 pulse *\/$/;"	e	enum:_uart_ir_tx_pulsewidth
kUartIrOneSixteenthWidth	platform/hal/inc/fsl_uart_hal.h	/^    kUartIrOneSixteenthWidth = 1U,      \/*!< 1\/16 pulse *\/$/;"	e	enum:_uart_ir_tx_pulsewidth
kUartIrOneThirtysecondsWidth	platform/hal/inc/fsl_uart_hal.h	/^    kUartIrOneThirtysecondsWidth = 2U,  \/*!< 1\/32 pulse *\/$/;"	e	enum:_uart_ir_tx_pulsewidth
kUartIrThreeSixteenthsWidth	platform/hal/inc/fsl_uart_hal.h	/^    kUartIrThreeSixteenthsWidth = 0U,   \/*!< 3\/16 pulse *\/$/;"	e	enum:_uart_ir_tx_pulsewidth
kUartLineBreakDetect	platform/hal/inc/fsl_uart_hal.h	/^    kUartLineBreakDetect    = 1U << UART_SHIFT | BP_UART_S2_LBKDIF,  \/*!< LIN break detect interrupt flag, sets when LIN break char detected and LIN circuit enabled *\/$/;"	e	enum:_uart_status_flag
kUartLoopBack	platform/hal/inc/fsl_uart_hal.h	/^    kUartLoopBack = 0U,  \/*!< Internal loop back mode. *\/$/;"	e	enum:_uart_receiver_source
kUartNoiseDetect	platform/hal/inc/fsl_uart_hal.h	/^    kUartNoiseDetect    = 0U << UART_SHIFT | BP_UART_S1_NF,   \/*!< Rxr takes 3 samples of each received bit.  If any of these samples differ, noise flag sets *\/$/;"	e	enum:_uart_status_flag
kUartNoiseInCurrentWord	platform/hal/inc/fsl_uart_hal.h	/^    kUartNoiseInCurrentWord     = 2U << UART_SHIFT | BP_UART_ED_NOISY,   \/*!< NOISY bit, sets if noise detected in current data word *\/$/;"	e	enum:_uart_status_flag
kUartOneStopBit	platform/hal/inc/fsl_uart_hal.h	/^    kUartOneStopBit = 0U,  \/*!< one stop bit @internal gui name="1" *\/$/;"	e	enum:_uart_stop_bit_count
kUartOperates	platform/hal/inc/fsl_uart_hal.h	/^    kUartOperates = 0U,  \/*!< UART continues to operate normally *\/$/;"	e	enum:_uart_operation_config
kUartParityDisabled	platform/hal/inc/fsl_uart_hal.h	/^    kUartParityDisabled = 0x0U,  \/*!< parity disabled @internal gui name="Disabled" *\/$/;"	e	enum:_uart_parity_mode
kUartParityErr	platform/hal/inc/fsl_uart_hal.h	/^    kUartParityErr      = 0U << UART_SHIFT | BP_UART_S1_PF,   \/*!< If parity enabled, sets upon parity error detection *\/$/;"	e	enum:_uart_status_flag
kUartParityErrInCurrentWord	platform/hal/inc/fsl_uart_hal.h	/^    kUartParityErrInCurrentWord = 2U << UART_SHIFT | BP_UART_ED_PARITYE, \/*!< PARITYE bit, sets if noise detected in current data word *\/$/;"	e	enum:_uart_status_flag
kUartParityEven	platform/hal/inc/fsl_uart_hal.h	/^    kUartParityEven     = 0x2U,  \/*!< parity enabled, type even, bit setting: PE|PT = 10 @internal gui name="Even" *\/$/;"	e	enum:_uart_parity_mode
kUartParityOdd	platform/hal/inc/fsl_uart_hal.h	/^    kUartParityOdd      = 0x3U,  \/*!< parity enabled, type odd,  bit setting: PE|PT = 11 @internal gui name="Odd" *\/$/;"	e	enum:_uart_parity_mode
kUartRxActive	platform/hal/inc/fsl_uart_hal.h	/^    kUartRxActive           = 1U << UART_SHIFT | BP_UART_S2_RAF,     \/*!< Receiver Active Flag (RAF), sets at beginning of valid start bit *\/$/;"	e	enum:_uart_status_flag
kUartRxActiveEdgeDetect	platform/hal/inc/fsl_uart_hal.h	/^    kUartRxActiveEdgeDetect = 1U << UART_SHIFT | BP_UART_S2_RXEDGIF, \/*!< Rx pin active edge interrupt flag, sets when active edge detected *\/$/;"	e	enum:_uart_status_flag
kUartRxBuffEmpty	platform/hal/inc/fsl_uart_hal.h	/^    kUartRxBuffEmpty     = 3U << UART_SHIFT | BP_UART_SFIFO_RXEMPT, \/*!< RXEMPT bit, sets if Rx buffer is empty *\/$/;"	e	enum:_uart_status_flag
kUartRxBuffUnderflow	platform/hal/inc/fsl_uart_hal.h	/^    kUartRxBuffUnderflow = 3U << UART_SHIFT | BP_UART_SFIFO_RXUF,   \/*!< RXUF bit, sets if receive buffer underflow occurred *\/$/;"	e	enum:_uart_status_flag
kUartRxDataRegFull	platform/hal/inc/fsl_uart_hal.h	/^    kUartRxDataRegFull  = 0U << UART_SHIFT | BP_UART_S1_RDRF, \/*!< Rx data register full flag, sets when the receive data buffer is full *\/$/;"	e	enum:_uart_status_flag
kUartRxOverrun	platform/hal/inc/fsl_uart_hal.h	/^    kUartRxOverrun      = 0U << UART_SHIFT | BP_UART_S1_OR,   \/*!< Rxr Overrun, sets when new data is received before data is read from receive register *\/$/;"	e	enum:_uart_status_flag
kUartSingleWire	platform/hal/inc/fsl_uart_hal.h	/^    kUartSingleWire = 1U,\/*!< Single wire mode. *\/$/;"	e	enum:_uart_receiver_source
kUartSinglewireTxdirIn	platform/hal/inc/fsl_uart_hal.h	/^    kUartSinglewireTxdirIn = 0U,  \/*!< UART Single-Wire mode TXDIR input *\/$/;"	e	enum:_uart_singlewire_txdir
kUartSinglewireTxdirOut	platform/hal/inc/fsl_uart_hal.h	/^    kUartSinglewireTxdirOut = 1U, \/*!< UART Single-Wire mode TXDIR output *\/$/;"	e	enum:_uart_singlewire_txdir
kUartStops	platform/hal/inc/fsl_uart_hal.h	/^    kUartStops = 1U,     \/*!< UART ceases operation *\/$/;"	e	enum:_uart_operation_config
kUartTwoStopBit	platform/hal/inc/fsl_uart_hal.h	/^    kUartTwoStopBit = 1U,  \/*!< two stop bits @internal gui name="2" *\/$/;"	e	enum:_uart_stop_bit_count
kUartTxBuffEmpty	platform/hal/inc/fsl_uart_hal.h	/^    kUartTxBuffEmpty     = 3U << UART_SHIFT | BP_UART_SFIFO_TXEMPT, \/*!< TXEMPT bit, sets if Tx buffer is empty *\/$/;"	e	enum:_uart_status_flag
kUartTxBuffOverflow	platform/hal/inc/fsl_uart_hal.h	/^    kUartTxBuffOverflow  = 3U << UART_SHIFT | BP_UART_SFIFO_TXOF,   \/*!< TXOF bit, sets if Tx buffer overflow occurred *\/$/;"	e	enum:_uart_status_flag
kUartTxComplete	platform/hal/inc/fsl_uart_hal.h	/^    kUartTxComplete     = 0U << UART_SHIFT | BP_UART_S1_TC,   \/*!< Transmission complete flag, sets when transmission activity complete *\/$/;"	e	enum:_uart_status_flag
kUartTxDataRegEmpty	platform/hal/inc/fsl_uart_hal.h	/^    kUartTxDataRegEmpty = 0U << UART_SHIFT | BP_UART_S1_TDRE, \/*!< Tx data register empty flag, sets when Tx buffer is empty *\/$/;"	e	enum:_uart_status_flag
kWdogClockPrescalerValueDevide1	platform/hal/inc/fsl_wdog_hal.h	/^    kWdogClockPrescalerValueDevide1 = 0x0U, \/*!< Divided by 1 *\/$/;"	e	enum:_wdog_clock_prescaler_value
kWdogClockPrescalerValueDevide2	platform/hal/inc/fsl_wdog_hal.h	/^    kWdogClockPrescalerValueDevide2 = 0x1U, \/*!< Divided by 2 *\/$/;"	e	enum:_wdog_clock_prescaler_value
kWdogClockPrescalerValueDevide3	platform/hal/inc/fsl_wdog_hal.h	/^    kWdogClockPrescalerValueDevide3 = 0x2U, \/*!< Divided by 3 *\/$/;"	e	enum:_wdog_clock_prescaler_value
kWdogClockPrescalerValueDevide4	platform/hal/inc/fsl_wdog_hal.h	/^    kWdogClockPrescalerValueDevide4 = 0x3U, \/*!< Divided by 4 *\/$/;"	e	enum:_wdog_clock_prescaler_value
kWdogClockPrescalerValueDevide5	platform/hal/inc/fsl_wdog_hal.h	/^    kWdogClockPrescalerValueDevide5 = 0x4U, \/*!< Divided by 5 *\/$/;"	e	enum:_wdog_clock_prescaler_value
kWdogClockPrescalerValueDevide6	platform/hal/inc/fsl_wdog_hal.h	/^    kWdogClockPrescalerValueDevide6 = 0x5U, \/*!< Divided by 6 *\/$/;"	e	enum:_wdog_clock_prescaler_value
kWdogClockPrescalerValueDevide7	platform/hal/inc/fsl_wdog_hal.h	/^    kWdogClockPrescalerValueDevide7 = 0x6U, \/*!< Divided by 7 *\/$/;"	e	enum:_wdog_clock_prescaler_value
kWdogClockPrescalerValueDevide8	platform/hal/inc/fsl_wdog_hal.h	/^    kWdogClockPrescalerValueDevide8 = 0x7U  \/*!< Divided by 8 *\/$/;"	e	enum:_wdog_clock_prescaler_value
kWriteBlock	platform/drivers/inc/fsl_sdmmc_card.h	/^    kWriteBlock = 24,               \/*!< adtc     [31:0] data     R1 *\/$/;"	e	enum:_sdmmc_cmd_t
kWriteMultipleBlock	platform/drivers/inc/fsl_sdmmc_card.h	/^    kWriteMultipleBlock = 25,       \/*!< adtc     [31:0] data     R1 *\/$/;"	e	enum:_sdmmc_cmd_t
l2bufferNum	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t l2bufferNum;    \/*!< PTP Layer2 buffer Numbers*\/$/;"	m	struct:ENETMacPtpL2bufferqueue
l2bufferPtr	platform/drivers/inc/fsl_enet_driver.h	/^    enet_mac_ptp_l2buffer_t *l2bufferPtr;   \/*!< PTP layer2 data buffers*\/$/;"	m	struct:ENETMacPtpL2bufferqueue
lastBaudRate_kbps	platform/drivers/inc/fsl_i2c_master_driver.h	/^    uint32_t lastBaudRate_kbps;$/;"	m	struct:I2CMasterState
layer2Queue	platform/drivers/inc/fsl_enet_driver.h	/^    enet_mac_ptp_l2buffer_queue_t layer2Queue;\/*!< Data structure for layer2 Ethernet queue*\/$/;"	m	struct:ENETPrivatePtpBuffer
len	platform/drivers/inc/fsl_sai_driver.h	/^    uint32_t len;$/;"	m	struct:sai_state
length	platform/composite/inc/fsl_sdcard_spi.h	/^    uint32_t length;                                    \/*!< Data length *\/$/;"	m	struct:SdSpiRequest
length	platform/drivers/inc/fsl_edma_driver.h	/^    uint32_t length;            \/*!< Length of buffer. *\/$/;"	m	struct:EDMAScatterGatherList
length	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t length;                       \/*!< PTP message length*\/$/;"	m	struct:ENETMacPtpL2buffer
length	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t length;     \/*!< Length of the PTP message*\/$/;"	m	struct:ENETMacPtpL2packet
length	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t length;    \/*!< Data length*\/$/;"	m	struct:ENETMacPacketBuffer
length	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t   length;          \/*!< Buffer descriptor data length*\/$/;"	m	struct:ENETBdStruct
length	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  length;           \/*!< Buffer descriptor data length*\/$/;"	m	struct:ENETBdStruct
linkType	platform/hal/inc/fsl_dma_hal.h	/^    dma_channel_link_type_t linkType;   \/*!< Channel link type *\/$/;"	m	struct:DmaChannelLinkConfig
lircDiv2	platform/system/inc/fsl_clock_manager.h	/^    mcglite_lirc_div_t lircDiv2;   \/*!< MCG_MC[LIRC_DIV2].           *\/$/;"	m	struct:McgliteConfig
llContext	platform/system/inc/fsl_hwtimer.h	/^    uint32_t                        llContext[HWTIMER_LL_CONTEXT_LEN];$/;"	m	struct:Hwtimer
llsProt	platform/hal/inc/fsl_smc_hal.h	/^    bool                llsProt;            \/*!< LLS protect *\/$/;"	m	struct:_smc_power_mode_protection_config
llwu_external_pin_filter_mode_t	platform/hal/inc/fsl_llwu_hal.h	/^} llwu_external_pin_filter_mode_t;$/;"	t	typeref:struct:_llwu_external_pin_filter_mode
llwu_external_pin_modes_t	platform/hal/inc/fsl_llwu_hal.h	/^} llwu_external_pin_modes_t;$/;"	t	typeref:enum:_llwu_external_pin_modes
llwu_filter_modes_t	platform/hal/inc/fsl_llwu_hal.h	/^} llwu_filter_modes_t;$/;"	t	typeref:enum:_llwu_filter_modes
llwu_reset_enable_mode_t	platform/hal/inc/fsl_llwu_hal.h	/^} llwu_reset_enable_mode_t;$/;"	t	typeref:struct:_llwu_reset_enable_mode
llwu_wakeup_module_t	platform/hal/inc/fsl_llwu_hal.h	/^} llwu_wakeup_module_t;$/;"	t	typeref:enum:_llwu_wakeup_module
llwu_wakeup_pin_t	platform/hal/inc/fsl_llwu_hal.h	/^} llwu_wakeup_pin_t;$/;"	t	typeref:enum:_llwu_wakeup_pin
loadMode	platform/drivers/inc/fsl_pdb_driver.h	/^    pdb_load_mode_t loadMode;$/;"	m	struct:PdbUserConfig
lock	platform/drivers/inc/fsl_dma_driver.h	/^    mutex_t lock;$/;"	m	struct:DmaState
lock	platform/drivers/inc/fsl_edma_driver.h	/^    mutex_t lock;       \/*!< Lock for channel allocation and release. *\/$/;"	m	struct:EDMAState
lock	platform/drivers/inc/fsl_tsi_driver.h	/^  mutex_t                               lock;               \/**< Used by whole driver to secure the context data integrity. *\/$/;"	m	struct:TsiState
lockChangeMode	platform/drivers/inc/fsl_tsi_driver.h	/^  mutex_t                               lockChangeMode;     \/**< Used by chenge mode function to secure the context data integrity. *\/$/;"	m	struct:TsiState
lowLeakageMode	platform/hal/inc/fsl_llwu_hal.h	/^    bool                        lowLeakageMode;     \/* reset for Low-leakage mode *\/$/;"	m	struct:_llwu_reset_enable_mode
lowLimitIntEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool lowLimitIntEnable;     \/*!< Global low limit interrupt enable. *\/$/;"	m	struct:__anon123
lowLimitValue	platform/drivers/inc/fsl_cadc_driver.h	/^    uint16_t lowLimitValue; \/*!< Select low limit for hardware compare. *\/$/;"	m	struct:__anon126
lowPowerEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool lowPowerEnable; \/*!< Enable low power mode for converter. *\/$/;"	m	struct:Adc16UserConfig
lowPowerEnable	platform/drivers/inc/fsl_dac_driver.h	/^    bool lowPowerEnable; \/*!< Switcher to enable working in low power mode. *\/$/;"	m	struct:DacUserConfig
lowPowerOscillatorOption	platform/system/inc/fsl_power_manager.h	/^    bool lowPowerOscillatorOption;$/;"	m	struct:_power_manager_mode_user_config
lowPowerOscillatorValue	platform/system/inc/fsl_power_manager.h	/^    smc_lpo_option_t lowPowerOscillatorValue;$/;"	m	struct:_power_manager_mode_user_config
lowPowerWakeUpOnInterruptOption	platform/system/inc/fsl_power_manager.h	/^    bool lowPowerWakeUpOnInterruptOption;$/;"	m	struct:_power_manager_mode_user_config
lowPowerWakeUpOnInterruptValue	platform/system/inc/fsl_power_manager.h	/^    smc_lpwui_option_t lowPowerWakeUpOnInterruptValue;$/;"	m	struct:_power_manager_mode_user_config
lower	platform/hal/inc/fsl_tsi_hal.h	/^  tsi_n_consecutive_scans_t lower;              \/*!< lower limit of number of consecutive scan *\/$/;"	m	struct:_tsi_n_consecutive_scans_limits
lower	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^  tsi_active_mode_prescaler_t lower;        \/*!< Input clock source prescaler lower limit *\/$/;"	m	struct:_tsi_active_mode_prescaler_limits
lower	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^  tsi_external_osc_charge_current_t    lower;  \/*!< External oscillator charge current lower limit *\/$/;"	m	struct:_tsi_external_osc_charge_current_limits
lower	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^  tsi_reference_osc_charge_current_t    lower;  \/*!< Reference oscillator charge current lower limit *\/$/;"	m	struct:_tsi_reference_osc_charge_current_limits
lower	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^  tsi_external_osc_charge_current_t    lower;  \/*!< External oscillator charge current lower limit *\/$/;"	m	struct:_tsi_external_osc_charge_current_limits
lower	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^  tsi_reference_osc_charge_current_t    lower;  \/*!< Reference oscillator charge current lower limit *\/$/;"	m	struct:_tsi_reference_osc_charge_current_limits
lpclks	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    uint8_t lpclks;   \/*!< Low power clock. *\/$/;"	m	struct:TsiConfig
lpoOption	platform/hal/inc/fsl_smc_hal.h	/^    bool                lpoOption;          \/*!< If the LPOPO option is needed *\/$/;"	m	struct:_smc_power_mode_config
lpoOptionValue	platform/hal/inc/fsl_smc_hal.h	/^    smc_lpo_option_t    lpoOptionValue;     \/*!< LPOPO option, see smc_lpo_option_t *\/$/;"	m	struct:_smc_power_mode_config
lpsci_bit_count_per_char_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_bit_count_per_char_t;$/;"	t	typeref:enum:_lpsci_bit_count_per_char
lpsci_break_char_length_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_break_char_length_t;$/;"	t	typeref:enum:_lpsci_break_char_length
lpsci_idle_line_select_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_idle_line_select_t;$/;"	t	typeref:enum:_lpsci_idle_line_select
lpsci_interrupt_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_interrupt_t;$/;"	t	typeref:enum:_lpsci_interrupt
lpsci_ir_tx_pulsewidth_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_ir_tx_pulsewidth_t;$/;"	t	typeref:enum:_lpsci_ir_tx_pulsewidth
lpsci_operation_config_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_operation_config_t;$/;"	t	typeref:enum:_lpsci_operation_config
lpsci_parity_mode_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_parity_mode_t;$/;"	t	typeref:enum:_lpsci_parity_mode
lpsci_receiver_source_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_receiver_source_t ;$/;"	t	typeref:enum:_lpsci_receiver_source
lpsci_rx_callback_t	platform/drivers/inc/fsl_lpsci_driver.h	/^typedef void (* lpsci_rx_callback_t)(uint32_t instance, void * lpsciState);$/;"	t
lpsci_singlewire_txdir_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_singlewire_txdir_t;$/;"	t	typeref:enum:_lpsci_singlewire_txdir
lpsci_state_t	platform/drivers/inc/fsl_lpsci_driver.h	/^} lpsci_state_t;$/;"	t	typeref:struct:LpsciState
lpsci_status_flag_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_status_flag_t;$/;"	t	typeref:enum:_lpsci_status_flag
lpsci_status_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_status_t;$/;"	t	typeref:enum:_lpsci_status
lpsci_stop_bit_count_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_stop_bit_count_t;$/;"	t	typeref:enum:_lpsci_stop_bit_count
lpsci_user_config_t	platform/drivers/inc/fsl_lpsci_driver.h	/^} lpsci_user_config_t;$/;"	t	typeref:struct:LpsciUserConfig
lpsci_wakeup_method_t	platform/hal/inc/fsl_lpsci_hal.h	/^} lpsci_wakeup_method_t;$/;"	t	typeref:enum:_lpsci_wakeup_method
lpscnitv	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    tsi_low_power_interval_t lpscnitv; \/*!< Low power scan interval. *\/$/;"	m	struct:TsiConfig
lptmr_callback_t	platform/drivers/inc/fsl_lptmr_driver.h	/^ typedef void (*lptmr_callback_t)(void);$/;"	t
lptmr_pin_polarity_t	platform/hal/inc/fsl_lptmr_hal.h	/^} lptmr_pin_polarity_t;$/;"	t	typeref:enum:_lptmr_pin_polarity
lptmr_pin_select_t	platform/hal/inc/fsl_lptmr_hal.h	/^} lptmr_pin_select_t;$/;"	t	typeref:enum:_lptmr_pin_select
lptmr_prescaler_value_t	platform/hal/inc/fsl_lptmr_hal.h	/^} lptmr_prescaler_value_t;$/;"	t	typeref:enum:_lptmr_prescaler_value
lptmr_state_ptrs	platform/drivers/src/lptmr/fsl_lptmr_driver.c	/^static lptmr_state_t *volatile lptmr_state_ptrs[HW_LPTMR_INSTANCE_COUNT];$/;"	v	file:
lptmr_state_t	platform/drivers/inc/fsl_lptmr_driver.h	/^ } lptmr_state_t;$/;"	t	typeref:struct:LptmrState
lptmr_status_t	platform/hal/inc/fsl_lptmr_hal.h	/^ } lptmr_status_t;$/;"	t	typeref:enum:_lptmr_status
lptmr_timer_mode_t	platform/hal/inc/fsl_lptmr_hal.h	/^} lptmr_timer_mode_t;$/;"	t	typeref:enum:_lptmr_timer_mode
lptmr_user_config_t	platform/drivers/inc/fsl_lptmr_driver.h	/^} lptmr_user_config_t;$/;"	t	typeref:struct:LptmrUserConfig
lpuartGateTable	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^static sim_clock_gate_name_t lpuartGateTable[] =$/;"	v	file:
lpuart_bit_count_per_char_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_bit_count_per_char_t;$/;"	t	typeref:enum:_lpuart_bit_count_per_char
lpuart_break_char_length_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_break_char_length_t;$/;"	t	typeref:enum:_lpuart_break_char_length
lpuart_cts_config_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_cts_config_t;$/;"	t	typeref:enum:_lpuart_cts_config
lpuart_cts_source_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_cts_source_t;$/;"	t	typeref:enum:_lpuart_cts_source
lpuart_edma_state_t	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^} lpuart_edma_state_t;$/;"	t	typeref:struct:LpuartEdmaState
lpuart_edma_user_config_t	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^} lpuart_edma_user_config_t;$/;"	t	typeref:struct:LpuartEdmaUserConfig
lpuart_idle_char_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_idle_char_t;$/;"	t	typeref:enum:_lpuart_idle_char
lpuart_idle_line_config_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_idle_line_config_t;$/;"	t	typeref:struct:LpuartIdleLineConfig
lpuart_idle_line_select_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_idle_line_select_t;$/;"	t	typeref:enum:_lpuart_idle_line_select
lpuart_interrupt_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_interrupt_t;$/;"	t	typeref:enum:_lpuart_interrupt
lpuart_ir_tx_pulsewidth_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_ir_tx_pulsewidth_t;$/;"	t	typeref:enum:_lpuart_ir_tx_pulsewidth
lpuart_match_config_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_match_config_t;$/;"	t	typeref:enum:_lpuart_match_config
lpuart_operation_config_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_operation_config_t;$/;"	t	typeref:enum:_lpuart_operation_config
lpuart_parity_mode_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_parity_mode_t;$/;"	t	typeref:enum:_lpuart_parity_mode
lpuart_rx_callback_t	platform/drivers/inc/fsl_lpuart_driver.h	/^typedef void (* lpuart_rx_callback_t)(uint32_t instance, void * lpuartState);$/;"	t
lpuart_singlewire_txdir_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_singlewire_txdir_t;$/;"	t	typeref:enum:_lpuart_singlewire_txdir
lpuart_state_t	platform/drivers/inc/fsl_lpuart_driver.h	/^} lpuart_state_t;$/;"	t	typeref:struct:LpuartState
lpuart_status_flag_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_status_flag_t;$/;"	t	typeref:enum:_lpuart_status_flag
lpuart_status_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_status_t;$/;"	t	typeref:enum:_lpuart_status
lpuart_stop_bit_count_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_stop_bit_count_t;$/;"	t	typeref:enum:_lpuart_stop_bit_count
lpuart_user_config_t	platform/drivers/inc/fsl_lpuart_driver.h	/^} lpuart_user_config_t;$/;"	t	typeref:struct:LpuartUserConfig
lpuart_wakeup_method_t	platform/hal/inc/fsl_lpuart_hal.h	/^} lpuart_wakeup_method_t;$/;"	t	typeref:enum:_lpuart_wakeup_method
lpwuiOption	platform/hal/inc/fsl_smc_hal.h	/^    bool                lpwuiOption;        \/*!< If LPWUI option is needed *\/$/;"	m	struct:_smc_power_mode_config
lpwuiOptionValue	platform/hal/inc/fsl_smc_hal.h	/^    smc_lpwui_option_t  lpwuiOptionValue;   \/*!< LPWUI option(enum), see smc_lpwui_option_t *\/$/;"	m	struct:_smc_power_mode_config
m0Process_identifier	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m0Process_identifier : 1;  \/*!< master0 process identifier enable value *\/$/;"	m	struct:MpuAccessRights
m0SupervisorMode	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m0SupervisorMode     : 2;  \/*!< master0 access permission in supervisor mode *\/$/;"	m	struct:MpuAccessRights
m0UserMode	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m0UserMode           : 3;  \/*!< master0 access permission in user mode *\/$/;"	m	struct:MpuAccessRights
m1Process_identifier	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m1Process_identifier : 1;  \/*!< master1 process identifier enable value *\/$/;"	m	struct:MpuAccessRights
m1SupervisorMode	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m1SupervisorMode     : 2;  \/*!< master1 access permission in supervisor mode *\/$/;"	m	struct:MpuAccessRights
m1UserMode	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m1UserMode           : 3;  \/*!< master1 access permission in user mode *\/$/;"	m	struct:MpuAccessRights
m2Process_identifier	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m2Process_identifier : 1;  \/*!< master2 process identifier enable value *\/$/;"	m	struct:MpuAccessRights
m2SupervisorMode	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m2SupervisorMode     : 2;  \/*!< master2 access permission in supervisor mode *\/$/;"	m	struct:MpuAccessRights
m2UserMode	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m2UserMode           : 3;  \/*!< master2 access permission in user mode *\/$/;"	m	struct:MpuAccessRights
m3Process_identifier	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m3Process_identifier : 1;  \/*!< master3 process identifier enable value *\/$/;"	m	struct:MpuAccessRights
m3SupervisorMode	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m3SupervisorMode     : 2;  \/*!< master3 access permission in supervisor mode *\/$/;"	m	struct:MpuAccessRights
m3UserMode	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m3UserMode           : 3;  \/*!< master3 access permission in user mode *\/$/;"	m	struct:MpuAccessRights
m4ReadControl	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m4ReadControl        : 1;  \/*!< master4 read access permission *\/$/;"	m	struct:MpuAccessRights
m4WriteControl	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m4WriteControl       : 1;  \/*!< master4 write access permission *\/$/;"	m	struct:MpuAccessRights
m5ReadControl	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m5ReadControl        : 1;  \/*!< master5 read access permission *\/$/;"	m	struct:MpuAccessRights
m5WriteControl	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m5WriteControl       : 1;  \/*!< master5 write access permission *\/$/;"	m	struct:MpuAccessRights
m6ReadControl	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m6ReadControl        : 1;  \/*!< master6 read access permission *\/$/;"	m	struct:MpuAccessRights
m6WriteControl	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m6WriteControl       : 1;  \/*!< master6 write access permission *\/$/;"	m	struct:MpuAccessRights
m7ReadControl	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m7ReadControl        : 1;  \/*!< master7 read access permission *\/$/;"	m	struct:MpuAccessRights
m7WriteControl	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t m7WriteControl       : 1;  \/*!< master7 write access permission *\/$/;"	m	struct:MpuAccessRights
macAddr	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t macAddr[kEnetMacAddrLen];        \/*!< Mac address *\/$/;"	m	struct:ENETDevIf
macAddr	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t *macAddr;    \/*!< MAC hardware address*\/$/;"	m	struct:ENETMacConfig
macCtlConfigure	platform/hal/inc/fsl_enet_hal.h	/^    uint32_t macCtlConfigure;$/;"	m	struct:ENETMacConfig
macMode	platform/hal/inc/fsl_enet_hal.h	/^    enet_mac_operate_mode_t macMode;  \/*!< Mac Normal or sleep mode*\/   $/;"	m	struct:ENETMacConfig
macSpecialCfg	platform/hal/inc/fsl_enet_hal.h	/^    enet_special_maccfg_t *macSpecialCfg;  \/*!< special configure for MAC to instead of default configure*\/$/;"	m	struct:ENETMacConfig
majorLoopCount	platform/hal/inc/fsl_edma_hal.h	/^    uint16_t majorLoopCount;    \/*!< Major iteration count. *\/$/;"	m	struct:EDMATransferConfig
masterPtpInstance	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t masterPtpInstance;\/*!< PTP master timer instance*\/$/;"	m	struct:ENETMacPtpMasterTime
masterSecond	platform/drivers/inc/fsl_enet_driver.h	/^    uint64_t masterSecond;             \/*!< PTP time second when it's master time*\/$/;"	m	struct:ENETPrivatePtpBuffer
master_slave	platform/drivers/inc/fsl_sai_driver.h	/^    sai_master_slave_t master_slave;$/;"	m	struct:sai_state
maxBlockCount	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t maxBlockCount;                         \/*!< Maximum block count supported *\/$/;"	m	struct:SdhcHostDevice
maxBlockSize	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t maxBlockSize;                          \/*!< Maximum block size supported *\/$/;"	m	struct:SdhcHostDevice
maxClock	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t maxClock;                              \/*!< Maximum clock supported *\/$/;"	m	struct:SdhcHostDevice
maxDelay	platform/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon59
maxDelay	platform/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon60
maxDelay	platform/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon61
maxDelay	platform/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon62
maxFrameSize	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t maxFrameSize;  \/*!< Mac maximum frame size*\/$/;"	m	struct:ENETDevIf
max_num_mb	platform/drivers/inc/fsl_flexcan_driver.h	/^    uint32_t max_num_mb;                            \/*!< The maximum number of Message Buffers*\/$/;"	m	struct:FLEXCANUserConfig
mcg_atm_error_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_atm_error_t;$/;"	t	typeref:enum:_mcg_atm_error
mcg_atm_fail_status_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_atm_fail_status_t;$/;"	t	typeref:enum:_mcg_auto_trim_machine_fail_status
mcg_atm_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_atm_select_t;$/;"	t	typeref:enum:_mcg_atm_select
mcg_clk_stat_status_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_clk_stat_status_t;$/;"	t	typeref:enum:_mcg_clk_stat_status
mcg_clock_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_clock_select_t;$/;"	t	typeref:enum:_mcg_clock_select
mcg_config_t	platform/system/inc/fsl_clock_manager.h	/^} mcg_config_t;$/;"	t	typeref:struct:McgConfig
mcg_dco_range_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_dco_range_select_t;$/;"	t	typeref:enum:_mcg_dco_range_select
mcg_dmx32_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_dmx32_select_t;$/;"	t	typeref:enum:_mcg_dmx32_select
mcg_external_ref_clock_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_external_ref_clock_select_t;$/;"	t	typeref:enum:_mcg_external_ref_clock_select
mcg_freq_range_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_freq_range_select_t;$/;"	t	typeref:enum:_mcg_freq_range_select
mcg_freq_range_select_t	platform/hal/inc/fsl_mcglite_hal.h	/^} mcg_freq_range_select_t;$/;"	t	typeref:enum:_mcg_freq_range_select
mcg_high_gain_osc_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_high_gain_osc_select_t;$/;"	t	typeref:enum:_mcg_high_gain_osc_select
mcg_high_gain_osc_select_t	platform/hal/inc/fsl_mcglite_hal.h	/^} mcg_high_gain_osc_select_t;$/;"	t	typeref:enum:_mcg_high_gain_osc_select
mcg_internal_ref_clk_status_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_internal_ref_clk_status_t;$/;"	t	typeref:enum:_mcg_internal_ref_clk_status
mcg_internal_ref_clock_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_internal_ref_clock_select_t;$/;"	t	typeref:enum:_mcg_internal_ref_clock_select
mcg_internal_ref_clock_source_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_internal_ref_clock_source_t;$/;"	t	typeref:enum:_mcg_internal_ref_clock_source
mcg_internal_ref_status_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_internal_ref_status_t;$/;"	t	typeref:enum:_mcg_internal_ref_status
mcg_lock_status_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_lock_status_t;$/;"	t	typeref:enum:_mcg_lock_status
mcg_locs0_status_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_locs0_status_t;$/;"	t	typeref:enum:_mcg_locs0_status
mcg_locs2_status_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_locs2_status_t;$/;"	t	typeref:enum:_mcg_locs2_status
mcg_loss_of_clk1_status_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_loss_of_clk1_status_t;$/;"	t	typeref:enum:_mcg_loss_of_clk1_status
mcg_loss_of_lock_status_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_loss_of_lock_status_t;$/;"	t	typeref:enum:_mcg_loss_of_lock_status
mcg_low_power_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_low_power_select_t;$/;"	t	typeref:enum:_mcg_low_power_select
mcg_mode	platform/system/inc/fsl_clock_manager.h	/^    mcg_modes_t mcg_mode;        \/*!< MCG mode.                     *\/$/;"	m	struct:McgConfig
mcg_mode_error_t	platform/hal/inc/fsl_mcg_hal_modes.h	/^} mcg_mode_error_t;$/;"	t	typeref:enum:McgModeError
mcg_modes_t	platform/hal/inc/fsl_mcg_hal_modes.h	/^} mcg_modes_t;$/;"	t	typeref:enum:_mcg_modes
mcg_oscsel_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_oscsel_select_t;$/;"	t	typeref:enum:_mcg_oscsel_select
mcg_pll_clk_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_pll_clk_select_t;$/;"	t	typeref:enum:_mcg_pll_clk_select
mcg_pll_external_ref_clk_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_pll_external_ref_clk_select_t;$/;"	t	typeref:enum:_mcg_pll_external_ref_clk_select
mcg_pll_select_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_pll_select_t;$/;"	t	typeref:enum:_mcg_pll_select
mcg_pll_stat_status_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_pll_stat_status_t;$/;"	t	typeref:enum:_mcg_pll_stat_status
mcg_status_t	platform/hal/inc/fsl_mcg_hal.h	/^} mcg_status_t;$/;"	t	typeref:enum:_mcg_status
mcgliteConfig	platform/system/inc/fsl_clock_manager.h	/^    mcglite_config_t mcgliteConfig;  \/*!< MCGLite configuration.  *\/$/;"	m	struct:ClockUserConfig
mcglite_config_t	platform/system/inc/fsl_clock_manager.h	/^} mcglite_config_t;$/;"	t	typeref:struct:McgliteConfig
mcglite_ext_osc_status_t	platform/hal/inc/fsl_mcglite_hal.h	/^} mcglite_ext_osc_status_t;$/;"	t	typeref:enum:_mcglite_ext_osc_status
mcglite_ext_select_t	platform/hal/inc/fsl_mcglite_hal.h	/^} mcglite_ext_select_t;$/;"	t	typeref:enum:_mcglite_ext_select
mcglite_lirc_div_t	platform/hal/inc/fsl_mcglite_hal.h	/^} mcglite_lirc_div_t;$/;"	t	typeref:enum:_mcglite_lirc_div
mcglite_lirc_select_t	platform/hal/inc/fsl_mcglite_hal.h	/^} mcglite_lirc_select_t;$/;"	t	typeref:enum:_mcglite_lirc_select
mcglite_mcgoutclk_source_t	platform/hal/inc/fsl_mcglite_hal.h	/^} mcglite_mcgoutclk_source_t;$/;"	t	typeref:enum:_mcglite_mcgoutclk_source
mcglite_mode	platform/system/inc/fsl_clock_manager.h	/^    mcglite_mode_t mcglite_mode;   \/*!< MCG_LITE mode.               *\/$/;"	m	struct:McgliteConfig
mcglite_mode_error_t	platform/hal/inc/fsl_mcglite_hal_modes.h	/^} mcglite_mode_error_t;$/;"	t	typeref:enum:McgliteModeErrorCode
mcglite_mode_t	platform/hal/inc/fsl_mcglite_hal_modes.h	/^} mcglite_mode_t;$/;"	t	typeref:enum:_mcglite_mode
mclk	platform/drivers/inc/fsl_sai_driver.h	/^    uint32_t mclk;\/*!< Master clock frequency *\/$/;"	m	struct:SaiAudioDataFormat
mclk_divide_enable	platform/drivers/inc/fsl_sai_driver.h	/^    bool                mclk_divide_enable;\/*!< Enable the divide of master clock to generate bit clock. *\/$/;"	m	struct:SaiUserConfig
mclk_source	platform/drivers/inc/fsl_sai_driver.h	/^    sai_mclk_source_t   mclk_source;\/*!< Master clock source. *\/$/;"	m	struct:SaiUserConfig
mdt	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint16_t mdt;                 \/*!< Manufacturing date [19:8] *\/$/;"	m	struct:SdCid
mem	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^    OS_MEM    mem;   \/*!< control block for the memory where save the messages    *\/$/;"	m	struct:MsgqUCOSIII
merge_rfft_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_fast_f32.c	/^void merge_rfft_f32($/;"	f
messageType	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t messageType;          \/*!< PTP message type*\/$/;"	m	struct:ENETMacPtpTsData
mid	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t mid;                    \/*!< Manufacturer ID [127:120] *\/$/;"	m	struct:SdCid
minorLoopCount	platform/hal/inc/fsl_edma_hal.h	/^    uint32_t minorLoopCount;    \/*!< Minor bytes transfer count. Number of bytes to be transferred$/;"	m	struct:EDMATransferConfig
minusChnMux	platform/drivers/inc/fsl_cmp_driver.h	/^    cmp_chn_mux_mode_t minusChnMux; \/*!< Set the Minus side input to comparator. *\/$/;"	m	struct:CmpUserConfig
minusSideGainValue	platform/drivers/inc/fsl_adc16_driver.h	/^    uint16_t minusSideGainValue; \/*!< Minus-side gain value. *\/$/;"	m	struct:Adc16CalibrationParam
minute	platform/hal/inc/fsl_rtc_hal.h	/^   uint16_t minute;  \/*!< Range from 0 to 59.*\/$/;"	m	struct:RtcDatetime
mkfloatnumstr	platform/utilities/src/print_scan.c	/^static int32_t mkfloatnumstr (char *numstr, void *nump, int32_t radix, uint32_t precision_width)$/;"	f	file:
mknumstr	platform/utilities/src/print_scan.c	/^static int32_t mknumstr (char *numstr, void *nump, int32_t neg, int32_t radix, bool use_caps)$/;"	f	file:
mmc_cmd_t	platform/drivers/inc/fsl_sdmmc_card.h	/^} mmc_cmd_t;$/;"	t	typeref:enum:_mmc_cmd_t
mmdvsq_divide_by_zero_select_t	platform/hal/inc/fsl_mmdvsq_hal.h	/^} mmdvsq_divide_by_zero_select_t;$/;"	t	typeref:enum:_mmdvsq_divide_by_zero_select
mmdvsq_divide_by_zero_status_t	platform/hal/inc/fsl_mmdvsq_hal.h	/^} mmdvsq_divide_by_zero_status_t;$/;"	t	typeref:enum:_mmdvsq_divide_by_zero_status
mmdvsq_divide_fast_start_select_t	platform/hal/inc/fsl_mmdvsq_hal.h	/^} mmdvsq_divide_fast_start_select_t;$/;"	t	typeref:enum:_mmdvsq_divide_fast_start_select
mmdvsq_divide_operation_select_t	platform/hal/inc/fsl_mmdvsq_hal.h	/^} mmdvsq_divide_operation_select_t;$/;"	t	typeref:enum:_mmdvsq_divide_opertion_select
mmdvsq_error_code_t	platform/hal/inc/fsl_mmdvsq_hal.h	/^} mmdvsq_error_code_t;$/;"	t	typeref:enum:_mmdvsq_error_code_t
mmdvsq_execution_status_t	platform/hal/inc/fsl_mmdvsq_hal.h	/^} mmdvsq_execution_status_t;$/;"	t	typeref:enum:_mmdvsq_execution_status
mmdvsq_remainder_calculation_select_t	platform/hal/inc/fsl_mmdvsq_hal.h	/^} mmdvsq_remainder_calculation_select_t;$/;"	t	typeref:enum:_mmdvsq_remainder_calculation_select
mmdvsq_unsined_divide_select_t	platform/hal/inc/fsl_mmdvsq_hal.h	/^} mmdvsq_unsined_divide_select_t;$/;"	t	typeref:enum:_mmdvsq_unsigned_divide_select
mode	platform/drivers/inc/fsl_sdhc_driver.h	/^    sdhc_transfer_mode_t mode;$/;"	m	struct:SdhcHostDevice
mode	platform/hal/inc/fsl_enet_hal.h	/^    enet_config_rmii_mode_t mode;      \/*!< RMII\/MII mode*\/$/;"	m	struct:ENETConfigRMII
mode	platform/hal/inc/fsl_ftm_hal.h	/^    ftm_config_mode_t mode;          \/*!< FlexTimer PWM operation mode *\/$/;"	m	struct:FtmPwmParam
mode	platform/hal/inc/fsl_tpm_hal.h	/^    tpm_pwm_mode_t mode;          \/*!< TPM PWM operation mode *\/$/;"	m	struct:TpmPwmParam
mode	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    tsi_analog_mode_select_t mode;      \/*!< TSI mode of operation. *\/$/;"	m	struct:TsiConfig
mode	platform/system/inc/fsl_power_manager.h	/^    power_manager_modes_t mode;$/;"	m	struct:_power_manager_mode_user_config
modulo	platform/system/inc/fsl_hwtimer.h	/^    uint32_t                        modulo;$/;"	m	struct:Hwtimer
mono_streo	platform/drivers/inc/fsl_sai_driver.h	/^    sai_mono_streo_t  mono_streo;\/*!< How many word in a frame *\/$/;"	m	struct:SaiAudioDataFormat
month	platform/hal/inc/fsl_rtc_hal.h	/^   uint16_t month;   \/*!< Range from 1 to 12.*\/$/;"	m	struct:RtcDatetime
mpu_access_control	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_access_control;$/;"	t	typeref:enum:_mpu_access_control
mpu_access_mode	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_access_mode;$/;"	t	typeref:enum:_mpu_access_mode
mpu_access_rights_t	platform/drivers/inc/fsl_mpu_driver.h	/^}mpu_access_rights_t;$/;"	t	typeref:struct:MpuAccessRights
mpu_access_type	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_access_type;$/;"	t	typeref:enum:_mpu_access_type
mpu_error_access_control	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_error_access_control;$/;"	t	typeref:enum:_mpu_error_access_control
mpu_error_access_type	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_error_access_type;$/;"	t	typeref:enum:_mpu_error_access_type
mpu_error_addr_reg	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_error_addr_reg;$/;"	t	typeref:enum:_mpu_error_addr_reg
mpu_error_attributes	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_error_attributes;$/;"	t	typeref:enum:_mpu_error_attributes
mpu_error_detail_reg	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_error_detail_reg;$/;"	t	typeref:enum:_mpu_error_detail_reg
mpu_master_num	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_master_num;$/;"	t	typeref:enum:_mpu_master_num
mpu_process_identifier_value	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_process_identifier_value;$/;"	t	typeref:enum:_mpu_process_identifier_value
mpu_region_config_t	platform/drivers/inc/fsl_mpu_driver.h	/^}mpu_region_config_t;$/;"	t	typeref:struct:MpuRegionConfig
mpu_region_num	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_region_num;$/;"	t	typeref:enum:_mpu_region_num
mpu_region_valid	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_region_valid;$/;"	t	typeref:enum:_mpu_region_valid
mpu_status_t	platform/hal/inc/fsl_mpu_hal.h	/^ } mpu_status_t;$/;"	t	typeref:enum:_MPU_status
mpu_supervisor_access_rights	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_supervisor_access_rights;$/;"	t	typeref:enum:_mpu_supervisor_access_rights
mpu_user_access_rights	platform/hal/inc/fsl_mpu_hal.h	/^}mpu_user_access_rights;$/;"	t	typeref:enum:_mpu_user_access_rights
mpu_user_config_t	platform/drivers/inc/fsl_mpu_driver.h	/^}mpu_user_config_t;$/;"	t	typeref:struct:MpuUserConfig
msgTbl	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^    void    **msgTbl; \/*!< Pointer to the array that saves the pointers to messages *\/$/;"	m	struct:MsgqUCOSII
msg_id	platform/hal/inc/fsl_flexcan_hal.h	/^    uint32_t msg_id;                    \/*!< Message Buffer ID*\/$/;"	m	struct:FLEXCANMb
msg_id_type	platform/drivers/inc/fsl_flexcan_driver.h	/^    flexcan_mb_id_type_t msg_id_type;            \/*!< Type of message ID (standard or extended)*\/$/;"	m	struct:FlexCANDataInfo
msg_id_type	platform/hal/inc/fsl_flexcan_hal.h	/^    flexcan_mb_id_type_t msg_id_type; \/*!< Type of message ID (standard or extended)*\/$/;"	m	struct:FLEXCANMbCodeStatus
msg_queue_handler_t	platform/osa/inc/fsl_os_abstraction_bm.h	/^typedef msg_queue_t*  msg_queue_handler_t;$/;"	t
msg_queue_handler_t	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^typedef xQueueHandle  msg_queue_handler_t;$/;"	t
msg_queue_handler_t	platform/osa/inc/fsl_os_abstraction_mqx.h	/^typedef void *msg_queue_handler_t;$/;"	t
msg_queue_handler_t	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef msgq_ucosii*      msg_queue_handler_t;$/;"	t
msg_queue_handler_t	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef msg_queue_t* msg_queue_handler_t;$/;"	t
msg_queue_t	platform/osa/inc/fsl_os_abstraction_bm.h	/^}msg_queue_t;$/;"	t	typeref:struct:MsgQueue
msg_queue_t	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^typedef xQueueHandle  msg_queue_t;$/;"	t
msg_queue_t	platform/osa/inc/fsl_os_abstraction_mqx.h	/^typedef _mqx_max_type msg_queue_t;$/;"	t
msg_queue_t	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef msgq_ucosii       msg_queue_t;$/;"	t
msg_queue_t	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef msgq_struct_ucosiii msg_queue_t;$/;"	t
msgq_struct_ucosiii	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^} msgq_struct_ucosiii;$/;"	t	typeref:struct:MsgqUCOSIII
msgq_ucosii	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^} msgq_ucosii;$/;"	t	typeref:struct:MsgqUCOSII
msgs	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^    void     *msgs;   \/*!< Memory to save the messages                              *\/$/;"	m	struct:MsgqUCOSII
msgs	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^    void     *msgs;  \/*!< pointer to the memory where save the messages           *\/$/;"	m	struct:MsgqUCOSIII
mu	platform/CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that control filter coefficient updates. *\/$/;"	m	struct:__anon56
mu	platform/CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon53
mu	platform/CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon54
mu	platform/CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon58
mu	platform/CMSIS/Include/arm_math.h	/^    q31_t mu;             \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon57
mu	platform/CMSIS/Include/arm_math.h	/^    q31_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon55
mult32x64	platform/CMSIS/Include/arm_math.h	/^  static __INLINE q63_t mult32x64($/;"	f
multAcc_32x32_keep32	platform/CMSIS/Include/arm_math.h	7447;"	d
multAcc_32x32_keep32_R	platform/CMSIS/Include/arm_math.h	7435;"	d
multFactorMode	platform/drivers/inc/fsl_pdb_driver.h	/^    pdb_mult_factor_mode_t multFactorMode; \/*!< Select the multiplication factor for prescalar. *\/$/;"	m	struct:PdbUserConfig
multSub_32x32_keep32	platform/CMSIS/Include/arm_math.h	7451;"	d
multSub_32x32_keep32_R	platform/CMSIS/Include/arm_math.h	7439;"	d
mult_32x32_keep32	platform/CMSIS/Include/arm_math.h	7455;"	d
mult_32x32_keep32_R	platform/CMSIS/Include/arm_math.h	7443;"	d
multiGroupPtr	platform/drivers/inc/fsl_enet_driver.h	/^    enet_multicast_group_t *multiGroupPtr; \/*!< Multicast group chain*\/$/;"	m	struct:ENETDevIf
mutex_mqx	platform/osa/inc/fsl_os_abstraction_mqx.h	/^typedef struct mutex_mqx$/;"	s
mutex_t	platform/osa/inc/fsl_os_abstraction_bm.h	/^} mutex_t;$/;"	t	typeref:struct:Mutex
mutex_t	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^typedef xSemaphoreHandle mutex_t;$/;"	t
mutex_t	platform/osa/inc/fsl_os_abstraction_mqx.h	/^} mutex_t;$/;"	t	typeref:struct:mutex_mqx
mutex_t	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef OS_EVENT*         mutex_t;$/;"	t
mutex_t	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef OS_MUTEX mutex_t;$/;"	t
nFPROT0	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^nFPROT0         EQU     0x00$/;"	d
nFPROT1	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^nFPROT1         EQU     0x00$/;"	d
nFPROT2	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^nFPROT2         EQU     0x00$/;"	d
nFPROT3	platform/startup/MKL03Z4/arm/startup_MKL03Z4.s	/^nFPROT3         EQU     0x00$/;"	d
nPRIV	platform/CMSIS/Include/core_cm0plus.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon69::__anon70
nPRIV	platform/CMSIS/Include/core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon110::__anon111
nValues	platform/CMSIS/Include/arm_math.h	/^    uint32_t nValues;           \/**< nValues *\/$/;"	m	struct:__anon16
n_putchar	platform/utilities/src/print_scan.c	/^static int n_putchar(PUTCHAR_FUNC func_ptr, int chacter, void *p, int *max_count)$/;"	f	file:
n_putchar	platform/utilities/src/print_scan.c	135;"	d	file:
nanosecond	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t nanosecond; \/*!< Nanosecond*\/$/;"	m	struct:ENETMacPtpTime
nbyteOrCiterConfigurationError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t nbyteOrCiterConfigurationError : 1;    \/*!< NBYTES\/CITER configuration error *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
netIfPrivate	platform/drivers/inc/fsl_enet_driver.h	/^    void *netIfPrivate;  \/*!< For upper layer private structure*\/  $/;"	m	struct:ENETDevIf
next	platform/drivers/inc/fsl_enet_driver.h	/^    struct ENETDevIf *next; \/*!< Next device structure address*\/$/;"	m	struct:ENETDevIf	typeref:struct:ENETDevIf::ENETDevIf
next	platform/drivers/inc/fsl_enet_driver.h	/^    struct ENETMacPacketBuffer *next;  \/*!< Next pointer*\/$/;"	m	struct:ENETMacPacketBuffer	typeref:struct:ENETMacPacketBuffer::ENETMacPacketBuffer
next	platform/drivers/inc/fsl_enet_driver.h	/^    struct ENETMulticastGroup *next; \/*!< Pointer of the next group structure*\/$/;"	m	struct:ENETMulticastGroup	typeref:struct:ENETMulticastGroup::ENETMulticastGroup
next	platform/drivers/inc/fsl_mpu_driver.h	/^    struct MpuUserConfig  *next;        \/*!< pointer to the next structure *\/$/;"	m	struct:MpuUserConfig	typeref:struct:MpuUserConfig::MpuUserConfig
next	platform/osa/inc/fsl_os_abstraction_bm.h	/^    struct TaskControlBlock *next;          \/*!< Pointer to next task control block     *\/$/;"	m	struct:TaskControlBlock	typeref:struct:TaskControlBlock::TaskControlBlock
normalize	platform/CMSIS/Include/arm_math.h	/^    float32_t normalize;                \/**< normalizing factor. *\/$/;"	m	struct:__anon34
normalize	platform/CMSIS/Include/arm_math.h	/^    q15_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon36
normalize	platform/CMSIS/Include/arm_math.h	/^    q31_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon35
notHaltOnError	platform/drivers/inc/fsl_edma_driver.h	/^    bool notHaltOnError;$/;"	m	struct:EDMAUserConfig
notifyType	platform/system/inc/fsl_clock_manager.h	/^    clock_manager_notify_t notifyType; \/*!< Clock notification type.          *\/$/;"	m	struct:ClockNotifyStruct
notifyType	platform/system/inc/fsl_power_manager.h	/^    power_manager_notify_t notifyType; \/*!< Clock notification type.          *\/$/;"	m	struct:_power_notify_struct
nsac	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t nsac;                   \/*!< Data read access-time-2 in clock cycles (NSAC*100) [111:104] *\/$/;"	m	struct:SdCsd
nscn	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    tsi_n_consecutive_scans_t nscn;     \/*!< Number of scans. *\/$/;"	m	struct:TsiConfig
nscn	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    tsi_n_consecutive_scans_t nscn;     \/*!< Number of scans. *\/$/;"	m	struct:TsiConfig
ntohe	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	118;"	d
numCols	platform/CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon10
numCols	platform/CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon11
numCols	platform/CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon12
numCols	platform/CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon9
numCols	platform/CMSIS/Include/arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon17
numCols	platform/CMSIS/Include/arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon18
numCols	platform/CMSIS/Include/arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon19
numCols	platform/CMSIS/Include/arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon20
numRows	platform/CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon10
numRows	platform/CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon11
numRows	platform/CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon12
numRows	platform/CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon9
numRows	platform/CMSIS/Include/arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon17
numRows	platform/CMSIS/Include/arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon18
numRows	platform/CMSIS/Include/arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon19
numRows	platform/CMSIS/Include/arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon20
numStages	platform/CMSIS/Include/arm_math.h	/^    int8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon6
numStages	platform/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon47
numStages	platform/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon48
numStages	platform/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon50
numStages	platform/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon51
numStages	platform/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon52
numStages	platform/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                  \/**< number of filter stages. *\/$/;"	m	struct:__anon49
numStages	platform/CMSIS/Include/arm_math.h	/^    uint32_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon8
numStages	platform/CMSIS/Include/arm_math.h	/^    uint32_t numStages;      \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon7
numStages	platform/CMSIS/Include/arm_math.h	/^    uint8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon44
numStages	platform/CMSIS/Include/arm_math.h	/^    uint8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon45
numStages	platform/CMSIS/Include/arm_math.h	/^    uint8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon46
numStages	platform/CMSIS/Include/arm_math.h	/^    uint8_t numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon43
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;                   \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon39
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;               \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon37
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon59
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon60
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon61
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon62
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;           \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon38
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon3
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon4
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;        \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon2
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon56
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon57
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon5
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< Number of coefficients in the filter. *\/$/;"	m	struct:__anon58
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon53
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon54
numTaps	platform/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon55
num_id_filters	platform/drivers/inc/fsl_flexcan_driver.h	/^    flexcan_rx_fifo_id_filter_num_t num_id_filters; \/*!< The number of Rx FIFO ID filters needed*\/$/;"	m	struct:FLEXCANUserConfig
number	platform/osa/inc/fsl_os_abstraction_bm.h	/^    uint16_t               number;        \/*!< The number of messages in the queue      *\/$/;"	m	struct:MsgQueue
ocr	platform/composite/inc/fsl_sdcard_spi.h	/^    uint32_t ocr;                                       \/*!< OCR *\/$/;"	m	struct:SdSpiCard
ocr	platform/composite/inc/fsl_sdhc_card.h	/^    uint32_t ocr;                                       \/*!< OCR *\/$/;"	m	struct:SdhcCard
ocrSupported	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t ocrSupported;                          \/*!< Supported OCR *\/$/;"	m	struct:SdhcHostDevice
offset	platform/hal/inc/fsl_edma_hal.h	/^    uint32_t offset;            \/*!< Offset for minor loop mapping. *\/$/;"	m	struct:EDMAMinorLoopOffsetConfig
offsetMeasurementEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool offsetMeasurementEnable; \/*!< PGA runs in offset measurement mode. *\/$/;"	m	struct:Adc16PgaConfig
offsetValue	platform/drivers/inc/fsl_adc16_driver.h	/^    uint16_t offsetValue; \/*!< Offset error from correction value. *\/$/;"	m	struct:Adc16CalibrationParam
offsetValue	platform/drivers/inc/fsl_cadc_driver.h	/^    uint16_t offsetValue;   \/*!< Select sign change limit for hardware compare. *\/$/;"	m	struct:__anon126
oid	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint16_t oid;                   \/*!< OEM\/Application ID [119:104] *\/$/;"	m	struct:SdCid
onebyfftLen	platform/CMSIS/Include/arm_math.h	/^    float32_t onebyfftLen;                 \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon25
onebyfftLen	platform/CMSIS/Include/arm_math.h	/^    float32_t onebyfftLen;                 \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon26
opMode	platform/drivers/inc/fsl_tsi_driver.h	/^  tsi_modes_t                           opMode;             \/**< Storage of current operation mode. *\/$/;"	m	struct:TsiState
opModesData	platform/drivers/inc/fsl_tsi_driver.h	/^  tsi_operation_mode_t                  opModesData[tsi_OpModeCnt]; \/**< Data storage of individual operational modes. *\/$/;"	m	struct:TsiState
ops	platform/composite/inc/fsl_sdcard_spi.h	/^    struct SdSpiOps *ops;                   \/*!< SPI operating struct pointer *\/$/;"	m	struct:SdSpiDevice	typeref:struct:SdSpiDevice::SdSpiOps
ops	platform/composite/inc/fsl_soundcard.h	/^    audio_codec_operation_t *ops;\/*!< Operations. *\/$/;"	m	struct:AudioCodec
ops	platform/composite/inc/fsl_soundcard.h	/^    audio_ctrl_operation_t *ops;\/*!< Operations including initialization, configuration, etc.*\/$/;"	m	struct:AudioController
ops	platform/utilities/src/fsl_debug_console.c	/^    debug_console_ops_t ops;        \/*<! Operation function pointers for debug uart operations. *\/$/;"	m	struct:DebugConsoleState	file:
orOfAllError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t orOfAllError : 1;                      \/*!< Logical OR  all ERR status bits *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
osa_critical_section_mode_t	platform/osa/inc/fsl_os_abstraction.h	/^} osa_critical_section_mode_t;$/;"	t	typeref:enum:_osa_critical_section_mode_t
osa_event_clear_mode_t	platform/osa/inc/fsl_os_abstraction.h	/^} osa_event_clear_mode_t;$/;"	t	typeref:enum:_osa_event_clear_mode_t
osa_status_t	platform/osa/inc/fsl_os_abstraction.h	/^} osa_status_t;$/;"	t	typeref:enum:_osa_status_t
osc_capacitor_config_t	platform/hal/inc/fsl_osc_hal.h	/^} osc_capacitor_config_t;$/;"	t	typeref:enum:_osc_capacitor_config
oscerConfig	platform/system/inc/fsl_clock_manager.h	/^    oscer_config_t   oscerConfig;    \/*!< OSCERCLK configuration. *\/$/;"	m	struct:ClockUserConfig
oscer_config_kl03z4_t	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.h	/^} oscer_config_kl03z4_t;$/;"	t	typeref:struct:OscerConfig
oscsel	platform/system/inc/fsl_clock_manager.h	/^    mcg_oscsel_select_t oscsel;  \/*!< MCG_C7[OSCSEL].               *\/$/;"	m	struct:McgConfig
othertag	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t othertag;     \/*!< ENET 8021tag header type region*\/$/;"	m	struct:ENET8021vlanHeader
oui	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint8_t oui[3];            \/*!< OUI region*\/$/;"	m	struct:enet_8022_header
outputLogic	platform/drivers/inc/fsl_gpio_driver.h	/^    uint32_t outputLogic;               \/*!< Set default output logic.*\/$/;"	m	struct:GpioOutputPin
output_address	platform/composite/inc/fsl_soundcard.h	/^    uint8_t *output_address; \/*!< The output address *\/$/;"	m	struct:SoundcardState
output_compare_edge_mode	platform/hal/inc/fsl_ftm_hal.h	/^    ftm_output_compare_edge_mode_t output_compare_edge_mode;$/;"	m	union:_ftm_edge_mode_t
output_curbuff	platform/composite/inc/fsl_soundcard.h	/^    uint8_t*   output_curbuff; \/*!< Buffer output address. *\/$/;"	m	struct:Audio_Buffer
output_index	platform/composite/inc/fsl_soundcard.h	/^    uint8_t    output_index; \/*!< Buffer output block index. *\/$/;"	m	struct:Audio_Buffer
owner	platform/osa/inc/fsl_os_abstraction_mqx.h	/^    _task_id owner;     \/*!< Task who locks this mutex. *\/$/;"	m	struct:mutex_mqx
pBitRevTable	platform/CMSIS/Include/arm_math.h	/^    const uint16_t *pBitRevTable;      \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon27
pBitRevTable	platform/CMSIS/Include/arm_math.h	/^    const uint16_t *pBitRevTable;      \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon28
pBitRevTable	platform/CMSIS/Include/arm_math.h	/^    const uint16_t *pBitRevTable;      \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon29
pBitRevTable	platform/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;            \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon25
pBitRevTable	platform/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;            \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon26
pBitRevTable	platform/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon21
pBitRevTable	platform/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon22
pBitRevTable	platform/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon23
pBitRevTable	platform/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon24
pCallBackFunc	platform/drivers/inc/fsl_tsi_driver.h	/^    tsi_callback_t                      pCallBackFunc;  \/**< A pointer to call back function of end of mesurement. *\/$/;"	m	struct:TsiUserConfig
pCallBackFunc	platform/drivers/inc/fsl_tsi_driver.h	/^  tsi_callback_t                        pCallBackFunc;      \/**< A pointer to call back function of end of measurement. *\/$/;"	m	struct:TsiState
pCfft	platform/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon32
pCfft	platform/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon34
pCfft	platform/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon36
pCfft	platform/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon35
pCfft	platform/CMSIS/Include/arm_math.h	/^    const arm_cfft_instance_q15 *pCfft;       \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon30
pCfft	platform/CMSIS/Include/arm_math.h	/^    const arm_cfft_instance_q31 *pCfft;         \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon31
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon49
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon39
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;             \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon42
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon59
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;         \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon8
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon44
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon45
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon5
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon56
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;  \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon53
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    float64_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon46
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon47
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon37
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                 \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon40
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon61
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon6
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon3
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon58
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon54
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon48
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon41
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon60
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;              \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon38
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon4
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon7
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon43
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon57
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon55
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;                \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon62
pCoeffs	platform/CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon2
pCosFactor	platform/CMSIS/Include/arm_math.h	/^    float32_t *pCosFactor;              \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon34
pCosFactor	platform/CMSIS/Include/arm_math.h	/^    q15_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon36
pCosFactor	platform/CMSIS/Include/arm_math.h	/^    q31_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon35
pDEFLASHPARTITION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pDEFLASHPARTITION) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pDFLASHGETPROTECTION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pDFLASHGETPROTECTION) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pDFLASHSETPROTECTION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pDFLASHSETPROTECTION) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pData	platform/CMSIS/Include/arm_math.h	/^    float32_t *pData;     \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon9
pData	platform/CMSIS/Include/arm_math.h	/^    float32_t *pData;   \/**< points to the data table. *\/$/;"	m	struct:__anon17
pData	platform/CMSIS/Include/arm_math.h	/^    float64_t *pData;     \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon10
pData	platform/CMSIS/Include/arm_math.h	/^    q15_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon11
pData	platform/CMSIS/Include/arm_math.h	/^    q15_t *pData;       \/**< points to the data table. *\/$/;"	m	struct:__anon19
pData	platform/CMSIS/Include/arm_math.h	/^    q31_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon12
pData	platform/CMSIS/Include/arm_math.h	/^    q31_t *pData;       \/**< points to the data table. *\/$/;"	m	struct:__anon18
pData	platform/CMSIS/Include/arm_math.h	/^    q7_t *pData;                \/**< points to the data table. *\/$/;"	m	struct:__anon20
pEEEWRITE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pEEEWRITE) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pEERAMGETPROTECTION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pEERAMGETPROTECTION) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pEERAMSETPROTECTION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pEERAMSETPROTECTION) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHCHECKSUM	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHCHECKSUM) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHCOMMANDSEQUENCE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHCOMMANDSEQUENCE) (PFLASH_SSD_CONFIG pSSDConfig);$/;"	t
pFLASHERASEALLBLOCK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHERASEALLBLOCK) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHERASEBLOCK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHERASEBLOCK) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHERASERESUME	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHERASERESUME) (PFLASH_SSD_CONFIG pSSDConfig);$/;"	t
pFLASHERASESECTOR	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHERASESECTOR) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHERASESUSPEND	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHERASESUSPEND) (PFLASH_SSD_CONFIG pSSDConfig);$/;"	t
pFLASHGETSECURITYSTATE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHGETSECURITYSTATE) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHINIT	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHINIT) (PFLASH_SSD_CONFIG pSSDConfig);$/;"	t
pFLASHPROGRAM	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHPROGRAM) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHPROGRAMCHECK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHPROGRAMCHECK) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHPROGRAMONCE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHPROGRAMONCE) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHPROGRAMSECTION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHPROGRAMSECTION) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHREADONCE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHREADONCE) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHREADRESOURCE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHREADRESOURCE) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHSECURITYBYPASS	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHSECURITYBYPASS) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHSWAP	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHSWAP)(PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHVERIFYALLBLOCK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHVERIFYALLBLOCK) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHVERIFYBLOCK	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHVERIFYBLOCK) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pFLASHVERIFYSECTION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pFLASHVERIFYSECTION) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pGroup	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^    OS_FLAG_GRP            *pGroup;     \/*!< Pointer to µCOS-II's event entity *\/$/;"	m	struct:EventUCOSII
pMem	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^    OS_MEM   *pMem;   \/*!< Pointer to memory where save the messages                *\/$/;"	m	struct:MsgqUCOSII
pPFLASHGETPROTECTION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pPFLASHGETPROTECTION) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pPFLASHSETPROTECTION	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pPFLASHSETPROTECTION) (PFLASH_SSD_CONFIG  pSSDConfig, \\$/;"	t
pPFLASHSWAPCTRL	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pPFLASHSWAPCTRL) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pQueue	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^    OS_EVENT *pQueue; \/*!< Pointer to the queue                                     *\/$/;"	m	struct:MsgqUCOSII
pRfft	platform/CMSIS/Include/arm_math.h	/^    arm_rfft_instance_f32 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon34
pRfft	platform/CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q15 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon36
pRfft	platform/CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q31 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon35
pSETEEEENABLE	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef uint32_t (*pSETEEEENABLE) (PFLASH_SSD_CONFIG pSSDConfig, \\$/;"	t
pState	platform/CMSIS/Include/arm_math.h	/^    float32_t *pState;                          \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon52
pState	platform/CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon49
pState	platform/CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon39
pState	platform/CMSIS/Include/arm_math.h	/^    float32_t *pState;              \/**< points to the state variable array. The array is of length phaseLength+numTaps-1. *\/$/;"	m	struct:__anon42
pState	platform/CMSIS/Include/arm_math.h	/^    float32_t *pState;            \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon59
pState	platform/CMSIS/Include/arm_math.h	/^    float32_t *pState;          \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon8
pState	platform/CMSIS/Include/arm_math.h	/^    float32_t *pState;         \/**< points to the array of state coefficients.  The array is of length 2*numStages. *\/$/;"	m	struct:__anon44
pState	platform/CMSIS/Include/arm_math.h	/^    float32_t *pState;         \/**< points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon45
pState	platform/CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon5
pState	platform/CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon56
pState	platform/CMSIS/Include/arm_math.h	/^    float32_t *pState;   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon53
pState	platform/CMSIS/Include/arm_math.h	/^    float64_t *pState;         \/**< points to the array of state coefficients.  The array is of length 2*numStages. *\/$/;"	m	struct:__anon46
pState	platform/CMSIS/Include/arm_math.h	/^    q15_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon47
pState	platform/CMSIS/Include/arm_math.h	/^    q15_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon50
pState	platform/CMSIS/Include/arm_math.h	/^    q15_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon37
pState	platform/CMSIS/Include/arm_math.h	/^    q15_t *pState;                  \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon40
pState	platform/CMSIS/Include/arm_math.h	/^    q15_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon61
pState	platform/CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon6
pState	platform/CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon3
pState	platform/CMSIS/Include/arm_math.h	/^    q15_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon58
pState	platform/CMSIS/Include/arm_math.h	/^    q15_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon54
pState	platform/CMSIS/Include/arm_math.h	/^    q31_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon48
pState	platform/CMSIS/Include/arm_math.h	/^    q31_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon51
pState	platform/CMSIS/Include/arm_math.h	/^    q31_t *pState;                   \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon41
pState	platform/CMSIS/Include/arm_math.h	/^    q31_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon60
pState	platform/CMSIS/Include/arm_math.h	/^    q31_t *pState;               \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon38
pState	platform/CMSIS/Include/arm_math.h	/^    q31_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon4
pState	platform/CMSIS/Include/arm_math.h	/^    q31_t *pState;           \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon7
pState	platform/CMSIS/Include/arm_math.h	/^    q31_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon57
pState	platform/CMSIS/Include/arm_math.h	/^    q31_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon55
pState	platform/CMSIS/Include/arm_math.h	/^    q63_t *pState;           \/**< points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon43
pState	platform/CMSIS/Include/arm_math.h	/^    q7_t *pState;                 \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon62
pState	platform/CMSIS/Include/arm_math.h	/^    q7_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon2
pTapDelay	platform/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon59
pTapDelay	platform/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon60
pTapDelay	platform/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon61
pTapDelay	platform/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon62
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    const float32_t *pTwiddle;         \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon29
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    const q15_t *pTwiddle;             \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon27
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    const q31_t *pTwiddle;             \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon28
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddle;                \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon34
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddle;               \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon25
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddle;               \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon26
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    q15_t *pTwiddle;                     \/**< points to the Sin twiddle factor table. *\/$/;"	m	struct:__anon21
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    q15_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon36
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    q15_t *pTwiddle;                 \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon22
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    q31_t *pTwiddle;                     \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon23
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    q31_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon35
pTwiddle	platform/CMSIS/Include/arm_math.h	/^    q31_t *pTwiddle;                 \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon24
pTwiddleAReal	platform/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleAReal;                   \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon32
pTwiddleAReal	platform/CMSIS/Include/arm_math.h	/^    q15_t *pTwiddleAReal;                     \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon30
pTwiddleAReal	platform/CMSIS/Include/arm_math.h	/^    q31_t *pTwiddleAReal;                       \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon31
pTwiddleBReal	platform/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleBReal;                   \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon32
pTwiddleBReal	platform/CMSIS/Include/arm_math.h	/^    q15_t *pTwiddleBReal;                     \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon30
pTwiddleBReal	platform/CMSIS/Include/arm_math.h	/^    q31_t *pTwiddleBReal;                       \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon31
pTwiddleRFFT	platform/CMSIS/Include/arm_math.h	/^	float32_t * pTwiddleRFFT;					\/**< Twiddle factors real stage  *\/$/;"	m	struct:__anon33
pYData	platform/CMSIS/Include/arm_math.h	/^    float32_t *pYData;          \/**< pointer to the table of Y values *\/$/;"	m	struct:__anon16
p_func	platform/osa/inc/fsl_os_abstraction_bm.h	/^    task_t p_func;                          \/*!< Task's entry                           *\/$/;"	m	struct:TaskControlBlock
packbuffer	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static pcb_queue  packbuffer[HW_ENET_INSTANCE_COUNT];$/;"	v	file:
packet	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t packet[kEnetMaxFrameVlanSize]; \/*!< Buffer for ptpv2 message*\/$/;"	m	struct:ENETMacPtpL2buffer
parallelSimultModeEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool parallelSimultModeEnable; \/*!< Parallel scans done simultaneously enable. *\/$/;"	m	struct:__anon123
param	platform/osa/inc/fsl_os_abstraction_bm.h	/^    task_param_t  param;                    \/*!< Task's parameter                       *\/$/;"	m	struct:TaskControlBlock
parameter	platform/drivers/inc/fsl_dma_driver.h	/^    void *parameter;            \/*!< Parameter for the callback function *\/$/;"	m	struct:DmaChannel
parameter	platform/drivers/inc/fsl_edma_driver.h	/^    void *parameter;                \/*!< Parameter for the callback function pointer. *\/$/;"	m	struct:EDMAChnState
parityMode	platform/drivers/inc/fsl_lpsci_driver.h	/^    lpsci_parity_mode_t parityMode;     \/*!< parity mode, disabled (default), even, odd *\/$/;"	m	struct:LpsciUserConfig
parityMode	platform/drivers/inc/fsl_lpuart_driver.h	/^    lpuart_parity_mode_t parityMode;     \/*!< parity mode, disabled (default), even, odd *\/$/;"	m	struct:LpuartUserConfig
parityMode	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    lpuart_parity_mode_t parityMode;     \/*!< parity mode, disabled (default), even, odd *\/$/;"	m	struct:LpuartEdmaUserConfig
parityMode	platform/drivers/inc/fsl_uart_driver.h	/^    uart_parity_mode_t parityMode;      \/*!< parity mode, disabled (default), even, odd *\/$/;"	m	struct:UartUserConfig
parityMode	platform/drivers/inc/fsl_uart_edma_driver.h	/^    uart_parity_mode_t parityMode;      \/*!< parity mode, disabled (default), even, odd *\/$/;"	m	struct:UartEdmaUserConfig
passThroughEnable	platform/drivers/inc/fsl_cmp_driver.h	/^    bool passThroughEnable;  \/*!< Enable using pass through mode. *\/$/;"	m	struct:CmpUserConfig
pauseDuration	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t pauseDuration;          \/*!< Pause duration, should be set when kEnetRxFlowControlEnable is set*\/$/;"	m	struct:ENETMacConfig
payloadCheckSum	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  payloadCheckSum;  \/*!< Internal payload checksum*\/$/;"	m	struct:ENETBdStruct
pcbHead	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    PCB *pcbHead;     \/*!< PCB buffer head*\/$/;"	m	struct:pcb_queue
pcbPtr	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static PCB2 *pcbPtr[HW_ENET_INSTANCE_COUNT];$/;"	v	file:
pcbTail	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    PCB *pcbTail;     \/*!< PCB buffer tail*\/$/;"	m	struct:pcb_queue
pcb_queue	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^typedef struct pcb_queue$/;"	s
pcb_queue	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^}pcb_queue;$/;"	t	typeref:struct:pcb_queue
pcsPolarity	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    dspi_pcs_polarity_config_t pcsPolarity;  \/*!< Peripheral Chip Select (pcs) polarity setting.*\/$/;"	m	struct:DspiEdmaMasterUserConfig
pcsPolarity	platform/drivers/inc/fsl_dspi_master_driver.h	/^    dspi_pcs_polarity_config_t pcsPolarity;  \/*!< Peripheral Chip Select (pcs) polarity setting.*\/$/;"	m	struct:DspiMasterUserConfig
pdbModulusValue	platform/drivers/inc/fsl_pdb_driver.h	/^    uint32_t pdbModulusValue; \/*!< Set the value for PDB counter's modulus. *\/$/;"	m	struct:PdbUserConfig
pdb_adc_pre_trigger_config_t	platform/drivers/inc/fsl_pdb_driver.h	/^} pdb_adc_pre_trigger_config_t;$/;"	t	typeref:struct:PdbAdcPreTriggerConfig
pdb_adc_pre_trigger_flag_t	platform/drivers/inc/fsl_pdb_driver.h	/^} pdb_adc_pre_trigger_flag_t;$/;"	t	typeref:enum:_pdb_adc_pre_trigger_flag
pdb_clk_prescaler_div_mode_t	platform/hal/inc/fsl_pdb_hal.h	/^} pdb_clk_prescaler_div_mode_t;$/;"	t	typeref:enum:_pdb_clk_prescaler_div_mode
pdb_dac_trigger_config_t	platform/drivers/inc/fsl_pdb_driver.h	/^} pdb_dac_trigger_config_t;$/;"	t	typeref:struct:PdbDacTriggerConfig
pdb_load_mode_t	platform/hal/inc/fsl_pdb_hal.h	/^} pdb_load_mode_t;$/;"	t	typeref:enum:_pdb_load_mode
pdb_mult_factor_mode_t	platform/hal/inc/fsl_pdb_hal.h	/^} pdb_mult_factor_mode_t;$/;"	t	typeref:enum:_pdb_mult_factor_mode
pdb_pulse_out_trigger_config_t	platform/drivers/inc/fsl_pdb_driver.h	/^} pdb_pulse_out_trigger_config_t;$/;"	t	typeref:struct:PdbPulseOutTriggerConfig
pdb_status_t	platform/hal/inc/fsl_pdb_hal.h	/^} pdb_status_t;$/;"	t	typeref:enum:_pdb_status
pdb_trigger_src_mode_t	platform/hal/inc/fsl_pdb_hal.h	/^} pdb_trigger_src_mode_t;$/;"	t	typeref:enum:_pdb_trigger_src_mode
pdb_user_config_t	platform/drivers/inc/fsl_pdb_driver.h	/^} pdb_user_config_t;$/;"	t	typeref:struct:PdbUserConfig
period	platform/hal/inc/fsl_enet_hal.h	/^    uint32_t period;            \/*!< Timer period for generate interrupt event  *\/$/;"	m	struct:ENETConfigPtpTimer
periodUs	platform/drivers/inc/fsl_pit_driver.h	/^    uint32_t periodUs;        \/*!< Timer period in unit of microseconds*\/$/;"	m	struct:PitUserConfig
phase	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    spi_clock_phase_t phase;$/;"	m	struct:SpiDmaUserConfig
phase	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    spi_clock_phase_t phase;                    \/*!< Clock phase setting. *\/$/;"	m	struct:SPIDmaSlaveUserConfig
phase	platform/drivers/inc/fsl_spi_master_driver.h	/^    spi_clock_phase_t phase;$/;"	m	struct:SPIUserConfig
phase	platform/drivers/inc/fsl_spi_slave_driver.h	/^    spi_clock_phase_t phase;                    \/*!< Clock phase setting. *\/$/;"	m	struct:SPISlaveUserConfig
phaseLength	platform/CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon40
phaseLength	platform/CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon41
phaseLength	platform/CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;          \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon42
phyAddr	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t phyAddr;        \/*!< PHY address connected to this device*\/$/;"	m	struct:ENETDevIf
pinName	platform/drivers/inc/fsl_gpio_driver.h	/^    uint32_t pinName;        \/*!< Virtual pin name from enumeration defined by the user.*\/$/;"	m	struct:GpioInputPinUserConfig
pinName	platform/drivers/inc/fsl_gpio_driver.h	/^    uint32_t pinName;        \/*!< Virtual pin name from enumeration defined by the user.*\/$/;"	m	struct:GpioOutputPinUserConfig
pinNumber	platform/hal/inc/fsl_llwu_hal.h	/^    llwu_wakeup_pin_t           pinNumber;          \/* pin number *\/$/;"	m	struct:_llwu_external_pin_filter_mode
pinPolarity	platform/drivers/inc/fsl_lptmr_driver.h	/^    lptmr_pin_polarity_t pinPolarity; \/*!< LPTMR pulse input pin polarity *\/$/;"	m	struct:LptmrUserConfig
pinSelect	platform/drivers/inc/fsl_lptmr_driver.h	/^    lptmr_pin_select_t pinSelect; \/*!< LPTMR pulse input pin select *\/$/;"	m	struct:LptmrUserConfig
pinoutEnable	platform/drivers/inc/fsl_cmp_driver.h	/^    bool pinoutEnable; \/*!< Enable outputting the CMPO to pin. *\/$/;"	m	struct:CmpUserConfig
pinoutUnfilteredEnable	platform/drivers/inc/fsl_cmp_driver.h	/^    bool pinoutUnfilteredEnable; \/*!< Enable outputting unfiltered result to CMPO. *\/$/;"	m	struct:CmpUserConfig
pitIsrCallbackTable	platform/drivers/src/pit/fsl_pit_irq.c	/^static pit_isr_callback_t pitIsrCallbackTable[HW_PIT_INSTANCE_COUNT][FSL_FEATURE_PIT_TIMER_COUNT] = {{NULL}};$/;"	v	file:
pit_isr_callback_t	platform/drivers/inc/fsl_pit_driver.h	/^typedef void (*pit_isr_callback_t)(uint32_t channel);$/;"	t
pit_user_config_t	platform/drivers/inc/fsl_pit_driver.h	/^} pit_user_config_t;$/;"	t	typeref:struct:PitUserConfig
pkCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pkCoeffs;                        \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon52
pkCoeffs	platform/CMSIS/Include/arm_math.h	/^    q15_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon50
pkCoeffs	platform/CMSIS/Include/arm_math.h	/^    q31_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon51
pll0Enable	platform/system/inc/fsl_clock_manager.h	/^    bool pll0Enable;             \/*!< PLL0 enable.                  *\/$/;"	m	struct:McgConfig
pll0EnableInStop	platform/system/inc/fsl_clock_manager.h	/^    bool pll0EnableInStop;       \/*!< PLL0 enable in stop mode.     *\/$/;"	m	struct:McgConfig
pll1Enable	platform/system/inc/fsl_clock_manager.h	/^    bool pll1Enable;             \/*!< PLL1 enable.                  *\/$/;"	m	struct:McgConfig
pll2EnableInStop	platform/system/inc/fsl_clock_manager.h	/^    bool pll2EnableInStop;       \/*!< PLL1 enable in stop mode.     *\/$/;"	m	struct:McgConfig
pllcs	platform/system/inc/fsl_clock_manager.h	/^    mcg_pll_clk_select_t pllcs;  \/*!< MCG_C11[PLLCS].               *\/$/;"	m	struct:McgConfig
plusChnMux	platform/drivers/inc/fsl_cmp_driver.h	/^    cmp_chn_mux_mode_t plusChnMux; \/*!< Set the Plus side input to comparator. *\/$/;"	m	struct:CmpUserConfig
plusSideGainValue	platform/drivers/inc/fsl_adc16_driver.h	/^    uint16_t plusSideGainValue; \/*!< Plus-side gain value. *\/$/;"	m	struct:Adc16CalibrationParam
pmc_int_select_t	platform/hal/inc/fsl_pmc_hal.h	/^} pmc_int_select_t;$/;"	t	typeref:enum:_pmc_int_select
pmc_low_volt_detect_volt_select_t	platform/hal/inc/fsl_pmc_hal.h	/^} pmc_low_volt_detect_volt_select_t;$/;"	t	typeref:enum:_pmc_low_volt_detect_volt_select
pmc_low_volt_warn_volt_select_t	platform/hal/inc/fsl_pmc_hal.h	/^} pmc_low_volt_warn_volt_select_t;$/;"	t	typeref:enum:_pmc_low_volt_warn_volt_select
pnm	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t pnm[6];                 \/*!< Product name [103:64] *\/$/;"	m	struct:SdCid
polarity	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    spi_clock_polarity_t polarity;$/;"	m	struct:SpiDmaUserConfig
polarity	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    spi_clock_polarity_t polarity;              \/*!< Clock polarity setting.*\/$/;"	m	struct:SPIDmaSlaveUserConfig
polarity	platform/drivers/inc/fsl_spi_master_driver.h	/^    spi_clock_polarity_t polarity;$/;"	m	struct:SPIUserConfig
polarity	platform/drivers/inc/fsl_spi_slave_driver.h	/^    spi_clock_polarity_t polarity;              \/*!< Clock polarity setting.*\/$/;"	m	struct:SPISlaveUserConfig
policy	platform/system/inc/fsl_clock_manager.h	/^    clock_manager_policy_t policy;     \/*!< Clock transition policy.          *\/$/;"	m	struct:ClockNotifyStruct
policy	platform/system/inc/fsl_power_manager.h	/^    power_manager_policy_t policy;     \/*!< Clock transition policy.          *\/$/;"	m	struct:_power_notify_struct
polynomial	platform/drivers/inc/fsl_crc_driver.h	/^    uint32_t polynomial;            \/*!< Value of the polynomial for the CRC calculation *\/$/;"	m	struct:_crc_user_config
porOption	platform/hal/inc/fsl_smc_hal.h	/^    bool                porOption;          \/*!< If POR option is needed *\/$/;"	m	struct:_smc_power_mode_config
porOptionValue	platform/hal/inc/fsl_smc_hal.h	/^    smc_por_option_t    porOptionValue;     \/*!< POR option(enum), see smc_por_option_t *\/$/;"	m	struct:_smc_power_mode_config
portGateTable	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^static sim_clock_gate_name_t portGateTable[] =$/;"	v	file:
port_digital_filter_clock_source_t	platform/hal/inc/fsl_port_hal.h	/^} port_digital_filter_clock_source_t;$/;"	t	typeref:enum:_port_digital_filter_clock_source
port_drive_strength_t	platform/hal/inc/fsl_port_hal.h	/^} port_drive_strength_t;$/;"	t	typeref:enum:_port_drive_strength
port_interrupt_config_t	platform/hal/inc/fsl_port_hal.h	/^} port_interrupt_config_t;$/;"	t	typeref:enum:_port_interrupt_config
port_mux_t	platform/hal/inc/fsl_port_hal.h	/^} port_mux_t;$/;"	t	typeref:enum:_port_mux
port_pull_t	platform/hal/inc/fsl_port_hal.h	/^} port_pull_t;$/;"	t	typeref:enum:_port_pull
port_slew_rate_t	platform/hal/inc/fsl_port_hal.h	/^} port_slew_rate_t;$/;"	t	typeref:enum:_port_slew_rate
postShift	platform/CMSIS/Include/arm_math.h	/^    int8_t postShift;         \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon6
postShift	platform/CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon54
postShift	platform/CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon55
postShift	platform/CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon7
postShift	platform/CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon43
postShift	platform/CMSIS/Include/arm_math.h	/^    uint8_t postShift;    \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon57
postShift	platform/CMSIS/Include/arm_math.h	/^    uint8_t postShift;   \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon58
powerMode	platform/drivers/inc/fsl_sdhc_driver.h	/^    sdhc_power_mode_t powerMode;                    \/*!< Current power mode *\/$/;"	m	struct:SdhcHostDevice
powerModeName	platform/hal/inc/fsl_smc_hal.h	/^    power_modes_t       powerModeName;      \/*!< Power mode(enum), see power_modes_t *\/$/;"	m	struct:_smc_power_mode_config
powerOnEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool powerOnEnable;      \/*!< Disable manual power down for converter. *\/$/;"	m	struct:__anon124
powerOnResetDetectionOption	platform/system/inc/fsl_power_manager.h	/^    bool powerOnResetDetectionOption;$/;"	m	struct:_power_manager_mode_user_config
powerOnResetDetectionValue	platform/system/inc/fsl_power_manager.h	/^    smc_por_option_t powerOnResetDetectionValue;$/;"	m	struct:_power_manager_mode_user_config
powerUpDelayCount	platform/drivers/inc/fsl_cadc_driver.h	/^    uint16_t powerUpDelayCount; \/*!< Power up delay. *\/$/;"	m	struct:__anon123
power_manager_callback_data_t	platform/system/inc/fsl_power_manager.h	/^typedef void power_manager_callback_data_t;$/;"	t
power_manager_callback_t	platform/system/inc/fsl_power_manager.h	/^typedef power_manager_error_code_t (* power_manager_callback_t)($/;"	t
power_manager_callback_type_t	platform/system/inc/fsl_power_manager.h	/^} power_manager_callback_type_t;$/;"	t	typeref:enum:_power_manager_callback_type
power_manager_callback_user_config_t	platform/system/inc/fsl_power_manager.h	/^} power_manager_callback_user_config_t;$/;"	t	typeref:struct:_power_manager_callback_user_config
power_manager_error_code_t	platform/system/inc/fsl_power_manager.h	/^} power_manager_error_code_t;$/;"	t	typeref:enum:_power_manager_error_code
power_manager_modes_t	platform/system/inc/fsl_power_manager.h	/^} power_manager_modes_t;$/;"	t	typeref:enum:_power_manager_modes
power_manager_notify_struct_t	platform/system/inc/fsl_power_manager.h	/^} power_manager_notify_struct_t;$/;"	t	typeref:struct:_power_notify_struct
power_manager_notify_t	platform/system/inc/fsl_power_manager.h	/^} power_manager_notify_t;$/;"	t	typeref:enum:_power_manager_notify
power_manager_policy_t	platform/system/inc/fsl_power_manager.h	/^} power_manager_policy_t;$/;"	t	typeref:enum:_power_manager_policy
power_manager_state_t	platform/system/inc/fsl_power_manager.h	/^} power_manager_state_t;$/;"	t	typeref:struct:_power_manager_state
power_manager_user_config_t	platform/system/inc/fsl_power_manager.h	/^} power_manager_user_config_t;$/;"	t	typeref:struct:_power_manager_mode_user_config
power_mode_stat_t	platform/hal/inc/fsl_smc_hal.h	/^} power_mode_stat_t;$/;"	t	typeref:enum:_power_mode_stat
power_modes_protect_t	platform/hal/inc/fsl_smc_hal.h	/^} power_modes_protect_t;$/;"	t	typeref:enum:_power_modes_protect
power_modes_t	platform/hal/inc/fsl_smc_hal.h	/^} power_modes_t;$/;"	t	typeref:enum:_power_modes
power_wakeup_module_t	platform/system/src/power/fsl_power_manager_common.h	/^} power_wakeup_module_t;$/;"	t	typeref:enum:_power_wakeup_module
power_wakeup_pin_t	platform/system/src/power/fsl_power_manager_common.h	/^} power_wakeup_pin_t;$/;"	t	typeref:enum:_power_wakeup_pin
power_wakeup_pin_t	platform/system/src/power/fsl_power_manager_common.h	/^}power_wakeup_pin_t;$/;"	t	typeref:enum:_power_wakeup_pin
prdiv0	platform/system/inc/fsl_clock_manager.h	/^    uint8_t prdiv0;              \/*!< PRDIV0.                       *\/$/;"	m	struct:McgConfig
prdiv1	platform/system/inc/fsl_clock_manager.h	/^    uint8_t prdiv1;              \/*!< PRDIV1.                       *\/$/;"	m	struct:McgConfig
preTriggerOutEnable	platform/drivers/inc/fsl_pdb_driver.h	/^    bool preTriggerOutEnable; \/*!< Switch to enable trigger out the pre-channel. *\/$/;"	m	struct:PdbAdcPreTriggerConfig
pre_divider	platform/hal/inc/fsl_flexcan_hal.h	/^    uint32_t pre_divider; \/*!< Clock pre divider*\/$/;"	m	struct:FLEXCANTimeSegment
prescaleDivisor	platform/hal/inc/fsl_dspi_hal.h	/^    uint32_t prescaleDivisor;     \/*!< Baud Rate Pre-scalar parameter setting*\/$/;"	m	struct:DspiBaudRateDivisors
prescalerClockHz	platform/drivers/inc/fsl_lptmr_driver.h	/^     uint32_t prescalerClockHz;$/;"	m	struct:LptmrState
prescalerClockSource	platform/drivers/inc/fsl_lptmr_driver.h	/^    clock_lptmr_src_t prescalerClockSource; \/*!< LPTMR clock source *\/$/;"	m	struct:LptmrUserConfig
prescalerEnable	platform/drivers/inc/fsl_lptmr_driver.h	/^    bool  prescalerEnable; \/*!< Prescaler enable configure. True means enable prescaler *\/$/;"	m	struct:LptmrUserConfig
prescalerValue	platform/drivers/inc/fsl_lptmr_driver.h	/^    lptmr_prescaler_value_t prescalerValue; \/*!< Prescaler value *\/$/;"	m	struct:LptmrUserConfig
prev	platform/osa/inc/fsl_os_abstraction_bm.h	/^    struct TaskControlBlock *prev;          \/*!< Pointer to previous task control block *\/$/;"	m	struct:TaskControlBlock	typeref:struct:TaskControlBlock::TaskControlBlock
privatePtp	platform/drivers/inc/fsl_enet_driver.h	/^    enet_private_ptp_buffer_t privatePtp;\/*!< PTP private buffer*\/$/;"	m	struct:ENETDevIf
processed	platform/composite/inc/fsl_soundcard.h	/^    uint32_t   processed;\/*!< Data which is  put into the FIFO.$/;"	m	struct:Audio_Buffer
propseg	platform/hal/inc/fsl_flexcan_hal.h	/^    uint32_t propseg;     \/*!< Propagation segment*\/$/;"	m	struct:FLEXCANTimeSegment
protocalTyte	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t   protocalTyte;     \/*!< Protocol type*\/$/;"	m	struct:ENETBdStruct
protocol	platform/drivers/inc/fsl_sai_driver.h	/^    sai_protocol_t           protocol;\/*!< I2S left, I2S right or I2S type. *\/$/;"	m	struct:SaiUserConfig
prv	platform/drivers/inc/fsl_enet_driver.h	/^    struct ENETMulticastGroup *prv;  \/*!< Pointer of the previous structure*\/$/;"	m	struct:ENETMulticastGroup	typeref:struct:ENETMulticastGroup::ENETMulticastGroup
prv	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t prv;                 \/*!< Product revision [63:56] *\/$/;"	m	struct:SdCid
ps	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    tsi_electrode_osc_prescaler_t ps;       \/*!< Prescaler *\/$/;"	m	struct:TsiConfig
ps	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    tsi_electrode_osc_prescaler_t ps;       \/*!< Prescaler *\/$/;"	m	struct:TsiConfig
pseg1	platform/hal/inc/fsl_flexcan_hal.h	/^    uint32_t pseg1;       \/*!< Phase segment 1*\/$/;"	m	struct:FLEXCANTimeSegment
pseg2	platform/hal/inc/fsl_flexcan_hal.h	/^    uint32_t pseg2;       \/*!< Phase segment 2*\/$/;"	m	struct:FLEXCANTimeSegment
psn	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint32_t psn;                   \/*!< Product serial number [55:24] *\/$/;"	m	struct:SdCid
pstopOption	platform/hal/inc/fsl_smc_hal.h	/^    bool                pstopOption;        \/*!< If PSTOPO option is needed *\/$/;"	m	struct:_smc_power_mode_config
pstopOptionValue	platform/hal/inc/fsl_smc_hal.h	/^    smc_pstop_option_t  pstopOptionValue;   \/*!< PSTOPO option(enum), see smc_por_option_t *\/$/;"	m	struct:_smc_power_mode_config
ptpMsg	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t *ptpMsg;     \/*!< PTP message*\/$/;"	m	struct:ENETMacPtpL2packet
ptpTsDataPtr	platform/drivers/inc/fsl_enet_driver.h	/^    enet_mac_ptp_ts_data_t *ptpTsDataPtr;\/*!< PTP message data structure*\/$/;"	m	struct:ENETMacPtpTsRing
ptpTsRxBuffNum	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t ptpTsRxBuffNum;      \/*!< Receive 1588 timestamp buffer number*\/$/;"	m	struct:ENETBuffConfig
ptpTsRxData	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static enet_mac_ptp_ts_data_t ptpTsRxData[ENET_PTP_RXTS_RING_LEN];$/;"	v	file:
ptpTsRxDataPtr	platform/drivers/inc/fsl_enet_driver.h	/^    enet_mac_ptp_ts_data_t *ptpTsRxDataPtr; \/*!< 1588 timestamp receive buffer pointer*\/$/;"	m	struct:ENETBuffConfig
ptpTsTxBuffNum	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t ptpTsTxBuffNum;     \/*!< Transmit 1588 timestamp buffer number*\/$/;"	m	struct:ENETBuffConfig
ptpTsTxData	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static enet_mac_ptp_ts_data_t ptpTsTxData[ENET_PTP_TXTS_RING_LEN];$/;"	v	file:
ptpTsTxDataPtr	platform/drivers/inc/fsl_enet_driver.h	/^    enet_mac_ptp_ts_data_t *ptpTsTxDataPtr; \/*!< 1588 timestamp transmit buffer pointer*\/$/;"	m	struct:ENETBuffConfig
pullSelect	platform/drivers/inc/fsl_gpio_driver.h	/^    port_pull_t pullSelect;             \/*!< Select internal pull(up\/down) resistor.*\/$/;"	m	struct:GpioInputPin
pulseOutHighValue	platform/drivers/inc/fsl_pdb_driver.h	/^    uint32_t pulseOutHighValue; $/;"	m	struct:PdbPulseOutTriggerConfig
pulseOutLowValue	platform/drivers/inc/fsl_pdb_driver.h	/^    uint32_t pulseOutLowValue; $/;"	m	struct:PdbPulseOutTriggerConfig
pvCoeffs	platform/CMSIS/Include/arm_math.h	/^    float32_t *pvCoeffs;                        \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon52
pvCoeffs	platform/CMSIS/Include/arm_math.h	/^    q15_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon50
pvCoeffs	platform/CMSIS/Include/arm_math.h	/^    q31_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon51
q15_t	platform/CMSIS/Include/arm_math.h	/^  typedef int16_t q15_t;$/;"	t
q31_t	platform/CMSIS/Include/arm_math.h	/^  typedef int32_t q31_t;$/;"	t
q63_t	platform/CMSIS/Include/arm_math.h	/^  typedef int64_t q63_t;$/;"	t
q7_t	platform/CMSIS/Include/arm_math.h	/^  typedef int8_t q7_t;$/;"	t
queue	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^    OS_Q      queue; \/*!< the message queue's control block                       *\/$/;"	m	struct:MsgqUCOSIII
queueMem	platform/osa/inc/fsl_os_abstraction_bm.h	/^    uint32_t              *queueMem;      \/*!< Points to the queue memory               *\/$/;"	m	struct:MsgQueue
queueSem	platform/osa/inc/fsl_os_abstraction_bm.h	/^    semaphore_t            queueSem;      \/*!< Semaphore wakeup tasks waiting for msg   *\/$/;"	m	struct:MsgQueue
queued	platform/composite/inc/fsl_soundcard.h	/^    uint32_t   queued;\/*!< Data which is in buffer, but not processed. *\/$/;"	m	struct:Audio_Buffer
r2wFactor	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t r2wFactor;          \/*!< Write speed factor [28:26] *\/$/;"	m	struct:SdCsd
ram2Option	platform/hal/inc/fsl_smc_hal.h	/^    bool                ram2Option;         \/*!< If RAM2 option is needed *\/$/;"	m	struct:_smc_power_mode_config
ram2OptionValue	platform/hal/inc/fsl_smc_hal.h	/^    smc_ram2_option_t   ram2OptionValue;    \/*!< RAM2 option(enum), see smc_ram2_option_t *\/$/;"	m	struct:_smc_power_mode_config
rawCid	platform/composite/inc/fsl_sdcard_spi.h	/^    uint8_t rawCid[16];                                 \/*!< CID *\/$/;"	m	struct:SdSpiCard
rawCid	platform/composite/inc/fsl_sdhc_card.h	/^    uint32_t rawCid[4];                                    \/*!< CID *\/$/;"	m	struct:SdhcCard
rawCsd	platform/composite/inc/fsl_sdcard_spi.h	/^    uint8_t rawCsd[16];                                 \/*!< CSD *\/$/;"	m	struct:SdSpiCard
rawCsd	platform/composite/inc/fsl_sdhc_card.h	/^    uint32_t rawCsd[4];                                    \/*!< CSD *\/$/;"	m	struct:SdhcCard
rawScr	platform/composite/inc/fsl_sdcard_spi.h	/^    uint8_t rawScr[8];                                  \/*!< SCR *\/$/;"	m	struct:SdSpiCard
rawScr	platform/composite/inc/fsl_sdhc_card.h	/^    uint32_t rawScr[2];                                    \/*!< CSD *\/$/;"	m	struct:SdhcCard
rca	platform/composite/inc/fsl_sdhc_card.h	/^    uint32_t rca;                                       \/*!< Relative address of the card *\/$/;"	m	struct:SdhcCard
rcm_boot_rom_config_t	platform/hal/inc/fsl_rcm_hal.h	/^} rcm_boot_rom_config_t;$/;"	t	typeref:enum:_rcm_boot_rom_config
rcm_filter_run_wait_modes_t	platform/hal/inc/fsl_rcm_hal.h	/^} rcm_filter_run_wait_modes_t;$/;"	t	typeref:enum:_rcm_filter_run_wait_modes
rcm_source_names_t	platform/hal/inc/fsl_rcm_hal.h	/^} rcm_source_names_t;$/;"	t	typeref:enum:_rcm_source_names
readBlkLen	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t readBlkLen;             \/*!< Maximum read data block length [83:80] *\/$/;"	m	struct:SdCsd
readIdx	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t readIdx;            \/*!< Queue read index*\/$/;"	m	struct:ENETMacPtpL2bufferqueue
readTranspose	platform/drivers/inc/fsl_crc_driver.h	/^    crc_transpose_t readTranspose;  \/*!< Defines transpose configuration of the value read from the CRC data register *\/$/;"	m	struct:_crc_user_config
realCoefA	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_f32.c	/^static const float32_t realCoefA[8192] = {$/;"	v	file:
realCoefAQ15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q15.c	/^static const q15_t ALIGN4 realCoefAQ15[8192] = {$/;"	v	file:
realCoefAQ31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q31.c	/^static const q31_t realCoefAQ31[8192] = {$/;"	v	file:
realCoefB	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_f32.c	/^static const float32_t realCoefB[8192] = {$/;"	v	file:
realCoefBQ15	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q15.c	/^static const q15_t ALIGN4 realCoefBQ15[8192] = {$/;"	v	file:
realCoefBQ31	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q31.c	/^static const q31_t realCoefBQ31[8192] = {$/;"	v	file:
receiveBuffer	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    uint8_t * restrict receiveBuffer;           \/*!< Pointer to receive buffer *\/$/;"	m	struct:DSPIEdmaSlaveState
receiveBuffer	platform/drivers/inc/fsl_dspi_master_driver.h	/^    uint8_t * restrict receiveBuffer;     \/*!< The buffer into which received bytes are placed.*\/$/;"	m	struct:DspiMasterState
receiveBuffer	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    uint8_t * restrict receiveBuffer;           \/*!< Pointer to receive buffer *\/$/;"	m	struct:DSPISlaveState
receiveBuffer	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    uint8_t * restrict receiveBuffer;       \/*!< The buffer into which received bytes are placed.*\/$/;"	m	struct:SpiDmaMasterState
receiveBuffer	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    uint8_t * restrict receiveBuffer;           \/*!< Pointer to receive buffer *\/$/;"	m	struct:SPIDmaSlaveState
receiveBuffer	platform/drivers/inc/fsl_spi_master_driver.h	/^    uint8_t * restrict receiveBuffer;       \/*!< The buffer into which received bytes are placed.*\/$/;"	m	struct:SPIMasterState
receiveBuffer	platform/drivers/inc/fsl_spi_slave_driver.h	/^    uint8_t * restrict receiveBuffer;           \/*!< Pointer to receive buffer *\/$/;"	m	struct:SPISlaveState
recipTable	platform/CMSIS/Include/arm_math.h	/^    q15_t *recipTable;   \/**< Points to the reciprocal initial value table. *\/$/;"	m	struct:__anon58
recipTable	platform/CMSIS/Include/arm_math.h	/^    q31_t *recipTable;    \/**< points to the reciprocal initial value table. *\/$/;"	m	struct:__anon57
refOscChargeCurrent	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^  tsi_reference_osc_charge_current_limits_t     refOscChargeCurrent;    \/*!< Reference oscillator charge current limits *\/$/;"	m	struct:_tsi_parameter_limits
refOscChargeCurrent	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^  tsi_reference_osc_charge_current_limits_t     refOscChargeCurrent;    \/*!< Reference oscillator charge current limits *\/$/;"	m	struct:_tsi_parameter_limits
refVoltSrcMode	platform/drivers/inc/fsl_adc16_driver.h	/^    adc16_ref_volt_src_mode_t refVoltSrcMode;$/;"	m	struct:Adc16UserConfig
refVoltSrcMode	platform/drivers/inc/fsl_cmp_driver.h	/^    cmp_dac_ref_volt_src_mode_t refVoltSrcMode; \/*!< Select the reference voltage source for internal DAC. *\/$/;"	m	struct:CmpDacConfig
refVoltSrcMode	platform/drivers/inc/fsl_dac_driver.h	/^    dac_ref_volt_src_mode_t refVoltSrcMode;$/;"	m	struct:DacUserConfig
refchrg	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    tsi_reference_osc_charge_current_t refchrg;  \/*!< Reference charge current *\/$/;"	m	struct:TsiConfig
refchrg	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    tsi_reference_osc_charge_current_t refchrg;  \/*!< Reference charge current *\/$/;"	m	struct:TsiConfig
regionConfig	platform/drivers/inc/fsl_mpu_driver.h	/^    mpu_region_config_t   regionConfig; \/*!< region access permission *\/$/;"	m	struct:MpuUserConfig
regionNum	platform/drivers/inc/fsl_mpu_driver.h	/^    mpu_region_num      regionNum;     \/*!< MPU region number *\/$/;"	m	struct:MpuRegionConfig
remainingReceiveByteCount	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    volatile int32_t remainingReceiveByteCount; \/*!< Number of bytes remaining to receive.*\/$/;"	m	struct:DSPIEdmaSlaveState
remainingReceiveByteCount	platform/drivers/inc/fsl_dspi_master_driver.h	/^    volatile size_t remainingReceiveByteCount;      \/*!< Number of bytes remaining to receive.*\/$/;"	m	struct:DspiMasterState
remainingReceiveByteCount	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    volatile int32_t remainingReceiveByteCount; \/*!< Number of bytes remaining to receive.*\/$/;"	m	struct:DSPISlaveState
remainingReceiveByteCount	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    volatile size_t remainingReceiveByteCount; \/*!< Number of bytes remaining to receive.*\/$/;"	m	struct:SpiDmaMasterState
remainingReceiveByteCount	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    volatile int32_t remainingReceiveByteCount; \/*!< Number of bytes remaining to receive.*\/$/;"	m	struct:SPIDmaSlaveState
remainingReceiveByteCount	platform/drivers/inc/fsl_spi_master_driver.h	/^    volatile size_t remainingReceiveByteCount; \/*!< Number of bytes remaining to receive.*\/$/;"	m	struct:SPIMasterState
remainingReceiveByteCount	platform/drivers/inc/fsl_spi_slave_driver.h	/^    volatile int32_t remainingReceiveByteCount; \/*!< Number of bytes remaining to receive.*\/$/;"	m	struct:SPISlaveState
remainingSendByteCount	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    volatile int32_t remainingSendByteCount;    \/*!< Number of bytes remaining to send.*\/$/;"	m	struct:DSPIEdmaSlaveState
remainingSendByteCount	platform/drivers/inc/fsl_dspi_master_driver.h	/^    volatile size_t remainingSendByteCount;         \/*!< Number of bytes remaining to send.*\/$/;"	m	struct:DspiMasterState
remainingSendByteCount	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    volatile int32_t remainingSendByteCount;    \/*!< Number of bytes remaining to send.*\/$/;"	m	struct:DSPISlaveState
remainingSendByteCount	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    volatile size_t remainingSendByteCount; \/*!< Number of bytes remaining to send.*\/$/;"	m	struct:SpiDmaMasterState
remainingSendByteCount	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    volatile int32_t remainingSendByteCount;    \/*!< Number of bytes remaining to send.*\/$/;"	m	struct:SPIDmaSlaveState
remainingSendByteCount	platform/drivers/inc/fsl_spi_master_driver.h	/^    volatile size_t remainingSendByteCount; \/*!< Number of bytes remaining to send.*\/$/;"	m	struct:SPIMasterState
remainingSendByteCount	platform/drivers/inc/fsl_spi_slave_driver.h	/^    volatile int32_t remainingSendByteCount;    \/*!< Number of bytes remaining to send.*\/$/;"	m	struct:SPISlaveState
req	platform/drivers/inc/fsl_sdhc_driver.h	/^    struct SdhcRequest *req;                        \/*!< Associated request *\/$/;"	m	struct:SdhcData	typeref:struct:SdhcData::SdhcRequest
requested	platform/composite/inc/fsl_soundcard.h	/^    uint32_t   requested;\/*!< The request data number to transfer *\/$/;"	m	struct:Audio_Buffer
reserved	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t reserved;$/;"	m	struct:SdCsd
reserved	platform/hal/inc/fsl_ewm_hal.h	/^      uint8_t reserved:           4;$/;"	m	struct:_ewm_common_config::CommonConfig
reserved0	platform/hal/inc/fsl_cop_hal.h	/^    uint32_t reserved0          : 4;$/;"	m	struct:_cop_common_config::CommonConfig
reserved0	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  reserved0;  $/;"	m	struct:ENETBdStruct
reserved0	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  reserved0;$/;"	m	struct:ENETBdStruct
reserved0	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t reserved0:1; \/*!< Reserved *\/$/;"	m	struct:_wdog_common_config::CommonConfig
reserved1	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t reserved1             : 1;$/;"	m	struct:MpuAccessRights
reserved1	platform/hal/inc/fsl_cop_hal.h	/^    uint32_t reserved1          : 24;$/;"	m	struct:_cop_common_config::CommonConfig
reserved1	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  reserved1;$/;"	m	struct:ENETBdStruct
reserved1	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t reserved1:1; \/*!< Reserved *\/$/;"	m	struct:_wdog_common_config::CommonConfig
reserved2	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t reserved2            : 1;$/;"	m	struct:MpuAccessRights
reserved2	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  reserved2;$/;"	m	struct:ENETBdStruct
reserved2	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t reserved2:1;  \/*!< Reserved *\/$/;"	m	struct:_wdog_common_config::CommonConfig
reserved3	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  reserved3;$/;"	m	struct:ENETBdStruct
reserved3	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t reserved3:16;  \/*!< Reserved *\/$/;"	m	struct:_wdog_common_config::CommonConfig
reserved4	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t reserved4            : 1;$/;"	m	struct:MpuAccessRights
reserved4	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t  reserved4;$/;"	m	struct:ENETBdStruct
reservedForMan	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint32_t reservedForMan;    \/*!< reserved for manufacturer usage [31:0] *\/$/;"	m	struct:SdScr
resolutionMode	platform/drivers/inc/fsl_adc16_driver.h	/^    adc16_resolution_mode_t resolutionMode; \/*!< Select conversion resolution for converter.  *\/$/;"	m	struct:Adc16UserConfig
respType	platform/composite/inc/fsl_sdcard_spi.h	/^    uint8_t respType;                                   \/*!< Response type *\/$/;"	m	struct:SdSpiRequest
respType	platform/drivers/inc/fsl_sdhc_driver.h	/^    sdhc_resp_type_t respType;                      \/*!< Response type *\/$/;"	m	struct:SdhcRequest
response	platform/composite/inc/fsl_sdcard_spi.h	/^    uint8_t response[5];                                \/*!< Response *\/$/;"	m	struct:SdSpiRequest
response	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t response[4];                           \/*!< Response for this command *\/$/;"	m	struct:SdhcRequest
resreved3	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t resreved3            : 1;$/;"	m	struct:MpuAccessRights
risingIntEnable	platform/drivers/inc/fsl_cmp_driver.h	/^    bool risingIntEnable; \/*!< Enable using CMPO rising interrupt. *\/$/;"	m	struct:CmpUserConfig
rjw	platform/hal/inc/fsl_flexcan_hal.h	/^    uint32_t rjw;         \/*!< Resync jump width*\/$/;"	m	struct:FLEXCANTimeSegment
rmiiCfg	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static enet_config_rmii_t rmiiCfg = {kEnetCfgRmii, kEnetCfgSpeed100M, kEnetCfgFullDuplex, false, false};$/;"	v	file:
rmiiCfgPtr	platform/hal/inc/fsl_enet_hal.h	/^    enet_config_rmii_t *rmiiCfgPtr;\/*!< RMII configure mode*\/$/;"	m	struct:ENETMacConfig
rnga_mode_t	platform/hal/inc/fsl_rnga_hal.h	/^} rnga_mode_t;$/;"	t	typeref:enum:_rnga_mode
rnga_output_reg_level_t	platform/hal/inc/fsl_rnga_hal.h	/^} rnga_output_reg_level_t;$/;"	t	typeref:enum:_rnga_output_reg_level
rnga_status_t	platform/hal/inc/fsl_rnga_hal.h	/^} rnga_status_t;$/;"	t	typeref:enum:_rnga_status
rnga_user_config_t	platform/drivers/inc/fsl_rnga_driver.h	/^} rnga_user_config_t;$/;"	t	typeref:struct:_rnga_user_config
rtc_datetime_t	platform/hal/inc/fsl_rtc_hal.h	/^} rtc_datetime_t;$/;"	t	typeref:struct:RtcDatetime
rtc_repeat_alarm_state_t	platform/drivers/inc/fsl_rtc_driver.h	/^} rtc_repeat_alarm_state_t;$/;"	t	typeref:struct:RtcRepeatAlarmState
runInLowPowerModeEnable	platform/drivers/inc/fsl_adc16_driver.h	/^    bool runInLowPowerModeEnable; \/*!< Enable use PGA in low power mode.  *\/$/;"	m	struct:Adc16PgaConfig
rxAccelerCfg	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t rxAccelerCfg; \/*!< Receive accelerator configure, should be set when kEnetTxAccelEnable is set*\/$/;"	m	struct:ENETMacConfig
rxAlmostEmpty	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t rxAlmostEmpty;    \/*!< Receive FIFO section almost empty threshold, The minimum value of 4 should be set*\/$/;"	m	struct:ENETConfigRxFifo
rxAlmostFull	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t rxAlmostFull;     \/*!< Receive FIFO section almost full threshold, The minimum value of 4 should be set*\/$/;"	m	struct:ENETConfigRxFifo
rxBdBasePtr	platform/drivers/inc/fsl_enet_driver.h	/^    volatile enet_bd_struct_t * rxBdBasePtr;   \/*!< Receive buffer descriptor base address pointer*\/$/;"	m	struct:ENETBuffDescripContext
rxBdCurPtr	platform/drivers/inc/fsl_enet_driver.h	/^    volatile enet_bd_struct_t * rxBdCurPtr;    \/*!< Current receive buffer descriptor pointer*\/$/;"	m	struct:ENETBuffDescripContext
rxBdDirtyPtr	platform/drivers/inc/fsl_enet_driver.h	/^    volatile enet_bd_struct_t * rxBdDirtyPtr;  \/*!< Receive dirty buffer descriptor*\/$/;"	m	struct:ENETBuffDescripContext
rxBdNumber	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t rxBdNumber;    \/*!< Receive buffer descriptor number*\/$/;"	m	struct:ENETBuffConfig
rxBdPtr	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static uint8_t *rxBdPtr[HW_ENET_INSTANCE_COUNT];$/;"	v	file:
rxBdPtrAlign	platform/drivers/inc/fsl_enet_driver.h	/^    volatile enet_bd_struct_t  *rxBdPtrAlign; \/*!< Aligned receive buffer descriptor pointer *\/$/;"	m	struct:ENETBuffConfig
rxBroadcastPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxBroadcastPackets; \/*!< Receive broadcast packets*\/$/;"	m	struct:ENETMibRxStat
rxBuff	platform/drivers/inc/fsl_i2c_master_driver.h	/^    uint8_t * rxBuff;$/;"	m	struct:I2CMasterState
rxBuff	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    uint8_t *rxBuff;                     \/*!< Pointer to Rx Buffer.*\/$/;"	m	struct:I2CSlaveState
rxBuff	platform/drivers/inc/fsl_lpsci_driver.h	/^    uint8_t * rxBuff;              \/*!< The buffer of received data. *\/$/;"	m	struct:LpsciState
rxBuff	platform/drivers/inc/fsl_lpuart_driver.h	/^	uint8_t * rxBuff;                \/*!< The buffer of received data.*\/$/;"	m	struct:LpuartState
rxBuff	platform/drivers/inc/fsl_uart_driver.h	/^    uint8_t * rxBuff;              \/*!< The buffer of received data. *\/$/;"	m	struct:UartState
rxBuffSizeAlign	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t rxBuffSizeAlign;      \/*!< Receive buffer size alignment*\/$/;"	m	struct:ENETBuffDescripContext
rxBuffSizeAlign	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t rxBuffSizeAlign;    \/*!< Aligned receive buffer size and must be larger than 256*\/$/;"	m	struct:ENETBuffConfig
rxBuffer	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    uint8_t * restrict rxBuffer;     \/*!< The buffer into which received bytes are placed.*\/$/;"	m	struct:DspiEdmaMasterState
rxBuffer	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static uint8_t *rxBuffer[HW_ENET_INSTANCE_COUNT];$/;"	v	file:
rxBufferAlign	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t *rxBufferAlign;     \/*!< Aligned receive data buffer pointer *\/$/;"	m	struct:ENETBuffConfig
rxByte1024to2047Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxByte1024to2047Packets;  \/*!< Receive packets 1024-byte to 2047-byte*\/$/;"	m	struct:ENETMibRxStat
rxByte128to255Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxByte128to255Packets;  \/*!< Receive packets 128-byte to 255-byte*\/$/;"	m	struct:ENETMibRxStat
rxByte256to511Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxByte256to511Packets;  \/*!< Receive packets 256-byte to 511-byte *\/$/;"	m	struct:ENETMibRxStat
rxByte512to1023Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxByte512to1023Packets;  \/*!< Receive packets 512-byte to 1023-byte*\/$/;"	m	struct:ENETMibRxStat
rxByte64Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxByte64Packets;       \/*!< Receive packets 64-byte*\/$/;"	m	struct:ENETMibRxStat
rxByte65to127Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxByte65to127Packets;  \/*!< Receive packets 65-byte to 127-byte*\/$/;"	m	struct:ENETMibRxStat
rxByteOver2048Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxByteOver2048Packets;  \/*!< Receive packets over 2048-byte*\/$/;"	m	struct:ENETMibRxStat
rxCallback	platform/drivers/inc/fsl_lpsci_driver.h	/^    lpsci_rx_callback_t rxCallback; \/*!< Callback to invoke after receiving byte.*\/$/;"	m	struct:LpsciState
rxCallback	platform/drivers/inc/fsl_lpuart_driver.h	/^    lpuart_rx_callback_t rxCallback; \/*!< Callback to invoke after receiving byte.*\/$/;"	m	struct:LpuartState
rxCallback	platform/drivers/inc/fsl_uart_driver.h	/^    uart_rx_callback_t rxCallback; \/*!< Callback to invoke after receiving byte.*\/$/;"	m	struct:UartState
rxCallbackParam	platform/drivers/inc/fsl_lpsci_driver.h	/^    void * rxCallbackParam;        \/*!< Receive callback parameter pointer.*\/$/;"	m	struct:LpsciState
rxCallbackParam	platform/drivers/inc/fsl_lpuart_driver.h	/^    void * rxCallbackParam;          \/*!< Receive callback parameter pointer.*\/$/;"	m	struct:LpuartState
rxCallbackParam	platform/drivers/inc/fsl_uart_driver.h	/^    void * rxCallbackParam;        \/*!< Receive callback parameter pointer.*\/$/;"	m	struct:UartState
rxCrcAlignErrorPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxCrcAlignErrorPackets;  \/*!< Receive packets with crc\/align error*\/$/;"	m	struct:ENETMibRxStat
rxEmpty	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t rxEmpty;          \/*!< Receive FIFO section empty threshold, default zero*\/$/;"	m	struct:ENETConfigRxFifo
rxExtBuffer	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static uint8_t *rxExtBuffer[HW_ENET_INSTANCE_COUNT];$/;"	v	file:
rxFifoPtr	platform/hal/inc/fsl_enet_hal.h	/^    enet_config_rx_fifo_t *rxFifoPtr;    \/*!< Receive fifo configuration, if NULL default values will be used*\/$/;"	m	struct:ENETMacConfig
rxFull	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t rxFull;           \/*!< Receive FIFO section full threshold, default zero*\/$/;"	m	struct:ENETConfigRxFifo
rxIrqSync	platform/drivers/inc/fsl_flexcan_driver.h	/^    semaphore_t rxIrqSync;                \/*!< Used to wait for ISR to complete its RX business.*\/$/;"	m	struct:FlexCANState
rxIrqSync	platform/drivers/inc/fsl_lpsci_driver.h	/^    semaphore_t rxIrqSync;         \/*!< Used to wait for ISR to complete its RX business. *\/$/;"	m	struct:LpsciState
rxIrqSync	platform/drivers/inc/fsl_lpuart_driver.h	/^    semaphore_t rxIrqSync;           \/*!< Used to wait for ISR to complete its Rx business.*\/$/;"	m	struct:LpuartState
rxIrqSync	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    semaphore_t rxIrqSync;      \/*!< Used to wait for ISR to complete its RX business. *\/$/;"	m	struct:LpuartEdmaState
rxIrqSync	platform/drivers/inc/fsl_uart_driver.h	/^    semaphore_t rxIrqSync;         \/*!< Used to wait for ISR to complete its RX business. *\/$/;"	m	struct:UartState
rxIrqSync	platform/drivers/inc/fsl_uart_edma_driver.h	/^    semaphore_t rxIrqSync;      \/*!< Used to wait for ISR to complete its RX business. *\/$/;"	m	struct:UartEdmaState
rxMaxFrameLen	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxMaxFrameLen; \/*!< Receive maximum frame length*\/$/;"	m	struct:ENETSpecialMacConfig
rxMulticastPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxMulticastPackets;  \/*!< Receive multicast packets*\/$/;"	m	struct:ENETMibRxStat
rxOctets	platform/hal/inc/fsl_enet_hal.h	/^    uint32_t rxOctets;              \/*!< Receive octets*\/$/;"	m	struct:ENETMibRxStat
rxOverSizeBadPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxOverSizeBadPackets;  \/*!< Receive packets oversize and bad crc*\/$/;"	m	struct:ENETMibRxStat
rxOverSizeGoodPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxOverSizeGoodPackets; \/*!< Receive packets oversize and good crc*\/$/;"	m	struct:ENETMibRxStat
rxPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxPackets;       \/*!< Receive packets*\/$/;"	m	struct:ENETMibRxStat
rxRtcsBuffer	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static uint8_t *rxRtcsBuffer[HW_ENET_INSTANCE_COUNT];$/;"	v	file:
rxSize	platform/drivers/inc/fsl_i2c_master_driver.h	/^    volatile uint32_t rxSize;$/;"	m	struct:I2CMasterState
rxSize	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    volatile uint32_t rxSize;            \/*!< Size of the RX buffer.*\/$/;"	m	struct:I2CSlaveState
rxSize	platform/drivers/inc/fsl_lpsci_driver.h	/^    volatile size_t rxSize;        \/*!< The remaining number of bytes to be received. *\/$/;"	m	struct:LpsciState
rxSize	platform/drivers/inc/fsl_lpuart_driver.h	/^    volatile size_t rxSize;          \/*!< The remaining number of bytes to be received. *\/$/;"	m	struct:LpuartState
rxSize	platform/drivers/inc/fsl_uart_driver.h	/^    volatile size_t rxSize;        \/*!< The remaining number of bytes to be received. *\/$/;"	m	struct:UartState
rxTimeStamp	platform/drivers/inc/fsl_enet_driver.h	/^    enet_mac_ptp_ts_ring_t rxTimeStamp;\/*!< Data structure for receive message*\/$/;"	m	struct:ENETPrivatePtpBuffer
rxTransferByteCnt	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    uint32_t rxTransferByteCnt;  \/*!< Number of bytes to receive.*\/$/;"	m	struct:DspiEdmaMasterState
rxTruncLen	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxTruncLen;    \/*!< Receive truncate length, must be greater than or equal to maximum frame length*\/$/;"	m	struct:ENETSpecialMacConfig
rxUnderSizeBadPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxUnderSizeBadPackets;  \/*!< Receive packets undersize and bad crc*\/$/;"	m	struct:ENETMibRxStat
rxUnderSizeGoodPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t rxUnderSizeGoodPackets;  \/*!< Receive packets undersize and good crc*\/$/;"	m	struct:ENETMibRxStat
rxWakeIdleDetect	platform/hal/inc/fsl_lpuart_hal.h	/^    unsigned rxWakeIdleDetect : 1; \/*!< RWUID, Receiver Wake Up Idle Detect. IDLE status bit$/;"	m	struct:LpuartIdleLineConfig
rx_mb_idx	platform/drivers/inc/fsl_flexcan_driver.h	/^    volatile uint32_t rx_mb_idx;          \/*!< Index of the message buffer for receiving*\/$/;"	m	struct:FlexCANState
rx_union	platform/utilities/src/fsl_debug_console.c	/^    } rx_union;$/;"	m	struct:DebugConsoleOperationFunctions	typeref:union:DebugConsoleOperationFunctions::__anon127	file:
rxerr	platform/hal/inc/fsl_flexcan_hal.h	/^    uint16_t rxerr;           \/*!< Receive error counter*\/$/;"	m	struct:FLEXCANBerrCounter
s_baudratePrescaler	platform/hal/inc/fsl_dspi_hal.h	/^static const uint32_t s_baudratePrescaler[] = { 2, 3, 5, 7 };$/;"	v
s_baudrateScaler	platform/hal/inc/fsl_dspi_hal.h	/^static const uint32_t s_baudrateScaler[] = { 2, 4, 6, 8, 16, 32, 64, 128, 256, 512, 1024, 2048,$/;"	v
s_byteToSend	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^static uint8_t s_byteToSend;  \/* Word to send, if no send buffer, this variable is used$/;"	v	file:
s_byteToSend	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^static uint8_t s_byteToSend;  \/* Word to send, if no send buffer, this variable is used$/;"	v	file:
s_cmdData	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^static uint32_t s_cmdData;      \/* Intermediate 16-bit command and 16-bit data buffer *\/$/;"	v	file:
s_dataToSend	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^static uint32_t s_dataToSend; \/* Word to send, if no send buffer, this variable is used$/;"	v	file:
s_debugConsole	platform/utilities/src/fsl_debug_console.c	/^static debug_console_state_t s_debugConsole;$/;"	v	file:
s_delayPrescaler	platform/hal/inc/fsl_dspi_hal.h	/^static const uint32_t s_delayPrescaler[] = { 1, 3, 5, 7 };$/;"	v
s_delayScaler	platform/hal/inc/fsl_dspi_hal.h	/^static const uint32_t s_delayScaler[] = { 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048,$/;"	v
s_lastCmdData	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^static uint32_t s_lastCmdData;  \/* Consists of the last command and the final source data *\/$/;"	v	file:
s_rtcRepeatAlarmState	platform/drivers/src/rtc/fsl_rtc_driver.c	/^static rtc_repeat_alarm_state_t *s_rtcRepeatAlarmState = NULL;$/;"	v	file:
s_rxBuffIfNull	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^static uint8_t s_rxBuffIfNull; \/* If no receive buffer provided, direct rx DMA channel to this$/;"	v	file:
s_rxBuffIfNull	platform/drivers/src/dspi/fsl_dspi_edma_slave_driver.c	/^static uint32_t s_rxBuffIfNull; \/* If no receive buffer provided, direct rx DMA channel to this$/;"	v	file:
s_rxBuffIfNull	platform/drivers/src/spi/fsl_spi_dma_master_driver.c	/^static uint8_t s_rxBuffIfNull; \/* If no receive buffer provided, direct rx DMA channel to this$/;"	v	file:
s_rxBuffIfNull	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^static uint8_t s_rxBuffIfNull; \/* If no receive buffer provided, direct rx DMA channel to this$/;"	v	file:
s_rx_buffer	platform/composite/src/soundcard/fsl_soundcard.c	/^__align(4) static uint8_t s_rx_buffer[AUDIO_CONTROLLER_NUM][AUDIO_BUFFER_SIZE];$/;"	v	file:
s_rx_buffer	platform/composite/src/soundcard/fsl_soundcard.c	/^__attribute__((aligned(4))) static uint8_t s_rx_buffer[AUDIO_CONTROLLER_NUM][AUDIO_BUFFER_SIZE];$/;"	v	file:
s_rx_buffer	platform/composite/src/soundcard/fsl_soundcard.c	/^__no_init static uint8_t s_rx_buffer[AUDIO_CONTROLLER_NUM][AUDIO_BUFFER_SIZE] @ "SAI_BDT_Z";$/;"	v	file:
s_tpmClockSource	platform/drivers/src/tpm/fsl_tpm_driver.c	/^static tpm_clock_mode_t s_tpmClockSource = kTpmClockSourceNoneClk;$/;"	v	file:
s_tx_buffer	platform/composite/src/soundcard/fsl_soundcard.c	/^__align(4) static uint8_t s_tx_buffer[AUDIO_CONTROLLER_NUM][AUDIO_BUFFER_SIZE];$/;"	v	file:
s_tx_buffer	platform/composite/src/soundcard/fsl_soundcard.c	/^__attribute__((aligned(4))) static uint8_t s_tx_buffer[AUDIO_CONTROLLER_NUM][AUDIO_BUFFER_SIZE];$/;"	v	file:
s_tx_buffer	platform/composite/src/soundcard/fsl_soundcard.c	/^__no_init static uint8_t s_tx_buffer[AUDIO_CONTROLLER_NUM][AUDIO_BUFFER_SIZE] @ "SAI_BDT_Z";$/;"	v	file:
s_wordToSend	platform/drivers/src/dspi/fsl_dspi_edma_master_driver.c	/^static uint16_t s_wordToSend; \/* Word to send, if no send buffer, this variable is used$/;"	v	file:
sai_bclk_source_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_bclk_source_t;$/;"	t	typeref:enum:_sai_bclk_source
sai_callback_t	platform/drivers/inc/fsl_sai_driver.h	/^typedef void (*sai_callback_t)(void *parameter);$/;"	t
sai_clk_direction_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_clk_direction_t;$/;"	t	typeref:enum:_sai_clk_direction
sai_clk_polarity_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_clk_polarity_t;$/;"	t	typeref:enum:_sai_clk_polarity
sai_data_format_t	platform/drivers/inc/fsl_sai_driver.h	/^} sai_data_format_t;$/;"	t	typeref:struct:SaiAudioDataFormat
sai_data_order_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_data_order_t;$/;"	t	typeref:enum:_sai_data_order
sai_dma_request_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_dma_request_t;$/;"	t	typeref:enum:_sai_dma_request
sai_fifo_packing_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_fifo_packing_t;$/;"	t	typeref:enum:_sai_fifo_packing
sai_interrupt_request_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_interrupt_request_t;$/;"	t	typeref:enum:_sai_interrupt_request
sai_master_slave_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_master_slave_t;$/;"	t	typeref:enum:_sai_master_slave
sai_mclk_source_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_mclk_source_t;$/;"	t	typeref:enum:_sai_mclk_source
sai_mono_streo_t	platform/drivers/inc/fsl_sai_driver.h	/^} sai_mono_streo_t;$/;"	t	typeref:enum:_sai_mono_streo
sai_protocol_t	platform/hal/inc/fsl_sai_hal.h	/^ } sai_protocol_t;$/;"	t	typeref:enum:_sai_protocol
sai_reset_type_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_reset_type_t;$/;"	t	typeref:enum:_sai_reset_type
sai_run_mode_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_run_mode_t;$/;"	t	typeref:enum:_sai_running_mode
sai_state	platform/drivers/inc/fsl_sai_driver.h	/^typedef struct sai_state$/;"	s
sai_state_flag_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_state_flag_t;$/;"	t	typeref:enum:_sai_state_flag
sai_state_ids	platform/drivers/src/sai/fsl_sai_driver.c	/^sai_state_t * volatile sai_state_ids[HW_I2S_INSTANCE_COUNT][2];$/;"	v
sai_state_t	platform/drivers/inc/fsl_sai_driver.h	/^} sai_state_t;$/;"	t	typeref:struct:sai_state
sai_status_t	platform/drivers/inc/fsl_sai_driver.h	/^} sai_status_t;$/;"	t	typeref:enum:_sai_status
sai_sync_mode_t	platform/hal/inc/fsl_sai_hal.h	/^} sai_sync_mode_t;$/;"	t	typeref:enum:_sai_sync_mode
sai_user_config_t	platform/drivers/inc/fsl_sai_driver.h	/^}  sai_user_config_t;$/;"	t	typeref:struct:SaiUserConfig
sampleWindowCount	platform/drivers/inc/fsl_cadc_driver.h	/^    uint16_t sampleWindowCount; \/*!< Sample window count. *\/$/;"	m	struct:__anon124
sample_rate	platform/drivers/inc/fsl_sai_driver.h	/^    uint32_t sample_rate;\/*!< Sample rate of the PCM file *\/$/;"	m	struct:SaiAudioDataFormat
scanIntEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool scanIntEnable; \/*!< Scan interrupt enable. *\/$/;"	m	struct:__anon126
scanMode	platform/drivers/inc/fsl_cadc_driver.h	/^    cadc_scan_mode_t scanMode;  \/*!< ADC scan mode control. See "cadc_scan_mode_t". *\/$/;"	m	struct:__anon123
scan_ignore_white_space	platform/utilities/src/print_scan.c	/^static uint32_t scan_ignore_white_space(const char **s)$/;"	f	file:
scan_prv	platform/utilities/src/print_scan.c	/^int scan_prv(const char *line_ptr, char *format, va_list args_ptr)$/;"	f
scatterOrGatherConfigurationError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t scatterOrGatherConfigurationError : 1; \/*!< Error on the Scatter\/Gather address *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
sclDivider	platform/hal/src/i2c/fsl_i2c_hal.c	/^    uint16_t sclDivider;    \/*!< SCL clock divider.*\/$/;"	m	struct:I2CDividerTableEntry	file:
scr	platform/composite/inc/fsl_sdhc_card.h	/^    sdcard_scr_t scr;                                   \/*!< SCR *\/$/;"	m	struct:SdhcCard
scrStructure	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t scrStructure;       \/*!< SCR Structure [63:60] *\/$/;"	m	struct:SdScr
sdBusWidths	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t sdBusWidths;        \/*!< Data bus widths supported [51:48] *\/$/;"	m	struct:SdScr
sdSecurity	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t sdSecurity;         \/*!< CPRM security support [54:52] *\/$/;"	m	struct:SdScr
sdSpec	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t sdSpec;             \/*!< SD memory card spec. version [59:56] *\/$/;"	m	struct:SdScr
sd_acmd_t	platform/drivers/inc/fsl_sdmmc_card.h	/^} sd_acmd_t;$/;"	t	typeref:enum:_sd_acmd_t
sd_buswidth_t	platform/drivers/inc/fsl_sdmmc_card.h	/^} sd_buswidth_t;$/;"	t	typeref:enum:_sd_buswidth_t
sd_cmd_t	platform/drivers/inc/fsl_sdmmc_card.h	/^} sd_cmd_t;$/;"	t	typeref:enum:_sd_cmd_t
sd_switch_mode_t	platform/drivers/inc/fsl_sdmmc_card.h	/^} sd_switch_mode_t;$/;"	t	typeref:enum:_sd_switch_mode_t
sdcard_cid_t	platform/drivers/inc/fsl_sdmmc_card.h	/^} sdcard_cid_t;$/;"	t	typeref:struct:SdCid
sdcard_csd_t	platform/drivers/inc/fsl_sdmmc_card.h	/^} sdcard_csd_t;$/;"	t	typeref:struct:SdCsd
sdcard_scr_t	platform/drivers/inc/fsl_sdmmc_card.h	/^} sdcard_scr_t;$/;"	t	typeref:struct:SdScr
sdcard_type_t	platform/drivers/inc/fsl_sdmmc_card.h	/^} sdcard_type_t;$/;"	t	typeref:enum:_sdcard_type
sdcard_version_t	platform/drivers/inc/fsl_sdmmc_card.h	/^} sdcard_version_t;$/;"	t	typeref:enum:_sdcard_version
sdhc_buswidth_t	platform/drivers/inc/fsl_sdhc_driver.h	/^} sdhc_buswidth_t;$/;"	t	typeref:enum:_sdhc_buswidth
sdhc_card_t	platform/composite/inc/fsl_sdhc_card.h	/^} sdhc_card_t;$/;"	t	typeref:struct:SdhcCard
sdhc_cd_type_t	platform/drivers/inc/fsl_sdhc_driver.h	/^} sdhc_cd_type_t;$/;"	t	typeref:enum:_sdhc_card_detect_type
sdhc_data_t	platform/drivers/inc/fsl_sdhc_driver.h	/^} sdhc_data_t;$/;"	t	typeref:struct:SdhcData
sdhc_hal_adma1_descriptor_t	platform/hal/inc/fsl_sdhc_hal.h	/^typedef uint32_t sdhc_hal_adma1_descriptor_t;$/;"	t
sdhc_hal_adma2_descriptor_t	platform/hal/inc/fsl_sdhc_hal.h	/^} sdhc_hal_adma2_descriptor_t;$/;"	t	typeref:struct:SdhcHalAdma2Descriptor
sdhc_hal_dma_mode_t	platform/hal/inc/fsl_sdhc_hal.h	/^} sdhc_hal_dma_mode_t;$/;"	t	typeref:enum:_sdhc_hal_dma_mode
sdhc_hal_dtw_t	platform/hal/inc/fsl_sdhc_hal.h	/^} sdhc_hal_dtw_t;$/;"	t	typeref:enum:_sdhc_hal_dtw
sdhc_hal_endian_t	platform/hal/inc/fsl_sdhc_hal.h	/^} sdhc_hal_endian_t;$/;"	t	typeref:enum:_sdhc_hal_endian
sdhc_hal_led_t	platform/hal/inc/fsl_sdhc_hal.h	/^} sdhc_hal_led_t;$/;"	t	typeref:enum:_sdhc_hal_led
sdhc_hal_mmcboot_t	platform/hal/inc/fsl_sdhc_hal.h	/^} sdhc_hal_mmcboot_t;$/;"	t	typeref:enum:_sdhc_hal_mmcboot
sdhc_host_t	platform/drivers/inc/fsl_sdhc_driver.h	/^} sdhc_host_t;$/;"	t	typeref:struct:SdhcHostDevice
sdhc_power_mode_t	platform/drivers/inc/fsl_sdhc_driver.h	/^} sdhc_power_mode_t;$/;"	t	typeref:enum:_sdhc_power_mode
sdhc_request_t	platform/drivers/inc/fsl_sdhc_driver.h	/^} sdhc_request_t;$/;"	t	typeref:struct:SdhcRequest
sdhc_resp_type_t	platform/drivers/inc/fsl_sdhc_driver.h	/^} sdhc_resp_type_t;$/;"	t	typeref:enum:_sdhc_resp_type
sdhc_status_t	platform/drivers/inc/fsl_sdhc_driver.h	/^} sdhc_status_t;$/;"	t	typeref:enum:_sdhc_status
sdhc_transfer_mode_t	platform/drivers/inc/fsl_sdhc_driver.h	/^} sdhc_transfer_mode_t;$/;"	t	typeref:enum:_sdhc_transfer_mode
sdhc_user_config_t	platform/drivers/inc/fsl_sdhc_driver.h	/^} sdhc_user_config_t;$/;"	t	typeref:struct:SdhcUserConfig
sdmmc_cmd_t	platform/drivers/inc/fsl_sdmmc_card.h	/^} sdmmc_cmd_t;$/;"	t	typeref:enum:_sdmmc_cmd_t
sdspi_card_t	platform/composite/inc/fsl_sdcard_spi.h	/^} sdspi_card_t;$/;"	t	typeref:struct:SdSpiCard
sdspi_ops_t	platform/composite/inc/fsl_sdcard_spi.h	/^} sdspi_ops_t;$/;"	t	typeref:struct:SdSpiOps
sdspi_request_t	platform/composite/inc/fsl_sdcard_spi.h	/^} sdspi_request_t;$/;"	t	typeref:struct:SdSpiRequest
sdspi_response_type_t	platform/composite/inc/fsl_sdcard_spi.h	/^} sdspi_response_type_t;$/;"	t	typeref:enum:_sdspi_response_type
sdspi_spi_t	platform/composite/inc/fsl_sdcard_spi.h	/^} sdspi_spi_t;$/;"	t	typeref:struct:SdSpiDevice
sdspi_status_t	platform/composite/inc/fsl_sdcard_spi.h	/^} sdspi_status_t;$/;"	t	typeref:enum:_sdspi_status_t
second	platform/drivers/inc/fsl_enet_driver.h	/^    uint64_t second;          \/*!< PTP master timer second *\/$/;"	m	struct:ENETMacPtpMasterTime
second	platform/drivers/inc/fsl_enet_driver.h	/^    uint64_t second;     \/*!< Second*\/$/;"	m	struct:ENETMacPtpTime
second	platform/hal/inc/fsl_rtc_hal.h	/^   uint8_t second;   \/*!< Range from 0 to 59.*\/$/;"	m	struct:RtcDatetime
sectorSize	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t sectorSize;         \/*!< Erase sector size [45:39] *\/$/;"	m	struct:SdCsd
seed	platform/drivers/inc/fsl_crc_driver.h	/^    uint32_t seed;                  \/*!< Value of the seed (initial) CRC value *\/$/;"	m	struct:_crc_user_config
sem	platform/composite/inc/fsl_soundcard.h	/^    semaphore_t sem; \/*!<  Semaphores to control the data flow. *\/$/;"	m	struct:Audio_Buffer
semCount	platform/osa/inc/fsl_os_abstraction_bm.h	/^    volatile uint8_t semCount;   \/*!< The count value of the object                    *\/$/;"	m	struct:Semaphore
sema	platform/osa/inc/fsl_os_abstraction_mqx.h	/^    LWSEM_STRUCT sema;  \/*!< The lwsem structure.       *\/$/;"	m	struct:mutex_mqx
semaphore_t	platform/osa/inc/fsl_os_abstraction_bm.h	/^} semaphore_t;$/;"	t	typeref:struct:Semaphore
semaphore_t	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^typedef xSemaphoreHandle semaphore_t;$/;"	t
semaphore_t	platform/osa/inc/fsl_os_abstraction_mqx.h	/^typedef LWSEM_STRUCT semaphore_t;$/;"	t
semaphore_t	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef OS_EVENT*         semaphore_t;$/;"	t
semaphore_t	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef OS_SEM   semaphore_t;$/;"	t
sendBuffer	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    const uint8_t * restrict sendBuffer;        \/*!< Pointer to transmit buffer *\/$/;"	m	struct:DSPIEdmaSlaveState
sendBuffer	platform/drivers/inc/fsl_dspi_master_driver.h	/^    const uint8_t * restrict sendBuffer;  \/*!< The buffer from which transmitted bytes are taken.*\/$/;"	m	struct:DspiMasterState
sendBuffer	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    const uint8_t * restrict sendBuffer;        \/*!< Pointer to transmit buffer *\/$/;"	m	struct:DSPISlaveState
sendBuffer	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    const uint8_t * restrict sendBuffer;    \/*!< The buffer being sent.*\/$/;"	m	struct:SpiDmaMasterState
sendBuffer	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    const uint8_t * restrict sendBuffer;        \/*!< Pointer to transmit buffer *\/$/;"	m	struct:SPIDmaSlaveState
sendBuffer	platform/drivers/inc/fsl_spi_master_driver.h	/^    const uint8_t * restrict sendBuffer;    \/*!< The buffer being sent.*\/$/;"	m	struct:SPIMasterState
sendBuffer	platform/drivers/inc/fsl_spi_slave_driver.h	/^    const uint8_t * restrict sendBuffer;        \/*!< Pointer to transmit buffer *\/$/;"	m	struct:SPISlaveState
sendWord	platform/composite/inc/fsl_sdcard_spi.h	/^    uint8_t (*sendWord)(sdspi_spi_t *spi, uint8_t word);        \/*!< Send one word and fetch on return *\/$/;"	m	struct:SdSpiOps
seqErrIntEnable	platform/drivers/inc/fsl_pdb_driver.h	/^    bool seqErrIntEnable; \/*!< Switch to enable the PDB sequence error interrupt. *\/$/;"	m	struct:PdbUserConfig
sequenceId	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t sequenceId;          \/*!< PTP sequence ID*\/$/;"	m	struct:ENETMacPtpTsData
setDiv	platform/system/inc/fsl_hwtimer.h	/^    hwtimer_devif_set_div_t          setDiv;$/;"	m	struct:Hwtimer_devif
setFrequency	platform/composite/inc/fsl_sdcard_spi.h	/^    uint32_t (*setFrequency)(sdspi_spi_t *spi, uint32_t frequency); \/*!< Set frequency of SPI *\/$/;"	m	struct:SdSpiOps
simConfig	platform/system/inc/fsl_clock_manager.h	/^    sim_config_t     simConfig;      \/*!< SIM configuration.      *\/$/;"	m	struct:ClockUserConfig
sim_adc_pretrg_sel_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} sim_adc_pretrg_sel_kl03z4_t;$/;"	t	typeref:enum:_sim_adc_pretrg_sel
sim_adc_trg_sel_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} sim_adc_trg_sel_kl03z4_t;$/;"	t	typeref:enum:_sim_adc_trg_sel
sim_clock_gate_name_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} sim_clock_gate_name_kl03z4_t;$/;"	t	typeref:enum:_sim_clock_gate_name
sim_hal_status_t	platform/hal/inc/fsl_sim_hal.h	/^} sim_hal_status_t;$/;"	t	typeref:enum:_sim_hal_status
sim_ptd7pad_strengh_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} sim_ptd7pad_strengh_kl03z4_t;$/;"	t	typeref:enum:_sim_ptd7pad_strengh
sim_tpm_ch_src_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} sim_tpm_ch_src_kl03z4_t;$/;"	t	typeref:enum:_sim_tpm_ch_src
sim_tpm_clk_sel_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} sim_tpm_clk_sel_kl03z4_t;$/;"	t	typeref:enum:_sim_tpm_clk_sel
sim_uart_rxsrc_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} sim_uart_rxsrc_kl03z4_t;$/;"	t	typeref:enum:_sim_uart_rxsrc
sim_uart_txsrc_kl03z4_t	platform/hal/src/sim/MKL03Z4/fsl_sim_hal_MKL03Z4.h	/^} sim_uart_txsrc_kl03z4_t;$/;"	t	typeref:enum:_sim_uart_txsrc
sinTable_f32	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t sinTable_f32[FAST_MATH_TABLE_SIZE + 1] = {$/;"	v
sinTable_q15	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t sinTable_q15[FAST_MATH_TABLE_SIZE + 1] = {$/;"	v
sinTable_q31	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t sinTable_q31[FAST_MATH_TABLE_SIZE + 1] = {$/;"	v
size	platform/composite/inc/fsl_soundcard.h	/^    uint16_t   size;\/*!< The size of a block *\/$/;"	m	struct:Audio_Buffer
size	platform/composite/inc/fsl_soundcard.h	/^    uint32_t size; \/*!< The size of a block *\/$/;"	m	struct:SoundcardState
size	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t size;  \/*!< The size of the ring*\/$/;"	m	struct:ENETMacPtpTsRing
size	platform/osa/inc/fsl_os_abstraction_bm.h	/^    uint16_t               size;          \/*!< The size in words of each message        *\/$/;"	m	struct:MsgQueue
size	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^    uint16_t  size;   \/*!< Size of the message in words                             *\/$/;"	m	struct:MsgqUCOSII
size	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^    uint16_t  size;  \/*!< size of the message in words                            *\/$/;"	m	struct:MsgqUCOSIII
slaveCallback	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    i2c_slave_callback_t slaveCallback;  \/*!< Pointer to user callback function. *\/$/;"	m	struct:I2CSlaveState
slaveCallback	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    i2c_slave_callback_t slaveCallback; \/*!< The slave callback function. *\/$/;"	m	struct:I2CSlaveUserConfig
slaveListening	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    bool slaveListening;                 \/*!< True if slave is in listening mode. *\/$/;"	m	struct:I2CSlaveState
slaveListening	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    bool slaveListening;                \/*!< The slave configuration mode. *\/$/;"	m	struct:I2CSlaveUserConfig
slave_master	platform/drivers/inc/fsl_sai_driver.h	/^    sai_master_slave_t  slave_master;\/*!< Master or slave. *\/$/;"	m	struct:SaiUserConfig
sleepOnExitOption	platform/system/inc/fsl_power_manager.h	/^    bool sleepOnExitOption;$/;"	m	struct:_power_manager_mode_user_config
sleepOnExitValue	platform/system/inc/fsl_power_manager.h	/^    bool sleepOnExitValue;$/;"	m	struct:_power_manager_mode_user_config
slewRate	platform/drivers/inc/fsl_gpio_driver.h	/^    port_slew_rate_t slewRate;          \/*! Select fast\/slow slew rate.*\/$/;"	m	struct:GpioOutputPin
slotEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool slotEnable; \/* Make the slot available. *\/$/;"	m	struct:__anon126
smc_hal_error_code_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_hal_error_code_t;$/;"	t	typeref:enum:_smc_hal_error_code
smc_lpo_option_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_lpo_option_t;$/;"	t	typeref:enum:_smc_lpo_option
smc_lpwui_option_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_lpwui_option_t;$/;"	t	typeref:enum:_smc_lpwui_option
smc_por_option_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_por_option_t;$/;"	t	typeref:enum:_smc_por_option
smc_power_mode_config_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_power_mode_config_t;$/;"	t	typeref:struct:_smc_power_mode_config
smc_power_mode_protection_config_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_power_mode_protection_config_t;$/;"	t	typeref:struct:_smc_power_mode_protection_config
smc_power_options_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_power_options_t;$/;"	t	typeref:enum:_smc_power_options
smc_pstop_option_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_pstop_option_t;$/;"	t	typeref:enum:_smc_pstop_option
smc_ram2_option_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_ram2_option_t;$/;"	t	typeref:enum:_smc_ram2_option
smc_run_mode_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_run_mode_t;$/;"	t	typeref:enum:_smc_run_mode
smc_stop_mode_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_stop_mode_t;$/;"	t	typeref:enum:_smc_stop_mode
smc_stop_submode_t	platform/hal/inc/fsl_smc_hal.h	/^} smc_stop_submode_t;$/;"	t	typeref:enum:_smc_stop_submode
snd_state_t	platform/composite/inc/fsl_soundcard.h	/^} snd_state_t;$/;"	t	typeref:struct:SoundcardState
snd_status_t	platform/composite/inc/fsl_soundcard.h	/^} snd_status_t;$/;"	t	typeref:enum:_snd_status
sound_card_t	platform/composite/inc/fsl_soundcard.h	/^} sound_card_t;$/;"	t	typeref:struct:Soundcard
sourceAddr	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t sourceAddr[kEnetMacAddrLen];\/*!< Source address*\/$/;"	m	struct:ENET8021vlanHeader
sourceAddr	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t sourceAddr[kEnetMacAddrLen];\/*!< Source address*\/$/;"	m	struct:ENETEthernetHeader
sourceAddressError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t sourceAddressError : 1;                \/*!< Source address error *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
sourceBusError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t sourceBusError : 1;                    \/*!< Bus error on the SRC address *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
sourceOffsetError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t sourceOffsetError : 1;                 \/*!< Source offset error *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
sourcePortId	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t sourcePortId[kEnetPtpSourcePortIdLen];\/*!< PTP source port ID*\/$/;"	m	struct:ENETMacPtpTsData
speed	platform/hal/inc/fsl_enet_hal.h	/^    enet_config_speed_t speed;    \/*!< 100M\/10M Speed*\/$/;"	m	struct:ENETConfigRMII
speedMode	platform/drivers/inc/fsl_cadc_driver.h	/^    cadc_conv_speed_mode_t speedMode; \/*!< ADC speed control mode, see "cadc_conv_speed_mode_t". *\/$/;"	m	struct:__anon124
spiDevice	platform/composite/inc/fsl_sdcard_spi.h	/^    void *spiDevice;                        \/*!< SPI specific device *\/$/;"	m	struct:SdSpiDevice
spiGateTable	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^static sim_clock_gate_name_t spiGateTable[] =$/;"	v	file:
spiInstance	platform/composite/inc/fsl_sdcard_spi.h	/^    uint32_t spiInstance;                   \/*!< SPI master instance *\/$/;"	m	struct:SdSpiDevice
spiSourceClock	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    uint32_t spiSourceClock;              \/*!< Module source clock*\/$/;"	m	struct:SpiDmaMasterState
spiSourceClock	platform/drivers/inc/fsl_spi_master_driver.h	/^    uint32_t spiSourceClock;              \/*!< Module source clock*\/$/;"	m	struct:SPIMasterState
spiState	platform/composite/inc/fsl_sdcard_spi.h	/^    void *spiState;                         \/*!< SPI specific state *\/$/;"	m	struct:SdSpiDevice
spi_clock_phase_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_clock_phase_t;$/;"	t	typeref:enum:_spi_clock_phase
spi_clock_polarity_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_clock_polarity_t;$/;"	t	typeref:enum:_spi_clock_polarity
spi_data_bitcount_mode_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_data_bitcount_mode_t;$/;"	t	typeref:enum:_spi_data_bitcount_mode
spi_dma_event_flag_t	platform/drivers/src/spi/fsl_spi_dma_slave_driver.c	/^} spi_dma_event_flag_t;$/;"	t	typeref:enum:_spi_dma_event_flags	file:
spi_dma_master_state_t	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^} spi_dma_master_state_t;$/;"	t	typeref:struct:SpiDmaMasterState
spi_dma_master_user_config_t	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^} spi_dma_master_user_config_t;$/;"	t	typeref:struct:SpiDmaUserConfig
spi_dma_slave_state_t	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^} spi_dma_slave_state_t;$/;"	t	typeref:struct:SPIDmaSlaveState
spi_dma_slave_user_config_t	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^} spi_dma_slave_user_config_t;$/;"	t	typeref:struct:SPIDmaSlaveUserConfig
spi_event_flag_t	platform/drivers/src/spi/fsl_spi_slave_driver.c	/^} spi_event_flag_t;$/;"	t	typeref:enum:_spi_event_flags	file:
spi_fifo_error_flag_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_fifo_error_flag_t;$/;"	t	typeref:enum:_spi_fifo_error_flag
spi_fifo_interrupt_source_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_fifo_interrupt_source_t ;$/;"	t	typeref:enum:_spi_fifo_interrupt_source
spi_fifo_status_flag_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_fifo_status_flag_t;$/;"	t	typeref:enum:_spi_fifo_status_flag
spi_master_slave_mode_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_master_slave_mode_t;$/;"	t	typeref:enum:_spi_master_slave_mode
spi_master_state_t	platform/drivers/inc/fsl_spi_master_driver.h	/^} spi_master_state_t;$/;"	t	typeref:struct:SPIMasterState
spi_master_user_config_t	platform/drivers/inc/fsl_spi_master_driver.h	/^} spi_master_user_config_t;$/;"	t	typeref:struct:SPIUserConfig
spi_pin_mode_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_pin_mode_t;$/;"	t	typeref:enum:_spi_pin_mode
spi_rxfifo_watermark_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_rxfifo_watermark_t;$/;"	t	typeref:enum:_spi_rxfifo_watermark
spi_shift_direction_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_shift_direction_t;$/;"	t	typeref:enum:_spi_shift_direction
spi_slave_state_t	platform/drivers/inc/fsl_spi_slave_driver.h	/^} spi_slave_state_t;$/;"	t	typeref:struct:SPISlaveState
spi_slave_user_config_t	platform/drivers/inc/fsl_spi_slave_driver.h	/^} spi_slave_user_config_t;$/;"	t	typeref:struct:SPISlaveUserConfig
spi_ss_output_mode_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_ss_output_mode_t;$/;"	t	typeref:enum:_spi_ss_output_mode
spi_status_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_status_t;$/;"	t	typeref:enum:_spi_errors
spi_txfifo_watermark_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_txfifo_watermark_t;$/;"	t	typeref:enum:_spi_txfifo_watermark
spi_w1c_interrupt_t	platform/hal/inc/fsl_spi_hal.h	/^} spi_w1c_interrupt_t;$/;"	t	typeref:enum:_spi_w1c_interrupt
srcAddr	platform/hal/inc/fsl_edma_hal.h	/^    uint32_t srcAddr;               \/*!< Memory address pointing to the source data. *\/$/;"	m	struct:EDMATransferConfig
srcLastAddrAdjust	platform/hal/inc/fsl_edma_hal.h	/^    uint32_t srcLastAddrAdjust;    \/*!< Last source address adjustment. *\/$/;"	m	struct:EDMATransferConfig
srcModulo	platform/hal/inc/fsl_edma_hal.h	/^    edma_modulo_t srcModulo;       \/*!< Source address modulo. *\/$/;"	m	struct:EDMATransferConfig
srcOffset	platform/hal/inc/fsl_edma_hal.h	/^    int16_t srcOffset;         \/*!< Sign-extended offset applied to the current source address to$/;"	m	struct:EDMATransferConfig
srcTransferSize	platform/hal/inc/fsl_edma_hal.h	/^    edma_transfer_size_t srcTransferSize;   \/*!< Source data transfer size. *\/$/;"	m	struct:EDMATransferConfig
ssap	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint8_t ssap[1];           \/*!< SSAP region*\/$/;"	m	struct:enet_8022_header
stage_rfft_f32	platform/CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_fast_f32.c	/^void stage_rfft_f32($/;"	f
start	platform/system/inc/fsl_hwtimer.h	/^    hwtimer_devif_start_t            start;$/;"	m	struct:Hwtimer_devif
startAddr	platform/drivers/inc/fsl_mpu_driver.h	/^    uint32_t            startAddr;     \/*!< memory region start address *\/$/;"	m	struct:MpuRegionConfig
startStopDetect	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    bool startStopDetect;               \/*!< The slave startStop detect configuration *\/$/;"	m	struct:I2CSlaveUserConfig
state	platform/CMSIS/Include/arm_math.h	/^    float32_t state[3];    \/**< The state array of length 3. *\/$/;"	m	struct:__anon15
state	platform/CMSIS/Include/arm_math.h	/^    q15_t state[3];       \/**< The state array of length 3. *\/$/;"	m	struct:__anon13
state	platform/CMSIS/Include/arm_math.h	/^    q31_t state[3];      \/**< The state array of length 3. *\/$/;"	m	struct:__anon14
state	platform/composite/inc/fsl_sdcard_spi.h	/^    uint32_t state;                                     \/*!< Card state *\/$/;"	m	struct:SdSpiCard
stateIndex	platform/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon59
stateIndex	platform/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon60
stateIndex	platform/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon61
stateIndex	platform/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon62
staticCallbacks	platform/system/inc/fsl_power_manager.h	/^    power_manager_callback_user_config_t * (* staticCallbacks)[]; \/*!< Pointer to callback table. *\/$/;"	m	struct:_power_manager_state
staticCallbacksNumber	platform/system/inc/fsl_power_manager.h	/^    uint8_t staticCallbacksNumber;                 \/*!< Max. number of callback configurations *\/$/;"	m	struct:_power_manager_state
stats	platform/drivers/inc/fsl_enet_driver.h	/^    enet_stats_t stats;                \/*!< Packets statistic*\/$/;"	m	struct:ENETDevIf
statsRxAlign	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsRxAlign;   \/*!< Receive non-octet alignment*\/$/;"	m	struct:ENETMacStats
statsRxCollision	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsRxCollision;      \/*!< Receive collision*\/$/;"	m	struct:ENETMacStats
statsRxDiscard	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsRxDiscard; \/*!< Receive discarded with error *\/$/;"	m	struct:ENETMacStats
statsRxError	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsRxError;   \/*!< Receive discarded with error packets*\/$/;"	m	struct:ENETMacStats
statsRxFcs	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsRxFcs;     \/*!< Receive CRC error*\/$/;"	m	struct:ENETMacStats
statsRxLengthGreater	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsRxLengthGreater;  \/*!< Receive length greater than RCR[MAX_FL] *\/$/;"	m	struct:ENETMacStats
statsRxMissed	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsRxMissed;  \/*!< Total number of receive packets*\/$/;"	m	struct:ENETMacStats
statsRxOverRun	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsRxOverRun;        \/*!< Receive over run*\/$/;"	m	struct:ENETMacStats
statsRxTotal	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsRxTotal;   \/*!< Total number of receive packets*\/$/;"	m	struct:ENETMacStats
statsRxTruncate	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsRxTruncate;\/*!< Receive truncate*\/$/;"	m	struct:ENETMacStats
statsTxDiscard	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsTxDiscard; \/*!< Transmit discarded with error *\/$/;"	m	struct:ENETMacStats
statsTxError	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsTxError;   \/*!< Transmit error*\/$/;"	m	struct:ENETMacStats
statsTxExcessCollision	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsTxExcessCollision;\/*!< Transmit excess collision*\/$/;"	m	struct:ENETMacStats
statsTxLarge	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsTxLarge;          \/*!< Transmit large packet*\/$/;"	m	struct:ENETMacStats
statsTxLateCollision	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsTxLateCollision;  \/*!< Transmit late collision*\/$/;"	m	struct:ENETMacStats
statsTxMissed	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsTxMissed;  \/*!< Transmit missed*\/$/;"	m	struct:ENETMacStats
statsTxOverFlow	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsTxOverFlow;       \/*!< Transmit overflow*\/$/;"	m	struct:ENETMacStats
statsTxSmall	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsTxSmall;          \/*!< Transmit small packet*\/$/;"	m	struct:ENETMacStats
statsTxTotal	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsTxTotal;   \/*!< Total number of transmit packets*\/$/;"	m	struct:ENETMacStats
statsTxUnderFlow	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t statsTxUnderFlow;      \/*!< Transmit under flow*\/$/;"	m	struct:ENETMacStats
status	platform/drivers/inc/fsl_dma_driver.h	/^    volatile dma_channel_status_t status;\/*!< Channel status *\/$/;"	m	struct:DmaChannel
status	platform/drivers/inc/fsl_dspi_edma_slave_driver.h	/^    dspi_status_t status;                       \/*!< Current state of slave *\/$/;"	m	struct:DSPIEdmaSlaveState
status	platform/drivers/inc/fsl_dspi_slave_driver.h	/^    dspi_status_t status;                       \/*!< Current state of slave *\/$/;"	m	struct:DSPISlaveState
status	platform/drivers/inc/fsl_edma_driver.h	/^    volatile edma_chn_status_t status;   \/*!< eDMA channel status. *\/$/;"	m	struct:EDMAChnState
status	platform/drivers/inc/fsl_i2c_master_driver.h	/^    volatile i2c_status_t status;$/;"	m	struct:I2CMasterState
status	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    i2c_status_t status;                 \/*!< The slave I2C status. *\/$/;"	m	struct:I2CSlaveState
status	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    spi_status_t status;                        \/*!< Current state of slave *\/$/;"	m	struct:SPIDmaSlaveState
status	platform/drivers/inc/fsl_spi_slave_driver.h	/^    spi_status_t status;                        \/*!< Current state of slave *\/$/;"	m	struct:SPISlaveState
status	platform/drivers/inc/fsl_tsi_driver.h	/^  tsi_status_t                          status;             \/**< Current status of the driver. *\/$/;"	m	struct:TsiState
stcd	platform/composite/inc/fsl_soundcard.h	/^    edma_software_tcd_t  stcd[AUDIO_BUFFER_BLOCK + 1];    \/*!< TCDs for eDMA configuration. *\/$/;"	m	struct:AudioController
stcdSrc2CmdDataLast	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    edma_software_tcd_t * stcdSrc2CmdDataLast; \/*!< Pointer to SW TCD in memory *\/$/;"	m	struct:DspiEdmaMasterState
stop	platform/system/inc/fsl_hwtimer.h	/^    hwtimer_devif_stop_t             stop;$/;"	m	struct:Hwtimer_devif
stopBitCount	platform/drivers/inc/fsl_lpsci_driver.h	/^    lpsci_stop_bit_count_t stopBitCount; \/*!< number of stop bits, 1 stop bit (default) or 2 stop bits *\/$/;"	m	struct:LpsciUserConfig
stopBitCount	platform/drivers/inc/fsl_lpuart_driver.h	/^    lpuart_stop_bit_count_t stopBitCount;\/*!< number of stop bits, 1 stop bit (default) or 2 stop bits*\/$/;"	m	struct:LpuartUserConfig
stopBitCount	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    lpuart_stop_bit_count_t stopBitCount;\/*!< number of stop bits, 1 stop bit (default) or 2 stop bits*\/$/;"	m	struct:LpuartEdmaUserConfig
stopBitCount	platform/drivers/inc/fsl_uart_driver.h	/^    uart_stop_bit_count_t stopBitCount; \/*!< number of stop bits, 1 stop bit (default) or 2 stop bits *\/$/;"	m	struct:UartUserConfig
stopBitCount	platform/drivers/inc/fsl_uart_edma_driver.h	/^    uart_stop_bit_count_t stopBitCount; \/*!< number of stop bits, 1 stop bit (default) or 2 stop bits *\/$/;"	m	struct:UartEdmaUserConfig
stopDetect	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    bool stopDetect;                    \/*!< The slave Stop detect configuration *\/$/;"	m	struct:I2CSlaveUserConfig
stopEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool stopEnable;    \/*!< Stop mode enable. *\/$/;"	m	struct:__anon124
stopSubMode	platform/hal/inc/fsl_smc_hal.h	/^    smc_stop_submode_t  stopSubMode;        \/*!< Stop submode(enum), see smc_stop_submode_t *\/$/;"	m	struct:_smc_power_mode_config
subTicks	platform/system/inc/fsl_hwtimer.h	/^    uint32_t subTicks;$/;"	m	struct:Hwtimer_time
swFeature	platform/drivers/inc/fsl_sdhc_driver.h	/^    uint32_t swFeature;                             \/*!< Host controller driver features *\/$/;"	m	struct:SdhcHostDevice
swap_be16	platform/drivers/inc/fsl_sdhc_driver.h	307;"	d
swap_be32	platform/composite/src/sdcard/fsl_sdhc_card.c	39;"	d	file:
swap_be32	platform/composite/src/sdcard/fsl_sdhc_card.c	41;"	d	file:
swap_be32	platform/drivers/inc/fsl_sdhc_driver.h	306;"	d
swap_be32	platform/drivers/inc/fsl_sdhc_driver.h	309;"	d
syncEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool syncEnable;    \/*!< Enable external sync input to trigger conversion. *\/$/;"	m	struct:__anon124
syncMethod	platform/drivers/inc/fsl_ftm_driver.h	/^    uint32_t syncMethod; \/*!< Register synch options available in the ftm_sync_method_t enumeration *\/$/;"	m	struct:FtmUserConfig
syncPointEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool syncPointEnable; \/*!< Sample waits for an enabled SYNC input to occur. *\/$/;"	m	struct:__anon126
sync_mode	platform/drivers/inc/fsl_sai_driver.h	/^    sai_sync_mode_t     sync_mode;\/*!< Synchronous or asynchronous. *\/$/;"	m	struct:SaiUserConfig
sync_mode	platform/drivers/inc/fsl_sai_driver.h	/^    sai_sync_mode_t sync_mode;$/;"	m	struct:sai_state
taac	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t taac;                   \/*!< Data read access-time-1 [119:112] *\/$/;"	m	struct:SdCsd
tail	platform/osa/inc/fsl_os_abstraction_bm.h	/^    uint16_t               tail;          \/*!< Index of the next place to write to      *\/$/;"	m	struct:MsgQueue
targetClockConfigIndex	platform/system/inc/fsl_clock_manager.h	/^    uint8_t targetClockConfigIndex;    \/*!< Target clock configuration index. *\/$/;"	m	struct:ClockNotifyStruct
targetPowerConfigIndex	platform/system/inc/fsl_power_manager.h	/^    uint8_t targetPowerConfigIndex;    \/*!< Target power configuration index. *\/$/;"	m	struct:_power_notify_struct
targetPowerConfigPtr	platform/system/inc/fsl_power_manager.h	/^    power_manager_user_config_t *targetPowerConfigPtr; \/*!< Pointer to target power configuration *\/$/;"	m	struct:_power_notify_struct
task_control_block_t	platform/osa/inc/fsl_os_abstraction_bm.h	/^} task_control_block_t;$/;"	t	typeref:struct:TaskControlBlock
task_handler_t	platform/osa/inc/fsl_os_abstraction_bm.h	/^typedef task_control_block_t* task_handler_t;$/;"	t
task_handler_t	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^typedef TaskHandle_t      task_handler_t;$/;"	t
task_handler_t	platform/osa/inc/fsl_os_abstraction_mqx.h	/^typedef _task_id task_handler_t;$/;"	t
task_handler_t	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef OS_TCB*           task_handler_t;$/;"	t
task_handler_t	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef OS_TCB* task_handler_t;$/;"	t
task_init	platform/osa/src/fsl_os_abstraction_bm.c	/^void task_init(void)$/;"	f
task_param_t	platform/osa/inc/fsl_os_abstraction_bm.h	/^typedef void* task_param_t;$/;"	t
task_param_t	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^typedef void* task_param_t;$/;"	t
task_param_t	platform/osa/inc/fsl_os_abstraction_mqx.h	/^typedef uint32_t task_param_t;$/;"	t
task_param_t	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef void* task_param_t;$/;"	t
task_param_t	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef void* task_param_t;$/;"	t
task_stack_t	platform/osa/inc/fsl_os_abstraction_bm.h	/^typedef uint32_t task_stack_t;$/;"	t
task_stack_t	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^typedef portSTACK_TYPE   task_stack_t;$/;"	t
task_stack_t	platform/osa/inc/fsl_os_abstraction_mqx.h	/^typedef uint32_t task_stack_t;$/;"	t
task_stack_t	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef OS_STK            task_stack_t;$/;"	t
task_stack_t	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef CPU_STK task_stack_t;$/;"	t
task_t	platform/osa/inc/fsl_os_abstraction_bm.h	/^typedef void (* task_t)(task_param_t param);$/;"	t
task_t	platform/osa/inc/fsl_os_abstraction_free_rtos.h	/^typedef pdTASK_CODE      task_t;$/;"	t
task_t	platform/osa/inc/fsl_os_abstraction_mqx.h	/^typedef TASK_FPTR task_t;$/;"	t
task_t	platform/osa/inc/fsl_os_abstraction_ucosii.h	/^typedef void (* task_t)(task_param_t param);$/;"	t
task_t	platform/osa/inc/fsl_os_abstraction_ucosiii.h	/^typedef void (* task_t)(task_param_t param);$/;"	t
testSelect	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t testSelect:1; \/*!< 0 means quick test, 1 means byte test *\/$/;"	m	struct:_wdog_common_config::CommonConfig
testWdog	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t testWdog:1; \/*!< WDOG enable configure *\/$/;"	m	struct:_wdog_common_config::CommonConfig
thresh	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    uint16_t thresh;   \/*!< High threshold. *\/$/;"	m	struct:TsiConfig
thresh	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    uint16_t thresh;   \/*!< High threshold. *\/$/;"	m	struct:TsiConfig
thresl	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^    uint16_t thresl;   \/*!< Low threshold. *\/$/;"	m	struct:TsiConfig
thresl	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^    uint16_t thresl;   \/*!< Low threshold. *\/$/;"	m	struct:TsiConfig
ticks	platform/system/inc/fsl_hwtimer.h	/^    uint64_t ticks;$/;"	m	struct:Hwtimer_time
ticks	platform/system/inc/fsl_hwtimer.h	/^    volatile uint64_t               ticks;$/;"	m	struct:Hwtimer
timeStamp	platform/drivers/inc/fsl_enet_driver.h	/^    enet_mac_ptp_time_t timeStamp;\/*!< PTP timestamp*\/$/;"	m	struct:ENETMacPtpTsData
time_diff	platform/osa/src/fsl_os_abstraction_bm.c	/^static uint32_t time_diff(uint32_t time_start, uint32_t time_end)$/;"	f	file:
time_start	platform/osa/inc/fsl_os_abstraction_bm.h	/^    uint32_t         time_start;           \/*!< The time to start timeout                        *\/$/;"	m	struct:Event
time_start	platform/osa/inc/fsl_os_abstraction_bm.h	/^    uint32_t         time_start; \/*!< The time to start timeout                        *\/$/;"	m	struct:Semaphore
time_start	platform/osa/inc/fsl_os_abstraction_bm.h	/^    uint32_t         time_start; \/*!< The time to start timeout                       *\/$/;"	m	struct:Mutex
timeout	platform/osa/inc/fsl_os_abstraction_bm.h	/^    uint32_t         timeout;              \/*!< Timeout to wait in milliseconds                  *\/$/;"	m	struct:Event
timeout	platform/osa/inc/fsl_os_abstraction_bm.h	/^    uint32_t         timeout;    \/*!< Timeout to wait in milliseconds                  *\/$/;"	m	struct:Semaphore
timeout	platform/osa/inc/fsl_os_abstraction_bm.h	/^    uint32_t         timeout;    \/*!< Timeout to wait in milliseconds                 *\/$/;"	m	struct:Mutex
timeoutValue	platform/drivers/inc/fsl_wdog_driver.h	/^    uint32_t timeoutValue; \/*!< Timeout value *\/$/;"	m	struct:WdogUserConfig
timerMode	platform/drivers/inc/fsl_lptmr_driver.h	/^    lptmr_timer_mode_t timerMode; \/*!< Timer counter mode or pulse counter mode *\/$/;"	m	struct:LptmrUserConfig
timestamp	platform/hal/inc/fsl_enet_hal.h	/^    uint32_t  timestamp;        \/*!< Timestamp *\/$/;"	m	struct:ENETBdStruct
timestamp	platform/hal/inc/fsl_enet_hal.h	/^    uint32_t  timestamp;        \/*!< Timestamp pointer*\/$/;"	m	struct:ENETBdStruct
tofFrequency	platform/drivers/inc/fsl_ftm_driver.h	/^    uint8_t tofFrequency; \/*!< Select ratio between number of overflows to times TOF is set *\/$/;"	m	struct:FtmUserConfig
tpidtag	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t tpidtag;      \/*!< ENET 8021tag header tag region*\/$/;"	m	struct:ENET8021vlanHeader
tpmGateTable	platform/system/src/clock/MKL03Z4/fsl_clock_MKL03Z4.c	/^static sim_clock_gate_name_t tpmGateTable[] =$/;"	v	file:
tpm_clock_mode_t	platform/hal/inc/fsl_tpm_hal.h	/^}tpm_clock_mode_t;$/;"	t	typeref:enum:_tpm_clock_mode
tpm_clock_ps_t	platform/hal/inc/fsl_tpm_hal.h	/^}tpm_clock_ps_t;$/;"	t	typeref:enum:_tpm_clock_ps
tpm_clock_source_t	platform/drivers/inc/fsl_tpm_driver.h	/^}tpm_clock_source_t;$/;"	t	typeref:enum:_tpm_clock_source
tpm_counting_mode_t	platform/hal/inc/fsl_tpm_hal.h	/^}tpm_counting_mode_t;$/;"	t	typeref:enum:_tpm_counting_mode
tpm_general_config_t	platform/drivers/inc/fsl_tpm_driver.h	/^}tpm_general_config_t;$/;"	t	typeref:struct:TpmGeneralConfig
tpm_input_capture_mode_t	platform/hal/inc/fsl_tpm_hal.h	/^}tpm_input_capture_mode_t;$/;"	t	typeref:enum:_tpm_input_capture_mode_t
tpm_output_compare_mode_t	platform/hal/inc/fsl_tpm_hal.h	/^}tpm_output_compare_mode_t;$/;"	t	typeref:enum:_tpm_output_compare_mode_t
tpm_pwm_edge_mode_t	platform/hal/inc/fsl_tpm_hal.h	/^}tpm_pwm_edge_mode_t;$/;"	t	typeref:enum:_tpm_pwm_edge_mode_t
tpm_pwm_mode_t	platform/hal/inc/fsl_tpm_hal.h	/^}tpm_pwm_mode_t;$/;"	t	typeref:enum:_tpm_pwm_mode_t
tpm_pwm_param_t	platform/hal/inc/fsl_tpm_hal.h	/^}tpm_pwm_param_t;$/;"	t	typeref:struct:TpmPwmParam
tpm_trigger_source_t	platform/hal/inc/fsl_tpm_hal.h	/^}tpm_trigger_source_t;$/;"	t	typeref:enum:_tpm_trigger_source_t
tranSpeed	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t tranSpeed;              \/*!< Maximum data transfer rate [103:96] *\/$/;"	m	struct:SdCsd
transMode	platform/drivers/inc/fsl_sdhc_driver.h	/^    sdhc_transfer_mode_t transMode;                 \/*!< SDHC transfer mode *\/$/;"	m	struct:SdhcUserConfig
transferByteCnt	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    uint32_t transferByteCnt;  \/*!< Number of bytes to transfer.*\/$/;"	m	struct:SpiDmaMasterState
transferCancelledError	platform/hal/inc/fsl_edma_hal.h	/^        uint32_t transferCancelledError : 1;            \/*!< Transfer cancelled *\/$/;"	m	struct:EDMAErrorStatusAll::__anon128
transferredByteCount	platform/drivers/inc/fsl_spi_dma_master_driver.h	/^    volatile size_t transferredByteCount;   \/*!< Number of bytes transferred so far.*\/$/;"	m	struct:SpiDmaMasterState
transferredByteCount	platform/drivers/inc/fsl_spi_dma_slave_driver.h	/^    volatile int32_t transferredByteCount;      \/*!< Number of bytes transferred so far.*\/$/;"	m	struct:SPIDmaSlaveState
transferredByteCount	platform/drivers/inc/fsl_spi_master_driver.h	/^    volatile size_t transferredByteCount;   \/*!< Number of bytes transferred so far.*\/$/;"	m	struct:SPIMasterState
transferredByteCount	platform/drivers/inc/fsl_spi_slave_driver.h	/^    volatile int32_t transferredByteCount;      \/*!< Number of bytes transferred so far.*\/$/;"	m	struct:SPISlaveState
triggerEnable	platform/drivers/inc/fsl_cmp_driver.h	/^    bool triggerEnable; \/*!< Enable triggering mode.  *\/$/;"	m	struct:CmpUserConfig
triggerMode	platform/drivers/inc/fsl_dac_driver.h	/^    dac_trigger_mode_t triggerMode;$/;"	m	struct:DacUserConfig
triggerSource	platform/drivers/inc/fsl_tpm_driver.h	/^    tpm_trigger_source_t triggerSource; \/*!< Trigger source if trigger mode enabled*\/$/;"	m	struct:TpmGeneralConfig
triggerSrcMode	platform/drivers/inc/fsl_pdb_driver.h	/^    pdb_trigger_src_mode_t triggerSrcMode; \/*!< Select the input source of trigger.*\/$/;"	m	struct:PdbUserConfig
tsi_OpModeCnt	platform/drivers/inc/fsl_tsi_driver.h	/^  tsi_OpModeCnt,               \/**< Count of TSI modes - for internal use. *\/$/;"	e	enum:TsiModes
tsi_OpModeLowPower	platform/drivers/inc/fsl_tsi_driver.h	/^  tsi_OpModeLowPower,          \/**< The low power mode of TSI. *\/$/;"	e	enum:TsiModes
tsi_OpModeNoChange	platform/drivers/inc/fsl_tsi_driver.h	/^  tsi_OpModeNoChange           \/**< The special value of operation mode that allows call for example @ref TSI_DRV_DisableLowPower function without change of operation mode. *\/$/;"	e	enum:TsiModes
tsi_OpModeNoise	platform/drivers/inc/fsl_tsi_driver.h	/^  tsi_OpModeNoise,             \/**< The noise mode of TSI. This mode is not valid with TSI HW, valid only fot TSIL HW. *\/$/;"	e	enum:TsiModes
tsi_OpModeNormal	platform/drivers/inc/fsl_tsi_driver.h	/^  tsi_OpModeNormal = 0,        \/**< The normal mode of TSI. *\/$/;"	e	enum:TsiModes
tsi_OpModeProximity	platform/drivers/inc/fsl_tsi_driver.h	/^  tsi_OpModeProximity,         \/**< The proximity sensing mode of TSI. *\/$/;"	e	enum:TsiModes
tsi_active_mode_clock_divider_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^} tsi_active_mode_clock_divider_t;$/;"	t	typeref:enum:_tsi_active_mode_clock_divider
tsi_active_mode_clock_source_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^} tsi_active_mode_clock_source_t;$/;"	t	typeref:enum:_tsi_active_mode_clock_source
tsi_active_mode_prescaler_limits_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^}tsi_active_mode_prescaler_limits_t;$/;"	t	typeref:struct:_tsi_active_mode_prescaler_limits
tsi_active_mode_prescaler_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^} tsi_active_mode_prescaler_t;$/;"	t	typeref:enum:_tsi_active_mode_prescaler
tsi_analog_mode_select_t	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^} tsi_analog_mode_select_t;$/;"	t	typeref:enum:_tsi_analog_mode_select
tsi_callback_t	platform/drivers/inc/fsl_tsi_driver.h	/^typedef void (*tsi_callback_t)(uint32_t instance, void* usrData);$/;"	t
tsi_channel_number_t	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^} tsi_channel_number_t;$/;"	t	typeref:enum:_tsi_channel_number
tsi_config_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^}tsi_config_t;$/;"	t	typeref:struct:TsiConfig
tsi_config_t	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^}tsi_config_t;$/;"	t	typeref:struct:TsiConfig
tsi_electrode_osc_prescaler_t	platform/hal/inc/fsl_tsi_hal.h	/^} tsi_electrode_osc_prescaler_t;$/;"	t	typeref:enum:_tsi_electrode_osc_prescaler
tsi_external_osc_charge_current_limits_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^}tsi_external_osc_charge_current_limits_t;$/;"	t	typeref:struct:_tsi_external_osc_charge_current_limits
tsi_external_osc_charge_current_limits_t	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^}tsi_external_osc_charge_current_limits_t;$/;"	t	typeref:struct:_tsi_external_osc_charge_current_limits
tsi_external_osc_charge_current_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^} tsi_external_osc_charge_current_t;$/;"	t	typeref:enum:_tsi_external_osc_charge_current
tsi_external_osc_charge_current_t	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^} tsi_external_osc_charge_current_t;$/;"	t	typeref:enum:_tsi_external_osc_charge_current
tsi_internal_cap_trim_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^} tsi_internal_cap_trim_t;$/;"	t	typeref:enum:_tsi_internal_cap_trim
tsi_low_power_interval_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^} tsi_low_power_interval_t;$/;"	t	typeref:enum:_tsi_low_power_interval
tsi_modes_t	platform/drivers/inc/fsl_tsi_driver.h	/^}tsi_modes_t;$/;"	t	typeref:enum:TsiModes
tsi_n_consecutive_scans_limits_t	platform/hal/inc/fsl_tsi_hal.h	/^}tsi_n_consecutive_scans_limits_t;$/;"	t	typeref:struct:_tsi_n_consecutive_scans_limits
tsi_n_consecutive_scans_t	platform/hal/inc/fsl_tsi_hal.h	/^} tsi_n_consecutive_scans_t;$/;"	t	typeref:enum:_tsi_n_consecutive_scans
tsi_operation_mode_t	platform/drivers/inc/fsl_tsi_driver.h	/^}tsi_operation_mode_t;$/;"	t	typeref:struct:TsiOperationMode
tsi_osc_delta_voltage_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^} tsi_osc_delta_voltage_t;$/;"	t	typeref:enum:_tsi_osc_delta_voltage
tsi_oscilator_voltage_rails_t	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^} tsi_oscilator_voltage_rails_t;$/;"	t	typeref:enum:_tsi_oscilator_voltage_rails
tsi_parameter_limits_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^}tsi_parameter_limits_t;$/;"	t	typeref:struct:_tsi_parameter_limits
tsi_parameter_limits_t	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^}tsi_parameter_limits_t;$/;"	t	typeref:struct:_tsi_parameter_limits
tsi_reference_osc_charge_current_limits_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^}tsi_reference_osc_charge_current_limits_t;$/;"	t	typeref:struct:_tsi_reference_osc_charge_current_limits
tsi_reference_osc_charge_current_limits_t	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^}tsi_reference_osc_charge_current_limits_t;$/;"	t	typeref:struct:_tsi_reference_osc_charge_current_limits
tsi_reference_osc_charge_current_t	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^} tsi_reference_osc_charge_current_t;$/;"	t	typeref:enum:_tsi_reference_osc_charge_current
tsi_reference_osc_charge_current_t	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^} tsi_reference_osc_charge_current_t;$/;"	t	typeref:enum:_tsi_reference_osc_charge_current
tsi_state_t	platform/drivers/inc/fsl_tsi_driver.h	/^}tsi_state_t;$/;"	t	typeref:struct:TsiState
tsi_status_t	platform/hal/inc/fsl_tsi_hal.h	/^} tsi_status_t;$/;"	t	typeref:enum:_tsi_status
tsi_user_config_t	platform/drivers/inc/fsl_tsi_driver.h	/^} tsi_user_config_t;$/;"	t	typeref:struct:TsiUserConfig
twidCoefModifier	platform/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;         \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon25
twidCoefModifier	platform/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;         \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon26
twidCoefModifier	platform/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon21
twidCoefModifier	platform/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon22
twidCoefModifier	platform/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon23
twidCoefModifier	platform/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon24
twidCoefRModifier	platform/CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;                     \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon32
twidCoefRModifier	platform/CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;                 \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon31
twidCoefRModifier	platform/CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;               \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon30
twiddleCoef	platform/CMSIS/Include/arm_common_tables.h	60;"	d
twiddleCoef_1024	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_1024[2048] = {$/;"	v
twiddleCoef_1024_q15	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t twiddleCoef_1024_q15[1536] = {$/;"	v
twiddleCoef_1024_q31	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t twiddleCoef_1024_q31[1536] = {$/;"	v
twiddleCoef_128	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_128[256] = {$/;"	v
twiddleCoef_128_q15	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t twiddleCoef_128_q15[192] = {$/;"	v
twiddleCoef_128_q31	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t twiddleCoef_128_q31[192] = {$/;"	v
twiddleCoef_16	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_16[32] = {$/;"	v
twiddleCoef_16_q15	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t twiddleCoef_16_q15[24] = {$/;"	v
twiddleCoef_16_q31	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t twiddleCoef_16_q31[24] = {$/;"	v
twiddleCoef_2048	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_2048[4096] = {$/;"	v
twiddleCoef_2048_q15	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t twiddleCoef_2048_q15[3072] = {$/;"	v
twiddleCoef_2048_q31	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t twiddleCoef_2048_q31[3072] = {$/;"	v
twiddleCoef_256	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_256[512] = {$/;"	v
twiddleCoef_256_q15	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t twiddleCoef_256_q15[384] = {$/;"	v
twiddleCoef_256_q31	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t twiddleCoef_256_q31[384] = {$/;"	v
twiddleCoef_32	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_32[64] = {$/;"	v
twiddleCoef_32_q15	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t twiddleCoef_32_q15[48] = {$/;"	v
twiddleCoef_32_q31	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t twiddleCoef_32_q31[48] = {$/;"	v
twiddleCoef_4096	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_4096[8192] = {$/;"	v
twiddleCoef_4096_q15	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t twiddleCoef_4096_q15[6144] = $/;"	v
twiddleCoef_4096_q31	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t twiddleCoef_4096_q31[6144] = $/;"	v
twiddleCoef_512	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_512[1024] = {$/;"	v
twiddleCoef_512_q15	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t twiddleCoef_512_q15[768] = {$/;"	v
twiddleCoef_512_q31	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t twiddleCoef_512_q31[768] = {$/;"	v
twiddleCoef_64	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_64[128] = {$/;"	v
twiddleCoef_64_q15	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t twiddleCoef_64_q15[96] = {$/;"	v
twiddleCoef_64_q31	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t twiddleCoef_64_q31[96] = {$/;"	v
twiddleCoef_rfft_1024	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_rfft_1024[1024] = {$/;"	v
twiddleCoef_rfft_128	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_rfft_128[128] = {$/;"	v
twiddleCoef_rfft_2048	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_rfft_2048[2048] = {$/;"	v
twiddleCoef_rfft_256	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_rfft_256[256] = {$/;"	v
twiddleCoef_rfft_32	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_rfft_32[32] = {$/;"	v
twiddleCoef_rfft_4096	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_rfft_4096[4096] = {$/;"	v
twiddleCoef_rfft_512	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_rfft_512[512] = {$/;"	v
twiddleCoef_rfft_64	platform/CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const float32_t twiddleCoef_rfft_64[64] = {$/;"	v
txAccelerCfg	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t txAccelerCfg; \/*!< Transmit accelerator configure, should be set when kEnetRxAccelEnable is set*\/$/;"	m	struct:ENETMacConfig
txAlmostEmpty	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t txAlmostEmpty;  \/*!< Transmit FIFO section almost empty threshold, The minimum value of 4 should be set*\/$/;"	m	struct:ENETConfigTxFifo
txAlmostFull	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t txAlmostFull;   \/*!< Transmit FIFO section almost full threshold, The minmum value of 6 is reruired$/;"	m	struct:ENETConfigTxFifo
txBdBasePtr	platform/drivers/inc/fsl_enet_driver.h	/^    volatile enet_bd_struct_t * txBdBasePtr;   \/*!< Transmit buffer descriptor base address pointer*\/$/;"	m	struct:ENETBuffDescripContext
txBdCurPtr	platform/drivers/inc/fsl_enet_driver.h	/^    volatile enet_bd_struct_t * txBdCurPtr;    \/*!< Current transmit buffer descriptor pointer*\/$/;"	m	struct:ENETBuffDescripContext
txBdDirtyPtr	platform/drivers/inc/fsl_enet_driver.h	/^    volatile enet_bd_struct_t * txBdDirtyPtr;  \/*!< Last cleaned transmit buffer descriptor pointer*\/$/;"	m	struct:ENETBuffDescripContext
txBdNumber	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t txBdNumber;    \/*!< Transmit buffer descriptor number*\/$/;"	m	struct:ENETBuffConfig
txBdPtr	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static uint8_t *txBdPtr[HW_ENET_INSTANCE_COUNT];$/;"	v	file:
txBdPtrAlign	platform/drivers/inc/fsl_enet_driver.h	/^    volatile enet_bd_struct_t  *txBdPtrAlign; \/*!< Aligned transmit buffer descriptor pointer*\/$/;"	m	struct:ENETBuffConfig
txBroadcastPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txBroadcastPackets;  \/*!< Transmit broadcast packets*\/$/;"	m	struct:ENETMibTxStat
txBuff	platform/drivers/inc/fsl_i2c_master_driver.h	/^    const uint8_t * txBuff;$/;"	m	struct:I2CMasterState
txBuff	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    const uint8_t *txBuff;               \/*!< Pointer to Tx Buffer.*\/$/;"	m	struct:I2CSlaveState
txBuff	platform/drivers/inc/fsl_lpsci_driver.h	/^    const uint8_t * txBuff;        \/*!< The buffer of data being sent.*\/$/;"	m	struct:LpsciState
txBuff	platform/drivers/inc/fsl_lpuart_driver.h	/^    const uint8_t * txBuff;          \/*!< The buffer of data being sent.*\/$/;"	m	struct:LpuartState
txBuff	platform/drivers/inc/fsl_uart_driver.h	/^    const uint8_t * txBuff;        \/*!< The buffer of data being sent.*\/$/;"	m	struct:UartState
txBuffSizeAlign	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t txBuffSizeAlign;    \/*!< Aligned transmit buffer size and must be larger than 256*\/$/;"	m	struct:ENETBuffConfig
txBuffSizeAlign	platform/drivers/inc/fsl_enet_driver.h	/^    uint32_t txBuffSizeAlign;    \/*!< Transmit buffer size alignment *\/$/;"	m	struct:ENETBuffDescripContext
txBuffer	platform/drivers/src/enet/fsl_enet_rtcs_adapter.c	/^static uint8_t *txBuffer[HW_ENET_INSTANCE_COUNT];$/;"	v	file:
txBufferAlign	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t *txBufferAlign;     \/*!< Aligned transmit buffer descriptor pointer*\/$/;"	m	struct:ENETBuffConfig
txByte1024to2047Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txByte1024to2047Packets;  \/*!< Transmit packets 1024-byte to 2047-byte*\/$/;"	m	struct:ENETMibTxStat
txByte128to255Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txByte128to255Packets;   \/*!< Transmit packets 128-byte to 255-byte*\/$/;"	m	struct:ENETMibTxStat
txByte256to511Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txByte256to511Packets;   \/*!< Transmit packets 256-byte to 511-byte*\/$/;"	m	struct:ENETMibTxStat
txByte512to1023Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txByte512to1023Packets;  \/*!< Transmit packets 512-byte to 1023-byte*\/$/;"	m	struct:ENETMibTxStat
txByte64Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txByte64Packets;     \/*!< Transmit packets 64-byte*\/$/;"	m	struct:ENETMibTxStat
txByte65to127Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txByte65to127Packets;   \/*!< Transmit packets 65-byte to 127-byte*\/$/;"	m	struct:ENETMibTxStat
txByteOver2048Packets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txByteOver2048Packets;   \/*!< Transmit packets over 2048-byte*\/$/;"	m	struct:ENETMibTxStat
txCollision	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txCollision;          \/*!< Transmit packets with collision*\/$/;"	m	struct:ENETMibTxStat
txCrcAlignErrorPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txCrcAlignErrorPackets;  \/*!< Transmit packets with crc\/align error*\/$/;"	m	struct:ENETMibTxStat
txEmpty	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t txEmpty;        \/*!< Transmit FIFO section empty threshold, default zero*\/$/;"	m	struct:ENETConfigTxFifo
txFifoEntryCount	platform/drivers/inc/fsl_uart_driver.h	/^    uint8_t txFifoEntryCount;      \/*!< Number of data word entries in TX FIFO. *\/$/;"	m	struct:UartState
txFifoPtr	platform/hal/inc/fsl_enet_hal.h	/^    enet_config_tx_fifo_t *txFifoPtr;    \/*!< Transmit fifo configuration, if NULL default values will be used*\/$/;"	m	struct:ENETMacConfig
txFifoWrite	platform/hal/inc/fsl_enet_hal.h	/^    uint8_t txFifoWrite; \/*!< Transmit FIFO write. This should be set when isStoreForwardEnabled$/;"	m	struct:ENETConfigTxFifo
txInterPacketGap	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txInterPacketGap; \/*!< Transmit inter-packet-gap*\/           $/;"	m	struct:ENETSpecialMacConfig
txIrqSync	platform/drivers/inc/fsl_flexcan_driver.h	/^    semaphore_t txIrqSync;                \/*!< Used to wait for ISR to complete its TX business.*\/$/;"	m	struct:FlexCANState
txIrqSync	platform/drivers/inc/fsl_lpsci_driver.h	/^    semaphore_t txIrqSync;         \/*!< Used to wait for ISR to complete its TX business. *\/$/;"	m	struct:LpsciState
txIrqSync	platform/drivers/inc/fsl_lpuart_driver.h	/^    semaphore_t txIrqSync;           \/*!< Used to wait for ISR to complete its Tx business.*\/$/;"	m	struct:LpuartState
txIrqSync	platform/drivers/inc/fsl_lpuart_edma_driver.h	/^    semaphore_t txIrqSync;      \/*!< Used to wait for ISR to complete its TX business. *\/$/;"	m	struct:LpuartEdmaState
txIrqSync	platform/drivers/inc/fsl_uart_driver.h	/^    semaphore_t txIrqSync;         \/*!< Used to wait for ISR to complete its TX business. *\/$/;"	m	struct:UartState
txIrqSync	platform/drivers/inc/fsl_uart_edma_driver.h	/^    semaphore_t txIrqSync;      \/*!< Used to wait for ISR to complete its TX business. *\/$/;"	m	struct:UartEdmaState
txMulticastPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txMulticastPackets;  \/*!< Transmit multicast packets*\/$/;"	m	struct:ENETMibTxStat
txOctets	platform/hal/inc/fsl_enet_hal.h	/^    uint32_t txOctets;            \/*!< Transmit octets*\/$/;"	m	struct:ENETMibTxStat
txOverSizeBadPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txOverSizeBadPackets;  \/*!< Transmit packets oversize and bad crc*\/$/;"	m	struct:ENETMibTxStat
txOverSizeGoodPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txOverSizeGoodPackets;  \/*!< Transmit packets oversize and good crc*\/$/;"	m	struct:ENETMibTxStat
txPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txPackets;      \/*!< Transmit packets*\/$/;"	m	struct:ENETMibTxStat
txSize	platform/drivers/inc/fsl_i2c_master_driver.h	/^    volatile uint32_t txSize;$/;"	m	struct:I2CMasterState
txSize	platform/drivers/inc/fsl_i2c_slave_driver.h	/^    volatile uint32_t txSize;            \/*!< Size of the TX buffer.*\/$/;"	m	struct:I2CSlaveState
txSize	platform/drivers/inc/fsl_lpsci_driver.h	/^    volatile size_t txSize;        \/*!< The remaining number of bytes to be transmitted. *\/$/;"	m	struct:LpsciState
txSize	platform/drivers/inc/fsl_lpuart_driver.h	/^    volatile size_t txSize;          \/*!< The remaining number of bytes to be transmitted. *\/$/;"	m	struct:LpuartState
txSize	platform/drivers/inc/fsl_uart_driver.h	/^    volatile size_t txSize;        \/*!< The remaining number of bytes to be transmitted. *\/$/;"	m	struct:UartState
txTimeStamp	platform/drivers/inc/fsl_enet_driver.h	/^    enet_mac_ptp_ts_ring_t txTimeStamp;\/*!< Data structure for transmit timestamp*\/$/;"	m	struct:ENETPrivatePtpBuffer
txUnderSizeBadPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txUnderSizeBadPackets;  \/*!< Transmit packets undersize and bad crc*\/$/;"	m	struct:ENETMibTxStat
txUnderSizeGoodPackets	platform/hal/inc/fsl_enet_hal.h	/^    uint16_t txUnderSizeGoodPackets;  \/*!< Transmit packets undersize and good crc*\/$/;"	m	struct:ENETMibTxStat
tx_mb_idx	platform/drivers/inc/fsl_flexcan_driver.h	/^    volatile uint32_t tx_mb_idx;          \/*!< Index of the message buffer for transmitting*\/$/;"	m	struct:FlexCANState
txerr	platform/hal/inc/fsl_flexcan_hal.h	/^    uint16_t txerr;           \/*!< Transmit error counter*\/$/;"	m	struct:FLEXCANBerrCounter
type	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t type;         \/*!< Protocol type*\/$/;"	m	struct:ENET8021vlanHeader
type	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t type;         \/*!< Protocol type*\/$/;"	m	struct:ENETEthernetHeader
type	platform/drivers/src/enet/fsl_enet_rtcs_adapter.h	/^    uint16_t type;             \/*!< type region*\/$/;"	m	struct:enet_8022_header
type	platform/utilities/src/fsl_debug_console.c	/^    debug_console_device_type_t type;\/*<! Indicator telling whether the debug console is inited. *\/$/;"	m	struct:DebugConsoleState	file:
u	platform/hal/inc/fsl_dma_hal.h	/^    } u;$/;"	m	union:DmaErrorStatus	typeref:struct:DmaErrorStatus::__anon132
u16	platform/CMSIS/Include/core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon116::__anon117
u32	platform/CMSIS/Include/core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon116::__anon117
u8	platform/CMSIS/Include/core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon116::__anon117
uDutyCyclePercent	platform/hal/inc/fsl_ftm_hal.h	/^    uint32_t uDutyCyclePercent;      \/*!< PWM pulse width, value should be between 0 to 100$/;"	m	struct:FtmPwmParam
uDutyCyclePercent	platform/hal/inc/fsl_tpm_hal.h	/^    uint32_t uDutyCyclePercent;      \/*!< PWM pulse width, value should be between 0 to 100$/;"	m	struct:TpmPwmParam
uFirstEdgeDelayPercent	platform/hal/inc/fsl_ftm_hal.h	/^    uint16_t uFirstEdgeDelayPercent; \/*!< Used only in combined PWM mode to generate asymmetrical PWM.$/;"	m	struct:FtmPwmParam
uFrequencyHZ	platform/hal/inc/fsl_ftm_hal.h	/^    uint32_t uFrequencyHZ;           \/*!< PWM period in Hz *\/$/;"	m	struct:FtmPwmParam
uFrequencyHZ	platform/hal/inc/fsl_tpm_hal.h	/^    uint32_t uFrequencyHZ;           \/*!< PWM period in Hz *\/$/;"	m	struct:TpmPwmParam
uart_bit_count_per_char_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_bit_count_per_char_t;$/;"	t	typeref:enum:_uart_bit_count_per_char
uart_break_char_length_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_break_char_length_t;$/;"	t	typeref:enum:_uart_break_char_length
uart_edma_state_t	platform/drivers/inc/fsl_uart_edma_driver.h	/^} uart_edma_state_t;$/;"	t	typeref:struct:UartEdmaState
uart_edma_user_config_t	platform/drivers/inc/fsl_uart_edma_driver.h	/^} uart_edma_user_config_t;$/;"	t	typeref:struct:UartEdmaUserConfig
uart_idle_line_select_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_idle_line_select_t;$/;"	t	typeref:enum:_uart_idle_line_select
uart_interrupt_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_interrupt_t;$/;"	t	typeref:enum:_uart_interrupt
uart_ir_tx_pulsewidth_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_ir_tx_pulsewidth_t;$/;"	t	typeref:enum:_uart_ir_tx_pulsewidth
uart_operation_config_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_operation_config_t;$/;"	t	typeref:enum:_uart_operation_config
uart_parity_mode_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_parity_mode_t;$/;"	t	typeref:enum:_uart_parity_mode
uart_receiver_source_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_receiver_source_t ;$/;"	t	typeref:enum:_uart_receiver_source
uart_rx_callback_t	platform/drivers/inc/fsl_uart_driver.h	/^typedef void (* uart_rx_callback_t)(uint32_t instance, void * uartState);$/;"	t
uart_singlewire_txdir_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_singlewire_txdir_t;$/;"	t	typeref:enum:_uart_singlewire_txdir
uart_state_t	platform/drivers/inc/fsl_uart_driver.h	/^} uart_state_t;$/;"	t	typeref:struct:UartState
uart_status_flag_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_status_flag_t;$/;"	t	typeref:enum:_uart_status_flag
uart_status_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_status_t;$/;"	t	typeref:enum:_uart_status
uart_stop_bit_count_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_stop_bit_count_t;$/;"	t	typeref:enum:_uart_stop_bit_count
uart_user_config_t	platform/drivers/inc/fsl_uart_driver.h	/^} uart_user_config_t;$/;"	t	typeref:struct:UartUserConfig
uart_wakeup_method_t	platform/hal/inc/fsl_uart_hal.h	/^} uart_wakeup_method_t;$/;"	t	typeref:enum:_uart_wakeup_method
uint16_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef unsigned short uint16_t;$/;"	t
uint32_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef unsigned long uint32_t;$/;"	t
uint8_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef unsigned char uint8_t;$/;"	t
updateRegisterEnable	platform/drivers/inc/fsl_wdog_driver.h	/^    bool updateRegisterEnable; \/*!< Update write-once register enable *\/$/;"	m	struct:WdogUserConfig
updateRegisterEnable	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t updateRegisterEnable:1; \/*!< 1 means WDOG register can reconfigure by unlock *\/$/;"	m	struct:_wdog_common_config::CommonConfig
upper	platform/hal/inc/fsl_tsi_hal.h	/^  tsi_n_consecutive_scans_t upper;              \/*!< upper limit of number of consecutive scan *\/$/;"	m	struct:_tsi_n_consecutive_scans_limits
upper	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^  tsi_active_mode_prescaler_t upper;        \/*!< Input clock source prescaler upper limit *\/$/;"	m	struct:_tsi_active_mode_prescaler_limits
upper	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^  tsi_external_osc_charge_current_t    upper;  \/*!< External oscillator charge current upper limit *\/$/;"	m	struct:_tsi_external_osc_charge_current_limits
upper	platform/hal/inc/fsl_tsi_v2_hal_specific.h	/^  tsi_reference_osc_charge_current_t    upper;  \/*!< Reference oscillator charge current upper limit *\/$/;"	m	struct:_tsi_reference_osc_charge_current_limits
upper	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^  tsi_external_osc_charge_current_t    upper;  \/*!< External oscillator charge current upper limit *\/$/;"	m	struct:_tsi_external_osc_charge_current_limits
upper	platform/hal/inc/fsl_tsi_v4_hal_specific.h	/^  tsi_reference_osc_charge_current_t    upper;  \/*!< Reference oscillator charge current upper limit *\/$/;"	m	struct:_tsi_reference_osc_charge_current_limits
useChnInputAsVrefH	platform/drivers/inc/fsl_cadc_driver.h	/^    bool useChnInputAsVrefH; \/*!< Use input channel as high reference voltage, such as AN2. *\/$/;"	m	struct:__anon124
useChnInputAsVrefL	platform/drivers/inc/fsl_cadc_driver.h	/^    bool useChnInputAsVrefL; \/*!< Use input channel as low reference voltage, such as AN3. *\/$/;"	m	struct:__anon124
useExtSampleOrWindow	platform/drivers/inc/fsl_cmp_driver.h	/^    bool useExtSampleOrWindow; \/*!< Switcher to use external WINDOW\/SAMPLE signal. *\/$/;"	m	struct:CmpSampleFilterConfig
userCallbackFunc	platform/drivers/inc/fsl_lptmr_driver.h	/^     lptmr_callback_t userCallbackFunc; \/*!< Callback function that is executed in ISR. *\/$/;"	m	struct:LptmrState
usrData	platform/drivers/inc/fsl_tsi_driver.h	/^    void                                * usrData;      \/**< A user data of call back function. *\/$/;"	m	struct:TsiUserConfig
usrData	platform/drivers/inc/fsl_tsi_driver.h	/^  void                                  *usrData;           \/**< A user data pointer handled by call back function. *\/$/;"	m	struct:TsiState
vddRCurrMax	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t vddRCurrMax;        \/*!< Maximum read current @VDD max [58:56] *\/$/;"	m	struct:SdCsd
vddRCurrMin	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t vddRCurrMin;        \/*!< Maximum read current @VDD min [61:59] *\/$/;"	m	struct:SdCsd
vddWCurrMax	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t vddWCurrMax;        \/*!< Maximum write current @VDD max [52:50] *\/$/;"	m	struct:SdCsd
vddWCurrMin	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t vddWCurrMin;        \/*!< Maximum write current @VDD min [55:53] *\/$/;"	m	struct:SdCsd
vdiv0	platform/system/inc/fsl_clock_manager.h	/^    uint8_t vdiv0;               \/*!< VDIV0.                        *\/$/;"	m	struct:McgConfig
vdiv1	platform/system/inc/fsl_clock_manager.h	/^    uint8_t vdiv1;               \/*!< VDIV1.                        *\/$/;"	m	struct:McgConfig
version	platform/composite/inc/fsl_sdcard_spi.h	/^    sdcard_version_t version;                           \/*!< Card version *\/$/;"	m	struct:SdSpiCard
version	platform/composite/inc/fsl_sdhc_card.h	/^    uint32_t version;                                   \/*!< Card version *\/$/;"	m	struct:SdhcCard
version	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t version;              \/*!< PTP version*\/$/;"	m	struct:ENETMacPtpTsData
vint16_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef volatile signed short vint16_t;$/;"	t
vint32_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef volatile signed long vint32_t;$/;"	t
vint8_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef volatile signed char vint8_t;$/;"	t
vlanId	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t vlanId;     \/* VLAN id*\/$/;"	m	struct:ENETMacPtpL2packet
vlanPrior	platform/drivers/inc/fsl_enet_driver.h	/^    uint8_t vlanPrior;   \/* VLAN priority *\/$/;"	m	struct:ENETMacPtpL2packet
vllsProt	platform/hal/inc/fsl_smc_hal.h	/^    bool                vllsProt;           \/*!< VLLS protect*\/$/;"	m	struct:_smc_power_mode_protection_config
vlpProt	platform/hal/inc/fsl_smc_hal.h	/^    bool                vlpProt;            \/*!< VLP protect*\/$/;"	m	struct:_smc_power_mode_protection_config
vuint16_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef volatile unsigned short vuint16_t;$/;"	t
vuint32_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef volatile unsigned long vuint32_t;$/;"	t
vuint8_t	platform/drivers/src/flash/C90TFS/drvsrc/include/SSD_Types.h	/^typedef volatile unsigned char vuint8_t;$/;"	t
w	platform/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon63
w	platform/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon65
w	platform/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon67
w	platform/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon69
w	platform/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon104
w	platform/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon106
w	platform/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon108
w	platform/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon110
wait_timeout_msec_to_tick	platform/osa/src/fsl_os_abstraction_mqx.c	/^static uint32_t wait_timeout_msec_to_tick(uint32_t timeout)$/;"	f	file:
wait_timeout_msec_to_tick	platform/osa/src/fsl_os_abstraction_ucosii.c	/^static uint32_t wait_timeout_msec_to_tick(uint32_t timeout)$/;"	f	file:
wait_timeout_msec_to_tick	platform/osa/src/fsl_os_abstraction_ucosiii.c	/^static uint32_t wait_timeout_msec_to_tick(uint32_t timeout)$/;"	f	file:
watermark	platform/drivers/inc/fsl_sai_driver.h	/^    uint32_t    watermark;$/;"	m	struct:SaiUserConfig
watermark	platform/drivers/inc/fsl_sai_driver.h	/^    uint32_t watermark;$/;"	m	struct:sai_state
watermarkMode	platform/drivers/inc/fsl_dac_driver.h	/^    dac_buff_watermark_mode_t watermarkMode;$/;"	m	struct:DacBuffConfig
wdogEnable	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t wdogEnable:1; \/*!< Enable configure, 1 means enable WDOG *\/$/;"	m	struct:_wdog_common_config::CommonConfig
wdogWctInstructionCount	platform/drivers/src/wdog/fsl_wdog_driver.c	/^static uint32_t wdogWctInstructionCount;$/;"	v	file:
wdog_clock_prescaler_value_t	platform/hal/inc/fsl_wdog_hal.h	/^} wdog_clock_prescaler_value_t;$/;"	t	typeref:enum:_wdog_clock_prescaler_value
wdog_common_config	platform/hal/inc/fsl_wdog_hal.h	/^} wdog_common_config;$/;"	t	typeref:union:_wdog_common_config
wdog_user_config_t	platform/drivers/inc/fsl_wdog_driver.h	/^} wdog_user_config_t;$/;"	t	typeref:struct:WdogUserConfig
whichCtar	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    dspi_ctar_selection_t whichCtar; \/*!< Desired Clock and Transfer Attributes Register (CTAR)*\/$/;"	m	struct:DspiEdmaMasterState
whichCtar	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    dspi_ctar_selection_t whichCtar; \/*!< Desired Clock and Transfer Attributes Register(CTAR)*\/$/;"	m	struct:DspiEdmaMasterUserConfig
whichCtar	platform/drivers/inc/fsl_dspi_master_driver.h	/^    dspi_ctar_selection_t whichCtar; \/*!< Desired Clock and Transfer Attributes Register (CTAR)*\/$/;"	m	struct:DspiMasterState
whichCtar	platform/drivers/inc/fsl_dspi_master_driver.h	/^    dspi_ctar_selection_t whichCtar; \/*!< Desired Clock and Transfer Attributes Register(CTAR)*\/$/;"	m	struct:DspiMasterUserConfig
whichCtar	platform/hal/inc/fsl_dspi_hal.h	/^    dspi_ctar_selection_t whichCtar; \/*!< The desired Clock and Transfer Attributes$/;"	m	struct:DspiCommandDataConfig
whichPcs	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    dspi_which_pcs_config_t whichPcs;        \/*!< Desired Peripheral Chip Select (pcs) *\/$/;"	m	struct:DspiEdmaMasterUserConfig
whichPcs	platform/drivers/inc/fsl_dspi_edma_master_driver.h	/^    dspi_which_pcs_config_t whichPcs; \/*!< Desired Peripheral Chip Select (pcs) *\/$/;"	m	struct:DspiEdmaMasterState
whichPcs	platform/drivers/inc/fsl_dspi_master_driver.h	/^    dspi_which_pcs_config_t whichPcs;        \/*!< Desired Peripheral Chip Select (pcs) *\/$/;"	m	struct:DspiMasterUserConfig
whichPcs	platform/drivers/inc/fsl_dspi_master_driver.h	/^    dspi_which_pcs_config_t whichPcs; \/*!< Desired Peripheral Chip Select (pcs) *\/$/;"	m	struct:DspiMasterState
whichPcs	platform/hal/inc/fsl_dspi_hal.h	/^    dspi_which_pcs_config_t whichPcs;   \/*!< The desired PCS signal to use for the data transfer*\/$/;"	m	struct:DspiCommandDataConfig
windowModeEnable	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t windowModeEnable:1; \/*!< Window mode configure, 1 means enable window mode *\/$/;"	m	struct:_wdog_common_config::CommonConfig
windowValue	platform/drivers/inc/fsl_wdog_driver.h	/^    uint32_t windowValue; \/*!< Window value *\/$/;"	m	struct:WdogUserConfig
workInDebugModeEnable	platform/drivers/inc/fsl_wdog_driver.h	/^    bool workInDebugModeEnable; \/*!< Enable watchdog while in debug mode *\/$/;"	m	struct:WdogUserConfig
workInDebugModeEnable	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t workInDebugModeEnable:1; \/*!< 1 means WDOG works while CPU in Debug mode *\/$/;"	m	struct:_wdog_common_config::CommonConfig
workInStopModeEnable	platform/drivers/inc/fsl_wdog_driver.h	/^    bool workInStopModeEnable; \/*!< Enable watchdog while in stop mode *\/$/;"	m	struct:WdogUserConfig
workInStopModeEnable	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t workInStopModeEnable:1; \/*!< 1 means WDOG works while CPU in Debug mode *\/$/;"	m	struct:_wdog_common_config::CommonConfig
workInWaitModeEnable	platform/drivers/inc/fsl_wdog_driver.h	/^    bool workInWaitModeEnable; \/*!< Enable watchdog while in wait mode *\/$/;"	m	struct:WdogUserConfig
workInWaitModeEnable	platform/hal/inc/fsl_wdog_hal.h	/^        uint32_t workInWaitModeEnable:1; \/*!< 1 means WDOG works while CPU in Debug mode *\/$/;"	m	struct:_wdog_common_config::CommonConfig
workMode	platform/drivers/inc/fsl_cmp_driver.h	/^    cmp_sample_filter_mode_t workMode; \/*!< Sample\/Filter's work mode. *\/$/;"	m	struct:CmpSampleFilterConfig
wpGrpSize	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t wpGrpSize;          \/*!< Write protect group size [38:32] *\/$/;"	m	struct:SdCsd
writeBlkLen	platform/drivers/inc/fsl_sdmmc_card.h	/^    uint8_t writeBlkLen;        \/*!< Maximum write data block length [25:22] *\/$/;"	m	struct:SdCsd
writeIdx	platform/drivers/inc/fsl_enet_driver.h	/^    uint16_t writeIdx;          \/*!< Queue write index*\/$/;"	m	struct:ENETMacPtpL2bufferqueue
writeTranspose	platform/drivers/inc/fsl_crc_driver.h	/^    crc_transpose_t writeTranspose; \/*!< Defines transpose configuration of the data written to the CRC data register *\/$/;"	m	struct:_crc_user_config
x0	platform/CMSIS/Include/arm_math.h	/^    float32_t x0;        \/**< saves previous input sample. *\/$/;"	m	struct:__anon56
x0	platform/CMSIS/Include/arm_math.h	/^    q15_t x0;            \/**< saves previous input sample. *\/$/;"	m	struct:__anon58
x0	platform/CMSIS/Include/arm_math.h	/^    q31_t x0;             \/**< saves previous input sample. *\/$/;"	m	struct:__anon57
x1	platform/CMSIS/Include/arm_math.h	/^    float32_t x1;               \/**< x1 *\/$/;"	m	struct:__anon16
xPSR_Type	platform/CMSIS/Include/core_cm0plus.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon67
xPSR_Type	platform/CMSIS/Include/core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon108
xSpacing	platform/CMSIS/Include/arm_math.h	/^    float32_t xSpacing;         \/**< xSpacing *\/$/;"	m	struct:__anon16
year	platform/hal/inc/fsl_rtc_hal.h	/^   uint16_t year;    \/*!< Range from 1970 to 2099.*\/$/;"	m	struct:RtcDatetime
zeroCrossingIntEnable	platform/drivers/inc/fsl_cadc_driver.h	/^    bool zeroCrossingIntEnable; \/*!< Global zero crossing interrupt enable. *\/$/;"	m	struct:__anon123
zeroCrossingMode	platform/drivers/inc/fsl_cadc_driver.h	/^    cadc_zero_crossing_mode_t zeroCrossingMode; \/*!< Select zero crossing detection mode.*\/$/;"	m	struct:__anon126
