# RRAM
The attached is Verilog file of RRAM model, taken from Standord model.
