{"Source Block": ["hdl/library/util_rfifo/util_rfifo.v@94:104@HdlIdDef", "\n  // internal registers\n\n  reg                             s_rd = 'd0;\n  reg                             fifo_wr = 'd0;\n  reg                             m_runf_m1 = 'd0;\n  reg                             m_runf_m2 = 'd0;\n  reg                             m_runf = 'd0;\n\n  // internal signals\n\n"], "Clone Blocks": [["hdl/library/util_rfifo/util_rfifo.v@95:105", "  // internal registers\n\n  reg                             s_rd = 'd0;\n  reg                             fifo_wr = 'd0;\n  reg                             m_runf_m1 = 'd0;\n  reg                             m_runf_m2 = 'd0;\n  reg                             m_runf = 'd0;\n\n  // internal signals\n\n  wire                            m_runf_s;\n"]], "Diff Content": {"Delete": [[99, "  reg                             m_runf_m1 = 'd0;\n"]], "Add": []}}