

================================================================
== Synthesis Summary Report of 'multip_2num'
================================================================
+ General Information: 
    * Date:           Tue Oct  1 15:02:33 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        lab1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |    Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |    & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ multip_2num  |     -|  0.39|        3|  30.000|         -|        4|     -|        no|     -|  3 (1%)|  445 (~0%)|  347 (~0%)|    -|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
| s_axi_n32ln1  | 32         | 4             |        |          |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | n32In1          | 0x10   | 32    | W      | Data signal of n32In1            |                                                                      |
| s_axi_control | n32In2          | 0x18   | 32    | W      | Data signal of n32In2            |                                                                      |
| s_axi_control | pn32ResOut      | 0x20   | 32    | R      | Data signal of pn32ResOut        |                                                                      |
| s_axi_control | pn32ResOut_ctrl | 0x24   | 32    | R      | Control signal of pn32ResOut     | 0=pn32ResOut_ap_vld                                                  |
| s_axi_n32ln1  | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_n32ln1  | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_n32ln1  | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_n32ln1  | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------+
| Argument   | Direction | Datatype |
+------------+-----------+----------+
| n32In1     | in        | int      |
| n32In2     | in        | int      |
| pn32ResOut | out       | int*     |
+------------+-----------+----------+

* SW-to-HW Mapping
+------------+---------------+----------+-------------------------------------------+
| Argument   | HW Interface  | HW Type  | HW Info                                   |
+------------+---------------+----------+-------------------------------------------+
| n32In1     | s_axi_control | register | name=n32In1 offset=0x10 range=32          |
| n32In2     | s_axi_control | register | name=n32In2 offset=0x18 range=32          |
| pn32ResOut | s_axi_control | register | name=pn32ResOut offset=0x20 range=32      |
| pn32ResOut | s_axi_control | register | name=pn32ResOut_ctrl offset=0x24 range=32 |
+------------+---------------+----------+-------------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl | Latency |
+-------------------------+-----+--------+----------+-----+------+---------+
| + multip_2num           | 3   |        |          |     |      |         |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln11 | mul | auto | 1       |
+-------------------------+-----+--------+----------+-----+------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + multip_2num     |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   n32ln1_s_axi_U  | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------+--------------------------------------------------------+
| Type      | Options                             | Location                                               |
+-----------+-------------------------------------+--------------------------------------------------------+
| interface | s_axilite port=pn32ResOut           | lab1/Multiplication.cpp:6 in multip_2num, pn32ResOut   |
| interface | s_axilite port=n32In2               | lab1/Multiplication.cpp:7 in multip_2num, n32In2       |
| interface | s_axilite port=n32In1               | lab1/Multiplication.cpp:8 in multip_2num, n32In1       |
| interface | s_axilite bundle=n32ln1 port=return | lab1/solution1/directives.tcl:7 in multip_2num, return |
+-----------+-------------------------------------+--------------------------------------------------------+


