#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ae805b50e0 .scope module, "BUF" "BUF" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7fbe64fe3018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55ae805ad130 .functor BUFZ 1, o0x7fbe64fe3018, C4<0>, C4<0>, C4<0>;
v0x55ae805aaac0_0 .net "A", 0 0, o0x7fbe64fe3018;  0 drivers
v0x55ae805aade0_0 .net "Y", 0 0, L_0x55ae805ad130;  1 drivers
S_0x55ae805b5260 .scope module, "DFF" "DFF" 2 25;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
o0x7fbe64fe30d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ae805ab120_0 .net "C", 0 0, o0x7fbe64fe30d8;  0 drivers
o0x7fbe64fe3108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ae805ab420_0 .net "D", 0 0, o0x7fbe64fe3108;  0 drivers
v0x55ae805ab740_0 .var "Q", 0 0;
E_0x55ae8058a7c0 .event posedge, v0x55ae805ab120_0;
S_0x55ae80583110 .scope module, "DFFSR" "DFFSR" 2 32;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7fbe64fe31f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ae805abb80_0 .net "C", 0 0, o0x7fbe64fe31f8;  0 drivers
o0x7fbe64fe3228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ae805ad5c0_0 .net "D", 0 0, o0x7fbe64fe3228;  0 drivers
v0x55ae805cf080_0 .var "Q", 0 0;
o0x7fbe64fe3288 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ae805cf120_0 .net "R", 0 0, o0x7fbe64fe3288;  0 drivers
o0x7fbe64fe32b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ae805cf1e0_0 .net "S", 0 0, o0x7fbe64fe32b8;  0 drivers
E_0x55ae8059c4d0 .event posedge, v0x55ae805cf120_0, v0x55ae805cf1e0_0, v0x55ae805abb80_0;
S_0x55ae80583290 .scope module, "NAND" "NAND" 2 13;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7fbe64fe33d8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fbe64fe3408 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55ae805ad1a0 .functor AND 1, o0x7fbe64fe33d8, o0x7fbe64fe3408, C4<1>, C4<1>;
L_0x55ae805d2b40 .functor NOT 1, L_0x55ae805ad1a0, C4<0>, C4<0>, C4<0>;
v0x55ae805cf390_0 .net "A", 0 0, o0x7fbe64fe33d8;  0 drivers
v0x55ae805cf470_0 .net "B", 0 0, o0x7fbe64fe3408;  0 drivers
v0x55ae805cf530_0 .net "Y", 0 0, L_0x55ae805d2b40;  1 drivers
v0x55ae805cf5d0_0 .net *"_s0", 0 0, L_0x55ae805ad1a0;  1 drivers
S_0x55ae805372e0 .scope module, "NOR" "NOR" 2 19;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7fbe64fe3528 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fbe64fe3558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55ae805d2c00 .functor OR 1, o0x7fbe64fe3528, o0x7fbe64fe3558, C4<0>, C4<0>;
L_0x55ae805d2ca0 .functor NOT 1, L_0x55ae805d2c00, C4<0>, C4<0>, C4<0>;
v0x55ae805cf730_0 .net "A", 0 0, o0x7fbe64fe3528;  0 drivers
v0x55ae805cf7f0_0 .net "B", 0 0, o0x7fbe64fe3558;  0 drivers
v0x55ae805cf8b0_0 .net "Y", 0 0, L_0x55ae805d2ca0;  1 drivers
v0x55ae805cf950_0 .net *"_s0", 0 0, L_0x55ae805d2c00;  1 drivers
S_0x55ae80537500 .scope module, "NOT" "NOT" 2 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7fbe64fe3678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55ae805d2d90 .functor NOT 1, o0x7fbe64fe3678, C4<0>, C4<0>, C4<0>;
v0x55ae805cfab0_0 .net "A", 0 0, o0x7fbe64fe3678;  0 drivers
v0x55ae805cfb70_0 .net "Y", 0 0, L_0x55ae805d2d90;  1 drivers
S_0x55ae805b55a0 .scope module, "bancoPruebas" "bancoPruebas" 3 5;
 .timescale -9 -12;
v0x55ae805d2590_0 .net "clk32f", 0 0, v0x55ae805d0480_0;  1 drivers
v0x55ae805d2650_0 .net "clk4f", 0 0, v0x55ae805d0590_0;  1 drivers
v0x55ae805d2710_0 .net "in", 0 0, v0x55ae805d0710_0;  1 drivers
v0x55ae805d27b0_0 .net "out", 7 0, v0x55ae805d13b0_0;  1 drivers
v0x55ae805d28a0_0 .net "outs", 7 0, v0x55ae805d2050_0;  1 drivers
v0x55ae805d29e0_0 .net "reset", 0 0, v0x55ae805d0990_0;  1 drivers
RS_0x7fbe64fe3978 .resolv tri, v0x55ae805d15f0_0, v0x55ae805d22a0_0;
v0x55ae805d2a80_0 .net8 "valid", 0 0, RS_0x7fbe64fe3978;  2 drivers
S_0x55ae805cfc90 .scope module, "Probador" "tester" 3 14, 4 20 0, S_0x55ae805b55a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "out"
    .port_info 1 /INPUT 8 "outs"
    .port_info 2 /INPUT 1 "valid"
    .port_info 3 /OUTPUT 1 "in"
    .port_info 4 /OUTPUT 1 "reset"
    .port_info 5 /OUTPUT 1 "clk32f"
    .port_info 6 /OUTPUT 1 "clk4f"
v0x55ae805d01a0_0 .var "clk", 0 0;
v0x55ae805d0260_0 .var "clk16f", 0 0;
v0x55ae805d0320_0 .var "clk1f", 0 0;
v0x55ae805d03c0_0 .var "clk2f", 0 0;
v0x55ae805d0480_0 .var "clk32f", 0 0;
v0x55ae805d0590_0 .var "clk4f", 0 0;
v0x55ae805d0650_0 .var "clk8f", 0 0;
v0x55ae805d0710_0 .var "in", 0 0;
v0x55ae805d07d0_0 .net "out", 7 0, v0x55ae805d13b0_0;  alias, 1 drivers
v0x55ae805d08b0_0 .net "outs", 7 0, v0x55ae805d2050_0;  alias, 1 drivers
v0x55ae805d0990_0 .var "reset", 0 0;
v0x55ae805d0a50_0 .var "test", 0 0;
v0x55ae805d0b10_0 .net8 "valid", 0 0, RS_0x7fbe64fe3978;  alias, 2 drivers
E_0x55ae805b48f0 .event posedge, v0x55ae805d03c0_0;
E_0x55ae805cff50 .event posedge, v0x55ae805d0590_0;
E_0x55ae805cffb0 .event posedge, v0x55ae805d0650_0;
E_0x55ae805d0010 .event posedge, v0x55ae805d0260_0;
E_0x55ae805d00a0 .event posedge, v0x55ae805d0480_0;
E_0x55ae805d0100 .event posedge, v0x55ae805d01a0_0;
S_0x55ae805d0cf0 .scope module, "spc" "serieparalelo" 3 24, 5 24 0, S_0x55ae805b55a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "clk32f"
    .port_info 2 /INPUT 1 "clk4f"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 8 "out"
    .port_info 5 /OUTPUT 1 "valid"
v0x55ae805d0f90_0 .var "BC_counter", 3 0;
v0x55ae805d1090_0 .var "active", 0 0;
v0x55ae805d1150_0 .net "clk32f", 0 0, v0x55ae805d0480_0;  alias, 1 drivers
v0x55ae805d11f0_0 .net "clk4f", 0 0, v0x55ae805d0590_0;  alias, 1 drivers
v0x55ae805d12c0_0 .net "in", 0 0, v0x55ae805d0710_0;  alias, 1 drivers
v0x55ae805d13b0_0 .var "out", 7 0;
v0x55ae805d1480_0 .var "register", 7 0;
v0x55ae805d1520_0 .net "reset", 0 0, v0x55ae805d0990_0;  alias, 1 drivers
v0x55ae805d15f0_0 .var "valid", 0 0;
v0x55ae805d1750_0 .var "valido", 0 0;
E_0x55ae805d0f30 .event edge, v0x55ae805d0f90_0;
S_0x55ae805d1890 .scope module, "sps" "serieparalelo" 3 33, 5 24 0, S_0x55ae805b55a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "clk32f"
    .port_info 2 /INPUT 1 "clk4f"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 8 "out"
    .port_info 5 /OUTPUT 1 "valid"
v0x55ae805d1b40_0 .var "BC_counter", 3 0;
v0x55ae805d1c40_0 .var "active", 0 0;
v0x55ae805d1d00_0 .net "clk32f", 0 0, v0x55ae805d0480_0;  alias, 1 drivers
v0x55ae805d1e20_0 .net "clk4f", 0 0, v0x55ae805d0590_0;  alias, 1 drivers
v0x55ae805d1f10_0 .net "in", 0 0, v0x55ae805d0710_0;  alias, 1 drivers
v0x55ae805d2050_0 .var "out", 7 0;
v0x55ae805d20f0_0 .var "register", 7 0;
v0x55ae805d21b0_0 .net "reset", 0 0, v0x55ae805d0990_0;  alias, 1 drivers
v0x55ae805d22a0_0 .var "valid", 0 0;
v0x55ae805d23d0_0 .var "valido", 0 0;
E_0x55ae805d1ae0 .event edge, v0x55ae805d1b40_0;
    .scope S_0x55ae805b5260;
T_0 ;
    %wait E_0x55ae8058a7c0;
    %load/vec4 v0x55ae805ab420_0;
    %assign/vec4 v0x55ae805ab740_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ae80583110;
T_1 ;
    %wait E_0x55ae8059c4d0;
    %load/vec4 v0x55ae805cf1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805cf080_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ae805cf120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805cf080_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %delay 6000, 0;
    %load/vec4 v0x55ae805ad5c0_0;
    %assign/vec4 v0x55ae805cf080_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ae805cfc90;
T_2 ;
    %vpi_call 4 39 "$dumpfile", "muxy.vcd" {0 0 0};
    %vpi_call 4 40 "$dumpvars" {0 0 0};
    %pushi/vec4 6, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae805d0990_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ae805d0990_0, 0, 1;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 3, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ae805d00a0;
    %load/vec4 v0x55ae805d0710_0;
    %inv;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_2.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.7, 5;
    %jmp/1 T_2.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %jmp T_2.6;
T_2.7 ;
    %pop/vec4 1;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %wait E_0x55ae805d00a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0710_0, 0;
    %pushi/vec4 8, 0, 32;
T_2.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.9, 5;
    %jmp/1 T_2.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ae805d00a0;
    %jmp T_2.8;
T_2.9 ;
    %pop/vec4 1;
    %vpi_call 4 237 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55ae805cfc90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae805d0710_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55ae805cfc90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae805d0990_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55ae805cfc90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae805d01a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55ae805cfc90;
T_6 ;
    %delay 658067456, 1164;
    %load/vec4 v0x55ae805d01a0_0;
    %inv;
    %store/vec4 v0x55ae805d01a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ae805cfc90;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0480_0, 0;
    %end;
    .thread T_7;
    .scope S_0x55ae805cfc90;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0260_0, 0;
    %end;
    .thread T_8;
    .scope S_0x55ae805cfc90;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0650_0, 0;
    %end;
    .thread T_9;
    .scope S_0x55ae805cfc90;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0590_0, 0;
    %end;
    .thread T_10;
    .scope S_0x55ae805cfc90;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d03c0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x55ae805cfc90;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0320_0, 0;
    %end;
    .thread T_12;
    .scope S_0x55ae805cfc90;
T_13 ;
    %wait E_0x55ae805d0100;
    %load/vec4 v0x55ae805d07d0_0;
    %load/vec4 v0x55ae805d08b0_0;
    %cmp/ne;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 4 266 "$display", "ERROR behavioral file and structural file are not the same" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d0a50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d0a50_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55ae805cfc90;
T_14 ;
    %wait E_0x55ae805d0100;
    %load/vec4 v0x55ae805d0480_0;
    %inv;
    %assign/vec4 v0x55ae805d0480_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55ae805cfc90;
T_15 ;
    %wait E_0x55ae805d00a0;
    %load/vec4 v0x55ae805d0260_0;
    %inv;
    %assign/vec4 v0x55ae805d0260_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55ae805cfc90;
T_16 ;
    %wait E_0x55ae805d0010;
    %load/vec4 v0x55ae805d0650_0;
    %inv;
    %assign/vec4 v0x55ae805d0650_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55ae805cfc90;
T_17 ;
    %wait E_0x55ae805cffb0;
    %load/vec4 v0x55ae805d0590_0;
    %inv;
    %assign/vec4 v0x55ae805d0590_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55ae805cfc90;
T_18 ;
    %wait E_0x55ae805cff50;
    %load/vec4 v0x55ae805d03c0_0;
    %inv;
    %assign/vec4 v0x55ae805d03c0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55ae805cfc90;
T_19 ;
    %wait E_0x55ae805b48f0;
    %load/vec4 v0x55ae805d0320_0;
    %inv;
    %assign/vec4 v0x55ae805d0320_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55ae805d0cf0;
T_20 ;
    %wait E_0x55ae805d00a0;
    %load/vec4 v0x55ae805d1520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ae805d1480_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55ae805d1480_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55ae805d12c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ae805d1480_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55ae805d0cf0;
T_21 ;
    %wait E_0x55ae805cff50;
    %load/vec4 v0x55ae805d1520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ae805d0f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d1750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ae805d13b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55ae805d1480_0;
    %pad/u 32;
    %cmpi/e 188, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x55ae805d1090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x55ae805d0f90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55ae805d0f90_0, 0;
T_21.4 ;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55ae805d0f90_0;
    %assign/vec4 v0x55ae805d0f90_0, 0;
T_21.3 ;
    %load/vec4 v0x55ae805d1090_0;
    %load/vec4 v0x55ae805d1480_0;
    %pad/u 32;
    %pushi/vec4 188, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ae805d1750_0, 0, 1;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae805d1750_0, 0, 1;
T_21.7 ;
    %load/vec4 v0x55ae805d1750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0x55ae805d1480_0;
    %assign/vec4 v0x55ae805d13b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d15f0_0, 0;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x55ae805d13b0_0;
    %assign/vec4 v0x55ae805d13b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d15f0_0, 0;
T_21.9 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55ae805d0cf0;
T_22 ;
    %wait E_0x55ae805d0f30;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55ae805d0f90_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ae805d1090_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae805d1090_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55ae805d1890;
T_23 ;
    %wait E_0x55ae805d00a0;
    %load/vec4 v0x55ae805d21b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ae805d20f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55ae805d20f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55ae805d1f10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ae805d20f0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55ae805d1890;
T_24 ;
    %wait E_0x55ae805cff50;
    %load/vec4 v0x55ae805d21b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ae805d1b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d23d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ae805d2050_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55ae805d20f0_0;
    %pad/u 32;
    %cmpi/e 188, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x55ae805d1c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x55ae805d1b40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55ae805d1b40_0, 0;
T_24.4 ;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x55ae805d1b40_0;
    %assign/vec4 v0x55ae805d1b40_0, 0;
T_24.3 ;
    %load/vec4 v0x55ae805d1c40_0;
    %load/vec4 v0x55ae805d20f0_0;
    %pad/u 32;
    %pushi/vec4 188, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ae805d23d0_0, 0, 1;
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae805d23d0_0, 0, 1;
T_24.7 ;
    %load/vec4 v0x55ae805d23d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x55ae805d20f0_0;
    %assign/vec4 v0x55ae805d2050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ae805d22a0_0, 0;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v0x55ae805d2050_0;
    %assign/vec4 v0x55ae805d2050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ae805d22a0_0, 0;
T_24.9 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55ae805d1890;
T_25 ;
    %wait E_0x55ae805d1ae0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55ae805d1b40_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ae805d1c40_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae805d1c40_0, 0, 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "tb.v";
    "./tester.v";
    "./serieparalelo.v";
