-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC );
end;


architecture behav of fft_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fft_top_fft_top,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.199000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=12,HLS_SYN_DSP=0,HLS_SYN_FF=16045,HLS_SYN_LUT=21448,HLS_VERSION=2024_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal unpack_data_U0_ap_start : STD_LOGIC;
    signal unpack_data_U0_ap_done : STD_LOGIC;
    signal unpack_data_U0_ap_continue : STD_LOGIC;
    signal unpack_data_U0_ap_idle : STD_LOGIC;
    signal unpack_data_U0_ap_ready : STD_LOGIC;
    signal unpack_data_U0_inD_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal unpack_data_U0_inD_0_write : STD_LOGIC;
    signal unpack_data_U0_inD_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal unpack_data_U0_inD_1_write : STD_LOGIC;
    signal unpack_data_U0_start_out : STD_LOGIC;
    signal unpack_data_U0_start_write : STD_LOGIC;
    signal unpack_data_U0_in_stream_TREADY : STD_LOGIC;
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_start : STD_LOGIC;
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_done : STD_LOGIC;
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_continue : STD_LOGIC;
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_idle : STD_LOGIC;
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_ready : STD_LOGIC;
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_start_out : STD_LOGIC;
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_start_write : STD_LOGIC;
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read : STD_LOGIC;
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read : STD_LOGIC;
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_write : STD_LOGIC;
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_write : STD_LOGIC;
    signal pack_data_U0_ap_start : STD_LOGIC;
    signal pack_data_U0_ap_done : STD_LOGIC;
    signal pack_data_U0_ap_continue : STD_LOGIC;
    signal pack_data_U0_ap_idle : STD_LOGIC;
    signal pack_data_U0_ap_ready : STD_LOGIC;
    signal pack_data_U0_outD_0_read : STD_LOGIC;
    signal pack_data_U0_outD_1_read : STD_LOGIC;
    signal pack_data_U0_out_stream_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal pack_data_U0_out_stream_TVALID : STD_LOGIC;
    signal pack_data_U0_out_stream_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal pack_data_U0_out_stream_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal pack_data_U0_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal inD_0_full_n : STD_LOGIC;
    signal inD_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal inD_0_empty_n : STD_LOGIC;
    signal inD_0_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal inD_0_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal inD_1_full_n : STD_LOGIC;
    signal inD_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal inD_1_empty_n : STD_LOGIC;
    signal inD_1_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal inD_1_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal outD_0_full_n : STD_LOGIC;
    signal outD_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal outD_0_empty_n : STD_LOGIC;
    signal outD_0_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal outD_0_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal outD_1_full_n : STD_LOGIC;
    signal outD_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal outD_1_empty_n : STD_LOGIC;
    signal outD_1_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal outD_1_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_full_n : STD_LOGIC;
    signal start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_empty_n : STD_LOGIC;
    signal start_for_pack_data_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pack_data_U0_full_n : STD_LOGIC;
    signal start_for_pack_data_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pack_data_U0_empty_n : STD_LOGIC;

    component fft_top_unpack_data IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        inD_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        inD_0_full_n : IN STD_LOGIC;
        inD_0_write : OUT STD_LOGIC;
        inD_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        inD_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        inD_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        inD_1_full_n : IN STD_LOGIC;
        inD_1_write : OUT STD_LOGIC;
        inD_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        inD_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fft_top_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        inD_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        inD_0_empty_n : IN STD_LOGIC;
        inD_0_read : OUT STD_LOGIC;
        inD_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        inD_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        inD_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        inD_1_empty_n : IN STD_LOGIC;
        inD_1_read : OUT STD_LOGIC;
        inD_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        inD_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        outD_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        outD_0_full_n : IN STD_LOGIC;
        outD_0_write : OUT STD_LOGIC;
        outD_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        outD_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        outD_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        outD_1_full_n : IN STD_LOGIC;
        outD_1_write : OUT STD_LOGIC;
        outD_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        outD_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component fft_top_pack_data IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outD_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        outD_0_empty_n : IN STD_LOGIC;
        outD_0_read : OUT STD_LOGIC;
        outD_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        outD_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        outD_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        outD_1_empty_n : IN STD_LOGIC;
        outD_1_read : OUT STD_LOGIC;
        outD_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        outD_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        out_stream_TREADY : IN STD_LOGIC;
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fft_top_fifo_w32_d16_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component fft_top_start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft_top_start_for_pack_data_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft_top_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component fft_top_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    unpack_data_U0 : component fft_top_unpack_data
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => unpack_data_U0_ap_start,
        start_full_n => start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_full_n,
        ap_done => unpack_data_U0_ap_done,
        ap_continue => unpack_data_U0_ap_continue,
        ap_idle => unpack_data_U0_ap_idle,
        ap_ready => unpack_data_U0_ap_ready,
        in_stream_TVALID => in_stream_TVALID,
        inD_0_din => unpack_data_U0_inD_0_din,
        inD_0_full_n => inD_0_full_n,
        inD_0_write => unpack_data_U0_inD_0_write,
        inD_0_num_data_valid => inD_0_num_data_valid,
        inD_0_fifo_cap => inD_0_fifo_cap,
        inD_1_din => unpack_data_U0_inD_1_din,
        inD_1_full_n => inD_1_full_n,
        inD_1_write => unpack_data_U0_inD_1_write,
        inD_1_num_data_valid => inD_1_num_data_valid,
        inD_1_fifo_cap => inD_1_fifo_cap,
        start_out => unpack_data_U0_start_out,
        start_write => unpack_data_U0_start_write,
        in_stream_TDATA => in_stream_TDATA,
        in_stream_TREADY => unpack_data_U0_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP,
        in_stream_TSTRB => in_stream_TSTRB,
        in_stream_TLAST => in_stream_TLAST);

    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0 : component fft_top_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_start,
        start_full_n => start_for_pack_data_U0_full_n,
        ap_done => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_done,
        ap_continue => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_continue,
        ap_idle => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_idle,
        ap_ready => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_ready,
        start_out => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_start_out,
        start_write => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_start_write,
        inD_0_dout => inD_0_dout,
        inD_0_empty_n => inD_0_empty_n,
        inD_0_read => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read,
        inD_0_num_data_valid => inD_0_num_data_valid,
        inD_0_fifo_cap => inD_0_fifo_cap,
        inD_1_dout => inD_1_dout,
        inD_1_empty_n => inD_1_empty_n,
        inD_1_read => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read,
        inD_1_num_data_valid => inD_1_num_data_valid,
        inD_1_fifo_cap => inD_1_fifo_cap,
        outD_0_din => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_din,
        outD_0_full_n => outD_0_full_n,
        outD_0_write => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_write,
        outD_0_num_data_valid => outD_0_num_data_valid,
        outD_0_fifo_cap => outD_0_fifo_cap,
        outD_1_din => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_din,
        outD_1_full_n => outD_1_full_n,
        outD_1_write => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_write,
        outD_1_num_data_valid => outD_1_num_data_valid,
        outD_1_fifo_cap => outD_1_fifo_cap);

    pack_data_U0 : component fft_top_pack_data
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pack_data_U0_ap_start,
        ap_done => pack_data_U0_ap_done,
        ap_continue => pack_data_U0_ap_continue,
        ap_idle => pack_data_U0_ap_idle,
        ap_ready => pack_data_U0_ap_ready,
        outD_0_dout => outD_0_dout,
        outD_0_empty_n => outD_0_empty_n,
        outD_0_read => pack_data_U0_outD_0_read,
        outD_0_num_data_valid => outD_0_num_data_valid,
        outD_0_fifo_cap => outD_0_fifo_cap,
        outD_1_dout => outD_1_dout,
        outD_1_empty_n => outD_1_empty_n,
        outD_1_read => pack_data_U0_outD_1_read,
        outD_1_num_data_valid => outD_1_num_data_valid,
        outD_1_fifo_cap => outD_1_fifo_cap,
        out_stream_TREADY => out_stream_TREADY,
        out_stream_TDATA => pack_data_U0_out_stream_TDATA,
        out_stream_TVALID => pack_data_U0_out_stream_TVALID,
        out_stream_TKEEP => pack_data_U0_out_stream_TKEEP,
        out_stream_TSTRB => pack_data_U0_out_stream_TSTRB,
        out_stream_TLAST => pack_data_U0_out_stream_TLAST);

    inD_0_U : component fft_top_fifo_w32_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => unpack_data_U0_inD_0_din,
        if_full_n => inD_0_full_n,
        if_write => unpack_data_U0_inD_0_write,
        if_dout => inD_0_dout,
        if_empty_n => inD_0_empty_n,
        if_read => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read,
        if_num_data_valid => inD_0_num_data_valid,
        if_fifo_cap => inD_0_fifo_cap);

    inD_1_U : component fft_top_fifo_w32_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => unpack_data_U0_inD_1_din,
        if_full_n => inD_1_full_n,
        if_write => unpack_data_U0_inD_1_write,
        if_dout => inD_1_dout,
        if_empty_n => inD_1_empty_n,
        if_read => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read,
        if_num_data_valid => inD_1_num_data_valid,
        if_fifo_cap => inD_1_fifo_cap);

    outD_0_U : component fft_top_fifo_w32_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_din,
        if_full_n => outD_0_full_n,
        if_write => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_write,
        if_dout => outD_0_dout,
        if_empty_n => outD_0_empty_n,
        if_read => pack_data_U0_outD_0_read,
        if_num_data_valid => outD_0_num_data_valid,
        if_fifo_cap => outD_0_fifo_cap);

    outD_1_U : component fft_top_fifo_w32_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_din,
        if_full_n => outD_1_full_n,
        if_write => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_write,
        if_dout => outD_1_dout,
        if_empty_n => outD_1_empty_n,
        if_read => pack_data_U0_outD_1_read,
        if_num_data_valid => outD_1_num_data_valid,
        if_fifo_cap => outD_1_fifo_cap);

    start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_U : component fft_top_start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_din,
        if_full_n => start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_full_n,
        if_write => unpack_data_U0_start_write,
        if_dout => start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_dout,
        if_empty_n => start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_empty_n,
        if_read => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_ready);

    start_for_pack_data_U0_U : component fft_top_start_for_pack_data_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pack_data_U0_din,
        if_full_n => start_for_pack_data_U0_full_n,
        if_write => fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_start_write,
        if_dout => start_for_pack_data_U0_dout,
        if_empty_n => start_for_pack_data_U0_empty_n,
        if_read => pack_data_U0_ap_ready);




    ap_done <= pack_data_U0_ap_done;
    ap_idle <= (unpack_data_U0_ap_idle and pack_data_U0_ap_idle and fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_idle);
    ap_ready <= unpack_data_U0_ap_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_continue <= ap_const_logic_1;
    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_start <= start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_empty_n;
    in_stream_TREADY <= unpack_data_U0_in_stream_TREADY;
    out_stream_TDATA <= pack_data_U0_out_stream_TDATA;
    out_stream_TKEEP <= pack_data_U0_out_stream_TKEEP;
    out_stream_TLAST <= pack_data_U0_out_stream_TLAST;
    out_stream_TSTRB <= pack_data_U0_out_stream_TSTRB;
    out_stream_TVALID <= pack_data_U0_out_stream_TVALID;
    pack_data_U0_ap_continue <= ap_const_logic_1;
    pack_data_U0_ap_start <= start_for_pack_data_U0_empty_n;
    start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pack_data_U0_din <= (0=>ap_const_logic_1, others=>'-');
    unpack_data_U0_ap_continue <= ap_const_logic_1;
    unpack_data_U0_ap_start <= ap_start;
end behav;
