// Generated by CIRCT firtool-1.44.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// VCS coverage exclude_file
module ram_combMem(	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
  input        R0_addr,
               R0_en,
               R0_clk,
               W0_addr,
               W0_en,
               W0_clk,
  input  [2:0] W0_data,
  output [2:0] R0_data
);

  reg [2:0] Memory[0:1];	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
    if (W0_en)	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
    reg [31:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
          Memory[i[0]] = _RANDOM_MEM[2:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 3'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
endmodule

// VCS coverage exclude_file
module mem_combMem(	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
  input  [9:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [9:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data,
  input  [7:0]  W0_mask,
  output [63:0] R0_data
);

  reg [63:0] Memory[0:1023];	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
  reg        _GEN;	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
  reg [9:0]  _GEN_0;	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
  always @(posedge R0_clk) begin	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    _GEN <= R0_en;	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    _GEN_0 <= R0_addr;	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
  end // always @(posedge)
  always @(posedge W0_clk) begin	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    if (W0_en & W0_mask[0])	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    if (W0_en & W0_mask[1])	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    if (W0_en & W0_mask[2])	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    if (W0_en & W0_mask[3])	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    if (W0_en & W0_mask[4])	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      Memory[W0_addr][32'h20 +: 8] <= W0_data[39:32];	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    if (W0_en & W0_mask[5])	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      Memory[W0_addr][32'h28 +: 8] <= W0_data[47:40];	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    if (W0_en & W0_mask[6])	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      Memory[W0_addr][32'h30 +: 8] <= W0_data[55:48];	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    if (W0_en & W0_mask[7])	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      Memory[W0_addr][32'h38 +: 8] <= W0_data[63:56];	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      reg [31:0] _RANDOM;	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    `endif // RANDOMIZE_REG_INIT
    reg [63:0] _RANDOM_MEM;	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    initial begin	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
        for (logic [10:0] i = 11'h0; i < 11'h400; i += 11'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
          end	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
          Memory[i[9:0]] = _RANDOM_MEM;	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
        end	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
        _RANDOM = {`RANDOM};	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
        _GEN = _RANDOM[0];	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
        _GEN_0 = _RANDOM[10:1];	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _GEN ? Memory[_GEN_0] : 64'bx;	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
endmodule

module Queue2_UInt3(
  input        clock,
               reset,
               io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:256:14]
  input  [2:0] io_enq_bits,	// @[src/main/scala/chisel3/util/Decoupled.scala:256:14]
  input        io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:256:14]
  output       io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:256:14]
               io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:256:14]
  output [2:0] io_deq_bits	// @[src/main/scala/chisel3/util/Decoupled.scala:256:14]
);

  wire [2:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
  reg        enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  wire       wrap = enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :73:24]
  reg        deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  wire       wrap_1 = deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :73:24]
  reg        maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:260:27]
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:261:33]
  wire       empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:260:27, :261:33, :262:{25,28}]
  wire       full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:260:27, :261:33, :263:24]
  wire       _io_deq_valid_output = io_enq_valid | ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:262:25, :286:{16,19}, :298:{24,39}]
  wire       do_deq = ~empty & io_deq_ready & _io_deq_valid_output;	// @[src/main/scala/chisel3/util/Decoupled.scala:262:25, :265:27, :286:16, :298:{24,39}, :299:17, :301:14]
  wire       do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:262:25, :263:24, :264:27, :287:19, :299:17, :302:{26,35}]
  wire       ptr_diff = enq_ptr_value - deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:310:32]
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:260:27]
    end
    else begin
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:264:27]
        enq_ptr_value <= enq_ptr_value - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:265:27]
        deq_ptr_value <= deq_ptr_value - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_enq != do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:264:27, :265:27, :277:15]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:260:27, :264:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_combMem ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:264:27]
    .W0_clk  (clock),
    .W0_data (io_enq_bits),
    .R0_data (_ram_ext_R0_data)
  );
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:263:24, :287:19]
  assign io_deq_valid = _io_deq_valid_output;	// @[src/main/scala/chisel3/util/Decoupled.scala:286:16, :298:{24,39}]
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:257:91, :262:25, :294:17, :299:17, :300:19]
endmodule

module Queue2_UInt1();
  wire full = 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:14, :263:24, :264:27, :265:27, :277:15, :299:17, :301:14, :302:{26,35}]
  wire do_enq = 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:14, :264:27, :265:27, :277:15, :299:17, :301:14, :302:{26,35}]
  wire do_deq = 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:14, :264:27, :265:27, :277:15, :299:17, :301:14, :302:{26,35}]
  wire wrap = 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/chisel3/util/Decoupled.scala:256:14, :264:27, :265:27, :277:15, :299:17, :301:14, :302:{26,35}]
  wire wrap_1 = 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/chisel3/util/Decoupled.scala:256:14, :264:27, :265:27, :277:15, :299:17, :301:14, :302:{26,35}]
  wire ptr_diff = 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:14, :264:27, :265:27, :277:15, :299:17, :301:14, :302:{26,35}, :310:32]
  wire ptr_match = 1'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:261:33]
  wire empty = ptr_match;	// @[src/main/scala/chisel3/util/Decoupled.scala:261:33, :262:25]
endmodule

module AXI4Xbar(
  input         clock,
                reset,
                auto_in_awvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_awid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_awaddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_awlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_awsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_awburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_wvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_wdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_wstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_wlast,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_bready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_arvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_arid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_araddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_arlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_arsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_arburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_rready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_2_awready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_2_wready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_2_bvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_2_bid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_2_bresp,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_2_arready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_2_rvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_2_rid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_out_2_rdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_2_rresp,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_1_arready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_1_rvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_1_rid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_out_1_rdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_0_awready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_0_wready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_0_bvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_0_bid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_0_bresp,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_0_arready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_0_rvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_0_rid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_out_0_rdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_0_rresp,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_awready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_wready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_bvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_bid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_bresp,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_arready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_rvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_rid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_rdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_rresp,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_rlast,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_2_awvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_2_awid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [27:0] auto_out_2_awaddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_2_awlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_2_awsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_2_awburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_2_wvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_out_2_wdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_2_wstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_2_wlast,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_2_bready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_2_arvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_2_arid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [27:0] auto_out_2_araddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_2_arlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_2_arsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_2_arburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_2_rready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_1_awvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_1_awid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [29:0] auto_out_1_awaddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_1_awlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_1_awsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_1_awburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_1_wvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_out_1_wdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_1_wstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_1_wlast,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_1_bready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_1_arvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_1_arid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [29:0] auto_out_1_araddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_1_arlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_1_arsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_1_arburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_1_rready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_0_awvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_0_awid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_0_awaddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_0_awlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_0_awsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_0_awburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_0_wvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_out_0_wdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_0_wstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_0_wlast,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_0_bready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_0_arvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_0_arid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_0_araddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_0_arlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_0_arsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_0_arburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_0_rready	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire [3:0]  nodeIn_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_bid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        _awIn_0_io_enq_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:70:47]
  wire        _awIn_0_io_deq_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:70:47]
  wire [2:0]  _awIn_0_io_deq_bits;	// @[src/main/scala/amba/axi4/Xbar.scala:70:47]
  wire        nodeIn_awvalid = auto_in_awvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_awid = auto_in_awid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_awaddr = auto_in_awaddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_awlen = auto_in_awlen;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_awsize = auto_in_awsize;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_awburst = auto_in_awburst;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_wvalid = auto_in_wvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [63:0] nodeIn_wdata = auto_in_wdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_wstrb = auto_in_wstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_wlast = auto_in_wlast;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_bready = auto_in_bready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_arvalid = auto_in_arvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_arid = auto_in_arid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_araddr = auto_in_araddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_arlen = auto_in_arlen;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_arsize = auto_in_arsize;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_arburst = auto_in_arburst;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_rready = auto_in_rready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeOut_awready = auto_out_0_awready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        nodeOut_wready = auto_out_0_wready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        nodeOut_bvalid = auto_out_0_bvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  nodeOut_bid = auto_out_0_bid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  nodeOut_bresp = auto_out_0_bresp;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        nodeOut_arready = auto_out_0_arready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        nodeOut_rvalid = auto_out_0_rvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  nodeOut_rid = auto_out_0_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [63:0] nodeOut_rdata = auto_out_0_rdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  nodeOut_rresp = auto_out_0_rresp;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_arready = auto_out_1_arready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_rvalid = auto_out_1_rvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  x1_nodeOut_rid = auto_out_1_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [63:0] x1_nodeOut_rdata = auto_out_1_rdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_1_awready = auto_out_2_awready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_1_wready = auto_out_2_wready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_1_bvalid = auto_out_2_bvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  x1_nodeOut_1_bid = auto_out_2_bid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  x1_nodeOut_1_bresp = auto_out_2_bresp;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_1_arready = auto_out_2_arready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_1_rvalid = auto_out_2_rvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  x1_nodeOut_1_rid = auto_out_2_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [63:0] x1_nodeOut_1_rdata = auto_out_2_rdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  x1_nodeOut_1_rresp = auto_out_2_rresp;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  reg         casez_tmp;	// @[src/main/scala/amba/axi4/Xbar.scala:144:45]
  reg         casez_tmp_0;	// @[src/main/scala/amba/axi4/Xbar.scala:153:82]
  wire        x1_nodeOut_awready = 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_wready = 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_bvalid = 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_1_awready = 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_1_wready = 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_1_bvalid = 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsAWOI_filtered_1_ready = 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsWOI_filtered_1_ready = 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsBIO_filtered_1_0_valid = 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        winner_4_1 = 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        nodeOut_rlast = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        x1_nodeOut_rlast = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        x1_nodeOut_1_rlast = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        requestROI_0_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        requestROI_1_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        requestROI_2_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        requestBOI_0_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        requestBOI_1_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        requestBOI_2_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        out_0_rlast = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        out_1_rlast = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        out_2_rlast = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        portsRIO_filtered_0_bits_last = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        portsRIO_filtered_1_0_bits_last = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        portsRIO_filtered_2_0_bits_last = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        awOut_0_io_enq_bits_readys_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        readys_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        awOut_1_io_enq_bits_readys_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        readys_1_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        awOut_2_io_enq_bits_readys_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire        readys_2_0 = 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
  wire [1:0]  x1_nodeOut_bresp = 2'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  x1_nodeOut_rresp = 2'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  out_1_bresp = 2'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  out_1_rresp = 2'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  portsRIO_filtered_1_0_bits_resp = 2'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  portsBIO_filtered_1_0_bits_resp = 2'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  x1_nodeOut_bid = 4'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56]
  wire [3:0]  requestBOI_uncommonBits_1 = 4'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56]
  wire [3:0]  out_1_bid = 4'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56]
  wire [3:0]  portsBIO_filtered_1_0_bits_id = 4'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56]
  wire [3:0]  in_0_awid = nodeIn_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  awSel_shiftAmount = nodeIn_awid;	// @[src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] in_0_awaddr = nodeIn_awaddr;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  in_0_awlen = nodeIn_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  in_0_awsize = nodeIn_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  in_0_awburst = nodeIn_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [63:0] in_0_wdata = nodeIn_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  in_0_wstrb = nodeIn_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        in_0_wlast = nodeIn_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        in_0_bready = nodeIn_bready;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        in_0_bvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18]
  wire [3:0]  in_0_bid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18]
  wire [1:0]  in_0_bresp;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18]
  wire [3:0]  bSel_shiftAmount = nodeIn_bid;	// @[src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  in_0_arid = nodeIn_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  arSel_shiftAmount = nodeIn_arid;	// @[src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] in_0_araddr = nodeIn_araddr;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  in_0_arlen = nodeIn_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  in_0_arsize = nodeIn_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  in_0_arburst = nodeIn_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        in_0_rready = nodeIn_rready;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        in_0_rvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18]
  wire [3:0]  in_0_rid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18]
  wire [63:0] in_0_rdata;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18]
  wire [3:0]  rSel_shiftAmount = nodeIn_rid;	// @[src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  in_0_rresp;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18]
  wire        in_0_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18]
  wire        out_0_awready = nodeOut_awready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_0_awvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [3:0]  out_0_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [31:0] out_0_awaddr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [7:0]  out_0_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [2:0]  out_0_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [1:0]  out_0_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_0_wready = nodeOut_wready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_0_wvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [63:0] out_0_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [7:0]  out_0_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_0_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_0_bready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_0_bvalid = nodeOut_bvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  requestBOI_uncommonBits = nodeOut_bid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56]
  wire [3:0]  out_0_bid = nodeOut_bid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  out_0_bresp = nodeOut_bresp;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_0_arready = nodeOut_arready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_0_arvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [3:0]  out_0_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [31:0] out_0_araddr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [7:0]  out_0_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [2:0]  out_0_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [1:0]  out_0_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_0_rready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_0_rvalid = nodeOut_rvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  requestROI_uncommonBits = nodeOut_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56]
  wire [3:0]  out_0_rid = nodeOut_rid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [63:0] out_0_rdata = nodeOut_rdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  out_0_rresp = nodeOut_rresp;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_1_awvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [3:0]  out_1_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [7:0]  out_1_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [2:0]  out_1_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [1:0]  out_1_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_1_wvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [63:0] out_1_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [7:0]  out_1_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_1_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_1_bready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_1_arready = x1_nodeOut_arready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_1_arvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [3:0]  out_1_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [7:0]  out_1_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [2:0]  out_1_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [1:0]  out_1_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_1_rready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_1_rvalid = x1_nodeOut_rvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  requestROI_uncommonBits_1 = x1_nodeOut_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56]
  wire [3:0]  out_1_rid = x1_nodeOut_rid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [63:0] out_1_rdata = x1_nodeOut_rdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_2_awready = x1_nodeOut_1_awready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_2_awvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [3:0]  out_2_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [7:0]  out_2_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [2:0]  out_2_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [1:0]  out_2_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_2_wready = x1_nodeOut_1_wready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_2_wvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [63:0] out_2_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [7:0]  out_2_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_2_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_2_bready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_2_bvalid = x1_nodeOut_1_bvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  requestBOI_uncommonBits_2 = x1_nodeOut_1_bid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56]
  wire [3:0]  out_2_bid = x1_nodeOut_1_bid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  out_2_bresp = x1_nodeOut_1_bresp;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_2_arready = x1_nodeOut_1_arready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        out_2_arvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [3:0]  out_2_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [7:0]  out_2_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [2:0]  out_2_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [1:0]  out_2_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_2_rready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire        out_2_rvalid = x1_nodeOut_1_rvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  requestROI_uncommonBits_2 = x1_nodeOut_1_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56]
  wire [3:0]  out_2_rid = x1_nodeOut_1_rid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [63:0] out_2_rdata = x1_nodeOut_1_rdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  out_2_rresp = x1_nodeOut_1_rresp;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [5:0]  _GEN = nodeIn_araddr[29:24] ^ 6'h21;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [3:0]  _GEN_0 = nodeIn_araddr[31:28] ^ 4'hA;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire        requestARIO_0_0 =
    {nodeIn_araddr[31],
     nodeIn_araddr[29],
     ~(nodeIn_araddr[28]),
     nodeIn_araddr[24]} == 4'h0
    | {nodeIn_araddr[31], _GEN[5:4], _GEN[0]} == 4'h0
    | {nodeIn_araddr[31], ~(nodeIn_araddr[29:28])} == 3'h0
    | {~(nodeIn_araddr[31]),
       nodeIn_araddr[29:28],
       nodeIn_araddr[24]} == 4'h0 | {_GEN_0[3], _GEN_0[1:0]} == 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:67:97, :73:48, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, :137:{31,41,59}]
  wire        requestARIO_0_1 =
    {nodeIn_araddr[31],
     nodeIn_araddr[29:28] ^ 2'h2,
     nodeIn_araddr[24],
     nodeIn_araddr[12]} == 5'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:73:48, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}]
  wire        requestARIO_0_2 =
    {nodeIn_araddr[31],
     nodeIn_araddr[29:28],
     ~(nodeIn_araddr[24])} == 4'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:73:48, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, :137:{31,41,59}]
  wire [5:0]  _GEN_1 = nodeIn_awaddr[29:24] ^ 6'h21;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [3:0]  _GEN_2 = nodeIn_awaddr[31:28] ^ 4'hA;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire        requestAWIO_0_0 =
    {nodeIn_awaddr[31],
     nodeIn_awaddr[29],
     ~(nodeIn_awaddr[28]),
     nodeIn_awaddr[24]} == 4'h0
    | {nodeIn_awaddr[31], _GEN_1[5:4], _GEN_1[0]} == 4'h0
    | {nodeIn_awaddr[31], ~(nodeIn_awaddr[29:28])} == 3'h0
    | {~(nodeIn_awaddr[31]),
       nodeIn_awaddr[29:28],
       nodeIn_awaddr[24]} == 4'h0 | {_GEN_2[3], _GEN_2[1:0]} == 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:67:97, :74:48, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, :137:{31,41,59}]
  wire        requestAWIO_0_1 =
    {nodeIn_awaddr[31],
     nodeIn_awaddr[29:28] ^ 2'h2,
     nodeIn_awaddr[24],
     nodeIn_awaddr[12]} == 5'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:74:48, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}]
  wire        requestAWIO_0_2 =
    {nodeIn_awaddr[31],
     nodeIn_awaddr[29:28],
     ~(nodeIn_awaddr[24])} == 4'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:74:48, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, :137:{31,41,59}]
  wire [1:0]  _GEN_3 = {requestAWIO_0_2, requestAWIO_0_1};	// @[src/main/scala/amba/axi4/Xbar.scala:74:48, :79:75]
  wire [1:0]  awIn_0_io_enq_bits_hi;	// @[src/main/scala/amba/axi4/Xbar.scala:79:75]
  assign awIn_0_io_enq_bits_hi = _GEN_3;	// @[src/main/scala/amba/axi4/Xbar.scala:79:75]
  wire [1:0]  awTag_hi;	// @[src/main/scala/amba/axi4/Xbar.scala:109:45]
  assign awTag_hi = _GEN_3;	// @[src/main/scala/amba/axi4/Xbar.scala:79:75, :109:45]
  wire        requestWIO_0_0 = _awIn_0_io_deq_bits[0];	// @[src/main/scala/amba/axi4/Xbar.scala:70:47, :80:73]
  wire        requestWIO_0_1 = _awIn_0_io_deq_bits[1];	// @[src/main/scala/amba/axi4/Xbar.scala:70:47, :80:73]
  wire        requestWIO_0_2 = _awIn_0_io_deq_bits[2];	// @[src/main/scala/amba/axi4/Xbar.scala:70:47, :80:73]
  wire [3:0]  portsAWOI_filtered_0_bits_id = in_0_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [3:0]  portsAWOI_filtered_1_bits_id = in_0_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [3:0]  portsAWOI_filtered_2_bits_id = in_0_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [31:0] portsAWOI_filtered_0_bits_addr = in_0_awaddr;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [31:0] portsAWOI_filtered_1_bits_addr = in_0_awaddr;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [31:0] portsAWOI_filtered_2_bits_addr = in_0_awaddr;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [7:0]  portsAWOI_filtered_0_bits_len = in_0_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [7:0]  portsAWOI_filtered_1_bits_len = in_0_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [7:0]  portsAWOI_filtered_2_bits_len = in_0_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [2:0]  portsAWOI_filtered_0_bits_size = in_0_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [2:0]  portsAWOI_filtered_1_bits_size = in_0_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [2:0]  portsAWOI_filtered_2_bits_size = in_0_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [1:0]  portsAWOI_filtered_0_bits_burst = in_0_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [1:0]  portsAWOI_filtered_1_bits_burst = in_0_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [1:0]  portsAWOI_filtered_2_bits_burst = in_0_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [63:0] portsWOI_filtered_0_bits_data = in_0_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [63:0] portsWOI_filtered_1_bits_data = in_0_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [63:0] portsWOI_filtered_2_bits_data = in_0_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [7:0]  portsWOI_filtered_0_bits_strb = in_0_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [7:0]  portsWOI_filtered_1_bits_strb = in_0_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [7:0]  portsWOI_filtered_2_bits_strb = in_0_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire        portsWOI_filtered_0_bits_last = in_0_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire        portsWOI_filtered_1_bits_last = in_0_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire        portsWOI_filtered_2_bits_last = in_0_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire        nodeIn_bvalid = in_0_bvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign nodeIn_bid = in_0_bid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_bresp = in_0_bresp;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  portsAROI_filtered_0_bits_id = in_0_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [3:0]  portsAROI_filtered_1_bits_id = in_0_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [3:0]  portsAROI_filtered_2_bits_id = in_0_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [31:0] portsAROI_filtered_0_bits_addr = in_0_araddr;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [31:0] portsAROI_filtered_1_bits_addr = in_0_araddr;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [31:0] portsAROI_filtered_2_bits_addr = in_0_araddr;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [7:0]  portsAROI_filtered_0_bits_len = in_0_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [7:0]  portsAROI_filtered_1_bits_len = in_0_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [7:0]  portsAROI_filtered_2_bits_len = in_0_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [2:0]  portsAROI_filtered_0_bits_size = in_0_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [2:0]  portsAROI_filtered_1_bits_size = in_0_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [2:0]  portsAROI_filtered_2_bits_size = in_0_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [1:0]  portsAROI_filtered_0_bits_burst = in_0_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [1:0]  portsAROI_filtered_1_bits_burst = in_0_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire [1:0]  portsAROI_filtered_2_bits_burst = in_0_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24]
  wire        nodeIn_rvalid = in_0_rvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign nodeIn_rid = in_0_rid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [63:0] nodeIn_rdata = in_0_rdata;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_rresp = in_0_rresp;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_rlast = in_0_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [15:0] arSel = 16'h1 << arSel_shiftAmount;	// @[src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}]
  wire [15:0] awSel = 16'h1 << awSel_shiftAmount;	// @[src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}]
  wire [15:0] rSel = 16'h1 << rSel_shiftAmount;	// @[src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}]
  wire [15:0] bSel = 16'h1 << bSel_shiftAmount;	// @[src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}]
  wire [1:0]  arTag_hi = {requestARIO_0_2, requestARIO_0_1};	// @[src/main/scala/amba/axi4/Xbar.scala:73:48, :108:45]
  wire        arTag_hi_1 = arTag_hi[1];	// @[src/main/scala/amba/axi4/Xbar.scala:108:45, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [1:0]  arTag_lo = {arTag_hi[0], requestARIO_0_0};	// @[src/main/scala/amba/axi4/Xbar.scala:73:48, :108:45, src/main/scala/chisel3/util/OneHot.scala:31:18]
  wire [1:0]  arTag = {arTag_hi_1, arTag_lo[1]};	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:10]
  wire        awTag_hi_1 = awTag_hi[1];	// @[src/main/scala/amba/axi4/Xbar.scala:109:45, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [1:0]  awTag_lo = {awTag_hi[0], requestAWIO_0_0};	// @[src/main/scala/amba/axi4/Xbar.scala:74:48, :109:45, src/main/scala/chisel3/util/OneHot.scala:31:18]
  wire [1:0]  awTag = {awTag_hi_1, awTag_lo[1]};	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:10]
  wire        nodeIn_arready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        _arFIFOMap_15_T_1 = nodeIn_arready & nodeIn_arvalid;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        _arFIFOMap_0_T_2 = arSel[0] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_15_T_4 = nodeIn_rready & nodeIn_rvalid;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        _arFIFOMap_0_T_6 = rSel[0] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_0_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_0_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_0_T_22 = arFIFOMap_0_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_0_portMatch = arFIFOMap_0_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_0 =
    (arFIFOMap_0_count == 3'h0 | arFIFOMap_0_portMatch) & _arFIFOMap_0_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        nodeIn_awready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        _awFIFOMap_15_T_1 = nodeIn_awready & nodeIn_awvalid;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        _awFIFOMap_0_T_2 = awSel[0] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_15_T_4 = nodeIn_bready & nodeIn_bvalid;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        _awFIFOMap_0_T_5 = bSel[0] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_0_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_0_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_0_T_21 = awFIFOMap_0_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_0_portMatch = awFIFOMap_0_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_0 =
    (awFIFOMap_0_count == 3'h0 | awFIFOMap_0_portMatch) & _awFIFOMap_0_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_1_T_2 = arSel[1] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_1_T_6 = rSel[1] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_1_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_1_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_1_T_22 = arFIFOMap_1_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_1_portMatch = arFIFOMap_1_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_1 =
    (arFIFOMap_1_count == 3'h0 | arFIFOMap_1_portMatch) & _arFIFOMap_1_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_1_T_2 = awSel[1] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_1_T_5 = bSel[1] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_1_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_1_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_1_T_21 = awFIFOMap_1_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_1_portMatch = awFIFOMap_1_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_1 =
    (awFIFOMap_1_count == 3'h0 | awFIFOMap_1_portMatch) & _awFIFOMap_1_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_2_T_2 = arSel[2] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_2_T_6 = rSel[2] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_2_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_2_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_2_T_22 = arFIFOMap_2_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_2_portMatch = arFIFOMap_2_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_2 =
    (arFIFOMap_2_count == 3'h0 | arFIFOMap_2_portMatch) & _arFIFOMap_2_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_2_T_2 = awSel[2] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_2_T_5 = bSel[2] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_2_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_2_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_2_T_21 = awFIFOMap_2_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_2_portMatch = awFIFOMap_2_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_2 =
    (awFIFOMap_2_count == 3'h0 | awFIFOMap_2_portMatch) & _awFIFOMap_2_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_3_T_2 = arSel[3] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_3_T_6 = rSel[3] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_3_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_3_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_3_T_22 = arFIFOMap_3_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_3_portMatch = arFIFOMap_3_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_3 =
    (arFIFOMap_3_count == 3'h0 | arFIFOMap_3_portMatch) & _arFIFOMap_3_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_3_T_2 = awSel[3] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_3_T_5 = bSel[3] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_3_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_3_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_3_T_21 = awFIFOMap_3_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_3_portMatch = awFIFOMap_3_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_3 =
    (awFIFOMap_3_count == 3'h0 | awFIFOMap_3_portMatch) & _awFIFOMap_3_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_4_T_2 = arSel[4] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_4_T_6 = rSel[4] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_4_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_4_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_4_T_22 = arFIFOMap_4_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_4_portMatch = arFIFOMap_4_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_4 =
    (arFIFOMap_4_count == 3'h0 | arFIFOMap_4_portMatch) & _arFIFOMap_4_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_4_T_2 = awSel[4] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_4_T_5 = bSel[4] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_4_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_4_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_4_T_21 = awFIFOMap_4_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_4_portMatch = awFIFOMap_4_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_4 =
    (awFIFOMap_4_count == 3'h0 | awFIFOMap_4_portMatch) & _awFIFOMap_4_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_5_T_2 = arSel[5] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_5_T_6 = rSel[5] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_5_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_5_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_5_T_22 = arFIFOMap_5_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_5_portMatch = arFIFOMap_5_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_5 =
    (arFIFOMap_5_count == 3'h0 | arFIFOMap_5_portMatch) & _arFIFOMap_5_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_5_T_2 = awSel[5] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_5_T_5 = bSel[5] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_5_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_5_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_5_T_21 = awFIFOMap_5_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_5_portMatch = awFIFOMap_5_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_5 =
    (awFIFOMap_5_count == 3'h0 | awFIFOMap_5_portMatch) & _awFIFOMap_5_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_6_T_2 = arSel[6] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_6_T_6 = rSel[6] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_6_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_6_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_6_T_22 = arFIFOMap_6_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_6_portMatch = arFIFOMap_6_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_6 =
    (arFIFOMap_6_count == 3'h0 | arFIFOMap_6_portMatch) & _arFIFOMap_6_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_6_T_2 = awSel[6] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_6_T_5 = bSel[6] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_6_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_6_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_6_T_21 = awFIFOMap_6_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_6_portMatch = awFIFOMap_6_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_6 =
    (awFIFOMap_6_count == 3'h0 | awFIFOMap_6_portMatch) & _awFIFOMap_6_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_7_T_2 = arSel[7] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_7_T_6 = rSel[7] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_7_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_7_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_7_T_22 = arFIFOMap_7_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_7_portMatch = arFIFOMap_7_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_7 =
    (arFIFOMap_7_count == 3'h0 | arFIFOMap_7_portMatch) & _arFIFOMap_7_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_7_T_2 = awSel[7] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_7_T_5 = bSel[7] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_7_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_7_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_7_T_21 = awFIFOMap_7_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_7_portMatch = awFIFOMap_7_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_7 =
    (awFIFOMap_7_count == 3'h0 | awFIFOMap_7_portMatch) & _awFIFOMap_7_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_8_T_2 = arSel[8] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_8_T_6 = rSel[8] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_8_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_8_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_8_T_22 = arFIFOMap_8_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_8_portMatch = arFIFOMap_8_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_8 =
    (arFIFOMap_8_count == 3'h0 | arFIFOMap_8_portMatch) & _arFIFOMap_8_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_8_T_2 = awSel[8] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_8_T_5 = bSel[8] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_8_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_8_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_8_T_21 = awFIFOMap_8_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_8_portMatch = awFIFOMap_8_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_8 =
    (awFIFOMap_8_count == 3'h0 | awFIFOMap_8_portMatch) & _awFIFOMap_8_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_9_T_2 = arSel[9] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_9_T_6 = rSel[9] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_9_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_9_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_9_T_22 = arFIFOMap_9_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_9_portMatch = arFIFOMap_9_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_9 =
    (arFIFOMap_9_count == 3'h0 | arFIFOMap_9_portMatch) & _arFIFOMap_9_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_9_T_2 = awSel[9] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_9_T_5 = bSel[9] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_9_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_9_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_9_T_21 = awFIFOMap_9_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_9_portMatch = awFIFOMap_9_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_9 =
    (awFIFOMap_9_count == 3'h0 | awFIFOMap_9_portMatch) & _awFIFOMap_9_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_10_T_2 = arSel[10] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_10_T_6 = rSel[10] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_10_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_10_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_10_T_22 = arFIFOMap_10_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_10_portMatch = arFIFOMap_10_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_10 =
    (arFIFOMap_10_count == 3'h0 | arFIFOMap_10_portMatch) & _arFIFOMap_10_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_10_T_2 = awSel[10] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_10_T_5 = bSel[10] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_10_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_10_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_10_T_21 = awFIFOMap_10_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_10_portMatch = awFIFOMap_10_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_10 =
    (awFIFOMap_10_count == 3'h0 | awFIFOMap_10_portMatch) & _awFIFOMap_10_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_11_T_2 = arSel[11] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_11_T_6 = rSel[11] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_11_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_11_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_11_T_22 = arFIFOMap_11_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_11_portMatch = arFIFOMap_11_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_11 =
    (arFIFOMap_11_count == 3'h0 | arFIFOMap_11_portMatch) & _arFIFOMap_11_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_11_T_2 = awSel[11] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_11_T_5 = bSel[11] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_11_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_11_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_11_T_21 = awFIFOMap_11_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_11_portMatch = awFIFOMap_11_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_11 =
    (awFIFOMap_11_count == 3'h0 | awFIFOMap_11_portMatch) & _awFIFOMap_11_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_12_T_2 = arSel[12] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_12_T_6 = rSel[12] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_12_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_12_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_12_T_22 = arFIFOMap_12_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_12_portMatch = arFIFOMap_12_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_12 =
    (arFIFOMap_12_count == 3'h0 | arFIFOMap_12_portMatch) & _arFIFOMap_12_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_12_T_2 = awSel[12] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_12_T_5 = bSel[12] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_12_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_12_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_12_T_21 = awFIFOMap_12_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_12_portMatch = awFIFOMap_12_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_12 =
    (awFIFOMap_12_count == 3'h0 | awFIFOMap_12_portMatch) & _awFIFOMap_12_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_13_T_2 = arSel[13] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_13_T_6 = rSel[13] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_13_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_13_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_13_T_22 = arFIFOMap_13_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_13_portMatch = arFIFOMap_13_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_13 =
    (arFIFOMap_13_count == 3'h0 | arFIFOMap_13_portMatch) & _arFIFOMap_13_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_13_T_2 = awSel[13] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_13_T_5 = bSel[13] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_13_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_13_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_13_T_21 = awFIFOMap_13_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_13_portMatch = awFIFOMap_13_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_13 =
    (awFIFOMap_13_count == 3'h0 | awFIFOMap_13_portMatch) & _awFIFOMap_13_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_14_T_2 = arSel[14] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_14_T_6 = rSel[14] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_14_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_14_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_14_T_22 = arFIFOMap_14_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_14_portMatch = arFIFOMap_14_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_14 =
    (arFIFOMap_14_count == 3'h0 | arFIFOMap_14_portMatch) & _arFIFOMap_14_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_14_T_2 = awSel[14] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_14_T_5 = bSel[14] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_14_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_14_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_14_T_21 = awFIFOMap_14_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_14_portMatch = awFIFOMap_14_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_14 =
    (awFIFOMap_14_count == 3'h0 | awFIFOMap_14_portMatch) & _awFIFOMap_14_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _arFIFOMap_15_T_2 = arSel[15] & _arFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _arFIFOMap_15_T_6 = rSel[15] & _arFIFOMap_15_T_4 & nodeIn_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:135:{19,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [2:0]  arFIFOMap_15_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  arFIFOMap_15_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _arFIFOMap_15_T_22 = arFIFOMap_15_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        arFIFOMap_15_portMatch = arFIFOMap_15_last == arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        arFIFOMap_15 =
    (arFIFOMap_15_count == 3'h0 | arFIFOMap_15_portMatch) & _arFIFOMap_15_T_22;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  wire        _awFIFOMap_15_T_2 = awSel[15] & _awFIFOMap_15_T_1;	// @[src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  wire        _awFIFOMap_15_T_5 = bSel[15] & _awFIFOMap_15_T_4;	// @[src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27]
  reg  [2:0]  awFIFOMap_15_count;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
  reg  [1:0]  awFIFOMap_15_last;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
  wire        _awFIFOMap_15_T_21 = awFIFOMap_15_count != 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43]
  wire        awFIFOMap_15_portMatch = awFIFOMap_15_last == awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, :126:71, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire        awFIFOMap_15 =
    (awFIFOMap_15_count == 3'h0 | awFIFOMap_15_portMatch) & _awFIFOMap_15_T_21;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :119:34, :123:43, :126:71, :127:{22,30,44}]
  always_comb begin	// @[src/main/scala/amba/axi4/Xbar.scala:144:45]
    casez (nodeIn_arid)	// @[src/main/scala/amba/axi4/Xbar.scala:144:45, src/main/scala/diplomacy/Nodes.scala:1214:17]
      4'b0000:
        casez_tmp = arFIFOMap_0;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b0001:
        casez_tmp = arFIFOMap_1;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b0010:
        casez_tmp = arFIFOMap_2;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b0011:
        casez_tmp = arFIFOMap_3;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b0100:
        casez_tmp = arFIFOMap_4;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b0101:
        casez_tmp = arFIFOMap_5;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b0110:
        casez_tmp = arFIFOMap_6;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b0111:
        casez_tmp = arFIFOMap_7;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b1000:
        casez_tmp = arFIFOMap_8;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b1001:
        casez_tmp = arFIFOMap_9;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b1010:
        casez_tmp = arFIFOMap_10;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b1011:
        casez_tmp = arFIFOMap_11;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b1100:
        casez_tmp = arFIFOMap_12;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b1101:
        casez_tmp = arFIFOMap_13;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      4'b1110:
        casez_tmp = arFIFOMap_14;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
      default:
        casez_tmp = arFIFOMap_15;	// @[src/main/scala/amba/axi4/Xbar.scala:102:36, :144:45]
    endcase	// @[src/main/scala/amba/axi4/Xbar.scala:144:45, src/main/scala/diplomacy/Nodes.scala:1214:17]
  end // always_comb
  wire        in_0_arready;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18]
  wire        in_0_arvalid = nodeIn_arvalid & casez_tmp;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :144:45, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign nodeIn_arready = in_0_arready & casez_tmp;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :144:45, :145:45, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg         latched;	// @[src/main/scala/amba/axi4/Xbar.scala:152:30]
  wire        _nodeIn_awready_T = latched | _awIn_0_io_enq_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:70:47, :152:30, :153:57]
  always_comb begin	// @[src/main/scala/amba/axi4/Xbar.scala:153:82]
    casez (nodeIn_awid)	// @[src/main/scala/amba/axi4/Xbar.scala:153:82, src/main/scala/diplomacy/Nodes.scala:1214:17]
      4'b0000:
        casez_tmp_0 = awFIFOMap_0;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b0001:
        casez_tmp_0 = awFIFOMap_1;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b0010:
        casez_tmp_0 = awFIFOMap_2;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b0011:
        casez_tmp_0 = awFIFOMap_3;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b0100:
        casez_tmp_0 = awFIFOMap_4;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b0101:
        casez_tmp_0 = awFIFOMap_5;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b0110:
        casez_tmp_0 = awFIFOMap_6;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b0111:
        casez_tmp_0 = awFIFOMap_7;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b1000:
        casez_tmp_0 = awFIFOMap_8;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b1001:
        casez_tmp_0 = awFIFOMap_9;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b1010:
        casez_tmp_0 = awFIFOMap_10;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b1011:
        casez_tmp_0 = awFIFOMap_11;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b1100:
        casez_tmp_0 = awFIFOMap_12;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b1101:
        casez_tmp_0 = awFIFOMap_13;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      4'b1110:
        casez_tmp_0 = awFIFOMap_14;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
      default:
        casez_tmp_0 = awFIFOMap_15;	// @[src/main/scala/amba/axi4/Xbar.scala:103:36, :153:82]
    endcase	// @[src/main/scala/amba/axi4/Xbar.scala:153:82, src/main/scala/diplomacy/Nodes.scala:1214:17]
  end // always_comb
  wire        in_0_awready;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18]
  wire        in_0_awvalid = nodeIn_awvalid & _nodeIn_awready_T & casez_tmp_0;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :153:{57,82}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign nodeIn_awready = in_0_awready & _nodeIn_awready_T & casez_tmp_0;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :153:{57,82}, :154:82, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        _awIn_0_io_enq_valid_T_1 = nodeIn_awvalid & ~latched;	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :155:{51,54}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        in_0_wready;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18]
  wire        in_0_wvalid = nodeIn_wvalid & _awIn_0_io_deq_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:70:47, :86:18, :160:43, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_wready = in_0_wready & _awIn_0_io_deq_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:70:47, :86:18, :161:43, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        portsAWOI_filtered_0_ready = out_0_awready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        portsAWOI_filtered_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        nodeOut_awvalid = out_0_awvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  nodeOut_awid = out_0_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] nodeOut_awaddr = out_0_awaddr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  nodeOut_awlen = out_0_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [2:0]  nodeOut_awsize = out_0_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  nodeOut_awburst = out_0_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsWOI_filtered_0_ready = out_0_wready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        portsWOI_filtered_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        nodeOut_wvalid = out_0_wvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [63:0] nodeOut_wdata = out_0_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  nodeOut_wstrb = out_0_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        nodeOut_wlast = out_0_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsBIO_filtered_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        nodeOut_bready = out_0_bready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsBIO_filtered_0_valid = out_0_bvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [3:0]  portsBIO_filtered_0_bits_id = out_0_bid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [1:0]  portsBIO_filtered_0_bits_resp = out_0_bresp;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        portsAROI_filtered_0_ready = out_0_arready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        portsAROI_filtered_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        nodeOut_arvalid = out_0_arvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  nodeOut_arid = out_0_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] nodeOut_araddr = out_0_araddr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  nodeOut_arlen = out_0_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [2:0]  nodeOut_arsize = out_0_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  nodeOut_arburst = out_0_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsRIO_filtered_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        nodeOut_rready = out_0_rready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsRIO_filtered_0_valid = out_0_rvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [3:0]  portsRIO_filtered_0_bits_id = out_0_rid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [63:0] portsRIO_filtered_0_bits_data = out_0_rdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [1:0]  portsRIO_filtered_0_bits_resp = out_0_rresp;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        portsAWOI_filtered_1_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        x1_nodeOut_awvalid = out_1_awvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  x1_nodeOut_awid = out_1_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  x1_nodeOut_awlen = out_1_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [2:0]  x1_nodeOut_awsize = out_1_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  x1_nodeOut_awburst = out_1_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsWOI_filtered_1_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        x1_nodeOut_wvalid = out_1_wvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [63:0] x1_nodeOut_wdata = out_1_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  x1_nodeOut_wstrb = out_1_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_wlast = out_1_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsBIO_filtered_1_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        x1_nodeOut_bready = out_1_bready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsAROI_filtered_1_ready = out_1_arready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        portsAROI_filtered_1_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        x1_nodeOut_arvalid = out_1_arvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  x1_nodeOut_arid = out_1_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  x1_nodeOut_arlen = out_1_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [2:0]  x1_nodeOut_arsize = out_1_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  x1_nodeOut_arburst = out_1_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsRIO_filtered_1_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        x1_nodeOut_rready = out_1_rready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsRIO_filtered_1_0_valid = out_1_rvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [3:0]  portsRIO_filtered_1_0_bits_id = out_1_rid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [63:0] portsRIO_filtered_1_0_bits_data = out_1_rdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        portsAWOI_filtered_2_ready = out_2_awready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        portsAWOI_filtered_2_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        x1_nodeOut_1_awvalid = out_2_awvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  x1_nodeOut_1_awid = out_2_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  x1_nodeOut_1_awlen = out_2_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [2:0]  x1_nodeOut_1_awsize = out_2_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  x1_nodeOut_1_awburst = out_2_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsWOI_filtered_2_ready = out_2_wready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        portsWOI_filtered_2_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        x1_nodeOut_1_wvalid = out_2_wvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [63:0] x1_nodeOut_1_wdata = out_2_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  x1_nodeOut_1_wstrb = out_2_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_1_wlast = out_2_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsBIO_filtered_2_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        x1_nodeOut_1_bready = out_2_bready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsBIO_filtered_2_0_valid = out_2_bvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [3:0]  portsBIO_filtered_2_0_bits_id = out_2_bid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [1:0]  portsBIO_filtered_2_0_bits_resp = out_2_bresp;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        portsAROI_filtered_2_ready = out_2_arready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        portsAROI_filtered_2_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        x1_nodeOut_1_arvalid = out_2_arvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  x1_nodeOut_1_arid = out_2_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  x1_nodeOut_1_arlen = out_2_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [2:0]  x1_nodeOut_1_arsize = out_2_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  x1_nodeOut_1_arburst = out_2_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsRIO_filtered_2_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24]
  wire        x1_nodeOut_1_rready = out_2_rready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        portsRIO_filtered_2_0_valid = out_2_rvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [3:0]  portsRIO_filtered_2_0_bits_id = out_2_rid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [63:0] portsRIO_filtered_2_0_bits_data = out_2_rdata;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [1:0]  portsRIO_filtered_2_0_bits_resp = out_2_rresp;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire [31:0] out_1_araddr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [29:0] x1_nodeOut_araddr = out_1_araddr[29:0];	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :171:28, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] out_1_awaddr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [29:0] x1_nodeOut_awaddr = out_1_awaddr[29:0];	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :171:28, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] out_2_araddr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [27:0] x1_nodeOut_1_araddr = out_2_araddr[27:0];	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :171:28, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] out_2_awaddr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19]
  wire [27:0] x1_nodeOut_1_awaddr = out_2_awaddr[27:0];	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :171:28, src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign out_0_arvalid = portsAROI_filtered_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        winner_0 = portsAROI_filtered_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25]
  assign out_0_arid = portsAROI_filtered_0_bits_id;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_araddr = portsAROI_filtered_0_bits_addr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_arlen = portsAROI_filtered_0_bits_len;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_arsize = portsAROI_filtered_0_bits_size;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_arburst = portsAROI_filtered_0_bits_burst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_arvalid = portsAROI_filtered_1_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        winner_1_0 = portsAROI_filtered_1_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25]
  assign out_1_arid = portsAROI_filtered_1_bits_id;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_araddr = portsAROI_filtered_1_bits_addr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_arlen = portsAROI_filtered_1_bits_len;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_arsize = portsAROI_filtered_1_bits_size;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_arburst = portsAROI_filtered_1_bits_burst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_arvalid = portsAROI_filtered_2_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        winner_2_0 = portsAROI_filtered_2_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25]
  assign out_2_arid = portsAROI_filtered_2_bits_id;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_araddr = portsAROI_filtered_2_bits_addr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_arlen = portsAROI_filtered_2_bits_len;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_arsize = portsAROI_filtered_2_bits_size;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_arburst = portsAROI_filtered_2_bits_burst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign portsAROI_filtered_0_valid = in_0_arvalid & requestARIO_0_0;	// @[src/main/scala/amba/axi4/Xbar.scala:73:48, :86:18, :238:24, :241:40]
  assign portsAROI_filtered_1_valid = in_0_arvalid & requestARIO_0_1;	// @[src/main/scala/amba/axi4/Xbar.scala:73:48, :86:18, :238:24, :241:40]
  assign portsAROI_filtered_2_valid = in_0_arvalid & requestARIO_0_2;	// @[src/main/scala/amba/axi4/Xbar.scala:73:48, :86:18, :238:24, :241:40]
  assign in_0_arready =
    requestARIO_0_0 & portsAROI_filtered_0_ready | requestARIO_0_1
    & portsAROI_filtered_1_ready | requestARIO_0_2 & portsAROI_filtered_2_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:73:48, :86:18, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign out_0_awvalid = portsAWOI_filtered_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        awOut_0_io_enq_bits_winner_0 = portsAWOI_filtered_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25]
  assign out_0_awid = portsAWOI_filtered_0_bits_id;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_awaddr = portsAWOI_filtered_0_bits_addr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_awlen = portsAWOI_filtered_0_bits_len;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_awsize = portsAWOI_filtered_0_bits_size;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_awburst = portsAWOI_filtered_0_bits_burst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_awvalid = portsAWOI_filtered_1_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        awOut_1_io_enq_bits_winner_0 = portsAWOI_filtered_1_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25]
  assign out_1_awid = portsAWOI_filtered_1_bits_id;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_awaddr = portsAWOI_filtered_1_bits_addr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_awlen = portsAWOI_filtered_1_bits_len;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_awsize = portsAWOI_filtered_1_bits_size;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_awburst = portsAWOI_filtered_1_bits_burst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_awvalid = portsAWOI_filtered_2_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  wire        awOut_2_io_enq_bits_winner_0 = portsAWOI_filtered_2_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25]
  assign out_2_awid = portsAWOI_filtered_2_bits_id;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_awaddr = portsAWOI_filtered_2_bits_addr;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_awlen = portsAWOI_filtered_2_bits_len;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_awsize = portsAWOI_filtered_2_bits_size;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_awburst = portsAWOI_filtered_2_bits_burst;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign portsAWOI_filtered_0_valid = in_0_awvalid & requestAWIO_0_0;	// @[src/main/scala/amba/axi4/Xbar.scala:74:48, :86:18, :238:24, :241:40]
  assign portsAWOI_filtered_1_valid = in_0_awvalid & requestAWIO_0_1;	// @[src/main/scala/amba/axi4/Xbar.scala:74:48, :86:18, :238:24, :241:40]
  assign portsAWOI_filtered_2_valid = in_0_awvalid & requestAWIO_0_2;	// @[src/main/scala/amba/axi4/Xbar.scala:74:48, :86:18, :238:24, :241:40]
  assign in_0_awready =
    requestAWIO_0_0 & portsAWOI_filtered_0_ready | requestAWIO_0_2
    & portsAWOI_filtered_2_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:74:48, :86:18, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign out_0_wvalid = portsWOI_filtered_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_wdata = portsWOI_filtered_0_bits_data;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_wstrb = portsWOI_filtered_0_bits_strb;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_wlast = portsWOI_filtered_0_bits_last;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_wvalid = portsWOI_filtered_1_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_wdata = portsWOI_filtered_1_bits_data;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_wstrb = portsWOI_filtered_1_bits_strb;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_wlast = portsWOI_filtered_1_bits_last;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_wvalid = portsWOI_filtered_2_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_wdata = portsWOI_filtered_2_bits_data;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_wstrb = portsWOI_filtered_2_bits_strb;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_wlast = portsWOI_filtered_2_bits_last;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign portsWOI_filtered_0_valid = in_0_wvalid & requestWIO_0_0;	// @[src/main/scala/amba/axi4/Xbar.scala:80:73, :86:18, :238:24, :241:40]
  assign portsWOI_filtered_1_valid = in_0_wvalid & requestWIO_0_1;	// @[src/main/scala/amba/axi4/Xbar.scala:80:73, :86:18, :238:24, :241:40]
  assign portsWOI_filtered_2_valid = in_0_wvalid & requestWIO_0_2;	// @[src/main/scala/amba/axi4/Xbar.scala:80:73, :86:18, :238:24, :241:40]
  assign in_0_wready =
    requestWIO_0_0 & portsWOI_filtered_0_ready | requestWIO_0_2
    & portsWOI_filtered_2_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:80:73, :86:18, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign out_0_rready = portsRIO_filtered_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_rready = portsRIO_filtered_1_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_rready = portsRIO_filtered_2_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_0_bready = portsBIO_filtered_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_1_bready = portsBIO_filtered_1_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  assign out_2_bready = portsBIO_filtered_2_0_ready;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24]
  reg         awOut_0_io_enq_bits_idle;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23]
  reg         awOut_0_io_enq_bits_state_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  wire        awOut_0_io_enq_bits_muxState_0 =
    awOut_0_io_enq_bits_idle ? awOut_0_io_enq_bits_winner_0 : awOut_0_io_enq_bits_state_0;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23]
  reg         idle;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23]
  reg         state_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  wire        muxState_0 = idle ? winner_0 : state_0;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23]
  reg         awOut_1_io_enq_bits_idle;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23]
  reg         awOut_1_io_enq_bits_state_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  wire        awOut_1_io_enq_bits_muxState_0 =
    awOut_1_io_enq_bits_idle ? awOut_1_io_enq_bits_winner_0 : awOut_1_io_enq_bits_state_0;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23]
  reg         idle_1;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23]
  reg         state_1_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  wire        muxState_1_0 = idle_1 ? winner_1_0 : state_1_0;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23]
  reg         awOut_2_io_enq_bits_idle;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23]
  reg         awOut_2_io_enq_bits_state_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  wire        awOut_2_io_enq_bits_muxState_0 =
    awOut_2_io_enq_bits_idle ? awOut_2_io_enq_bits_winner_0 : awOut_2_io_enq_bits_state_0;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23]
  reg         idle_2;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23]
  reg         state_2_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  wire        muxState_2_0 = idle_2 ? winner_2_0 : state_2_0;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23]
  reg         idle_3;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23]
  wire        anyValid =
    portsRIO_filtered_0_valid | portsRIO_filtered_1_0_valid | portsRIO_filtered_2_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :265:36]
  wire [1:0]  readys_hi = {portsRIO_filtered_2_0_valid, portsRIO_filtered_1_0_valid};	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :267:49]
  wire [2:0]  readys_valid = {readys_hi, portsRIO_filtered_0_valid};	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :267:49, src/main/scala/tilelink/Arbiter.scala:21:23]
  reg  [2:0]  readys_mask;	// @[src/main/scala/tilelink/Arbiter.scala:23:23]
  wire [5:0]  readys_filter = {readys_valid & ~readys_mask, readys_valid};	// @[src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}]
  wire [3:0]  _GEN_4 = readys_filter[4:1] | readys_filter[5:2];	// @[src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}]
  wire [5:0]  readys_unready =
    {readys_mask[2],
     readys_filter[5] | readys_mask[1],
     _GEN_4[3] | readys_mask[0],
     _GEN_4[2:0] | {readys_filter[5], _GEN_4[3:2]}};	// @[src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}]
  wire [2:0]  readys_readys = ~(readys_unready[5:3] & readys_unready[2:0]);	// @[src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}]
  wire        readys_3_0 = readys_readys[0];	// @[src/main/scala/amba/axi4/Xbar.scala:267:{25,73}, src/main/scala/tilelink/Arbiter.scala:26:18]
  wire        readys_3_1 = readys_readys[1];	// @[src/main/scala/amba/axi4/Xbar.scala:267:{25,73}, src/main/scala/tilelink/Arbiter.scala:26:18]
  wire        readys_3_2 = readys_readys[2];	// @[src/main/scala/amba/axi4/Xbar.scala:267:{25,73}, src/main/scala/tilelink/Arbiter.scala:26:18]
  wire        winner_3_0 = readys_3_0 & portsRIO_filtered_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :267:25, :269:{25,67}]
  wire        winner_3_1 = readys_3_1 & portsRIO_filtered_1_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :267:25, :269:{25,67}]
  wire        winner_3_2 = readys_3_2 & portsRIO_filtered_2_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :267:25, :269:{25,67}]
  wire        prefixOR_1 = winner_3_0;	// @[src/main/scala/amba/axi4/Xbar.scala:269:25, :274:46]
  wire        prefixOR_2 = prefixOR_1 | winner_3_1;	// @[src/main/scala/amba/axi4/Xbar.scala:269:25, :274:46]
  reg         state_3_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  reg         state_3_1;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  reg         state_3_2;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  wire        muxState_3_0 = idle_3 ? winner_3_0 : state_3_0;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23]
  wire        muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23]
  wire        muxState_3_2 = idle_3 ? winner_3_2 : state_3_2;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23]
  wire        allowed_0 = idle_3 ? readys_3_0 : state_3_0;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :267:25, :280:24, :289:24]
  wire        allowed_1 = idle_3 ? readys_3_1 : state_3_1;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :267:25, :280:24, :289:24]
  wire        allowed_2 = idle_3 ? readys_3_2 : state_3_2;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :267:25, :280:24, :289:24]
  assign portsRIO_filtered_0_ready = in_0_rready & allowed_0;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24, :289:24, :291:31]
  assign portsRIO_filtered_1_0_ready = in_0_rready & allowed_1;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24, :289:24, :291:31]
  assign portsRIO_filtered_2_0_ready = in_0_rready & allowed_2;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24, :289:24, :291:31]
  assign in_0_rvalid =
    idle_3
      ? anyValid
      : state_3_0 & portsRIO_filtered_0_valid | state_3_1 & portsRIO_filtered_1_0_valid
        | state_3_2 & portsRIO_filtered_2_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24, :261:23, :265:36, :280:24, :297:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign in_0_rlast = muxState_3_0 | muxState_3_1 | muxState_3_2;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign in_0_rresp =
    (muxState_3_0 ? portsRIO_filtered_0_bits_resp : 2'h0)
    | (muxState_3_2 ? portsRIO_filtered_2_0_bits_resp : 2'h0);	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :169:19, :238:24, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign in_0_rdata =
    (muxState_3_0 ? portsRIO_filtered_0_bits_data : 64'h0)
    | (muxState_3_1 ? portsRIO_filtered_1_0_bits_data : 64'h0)
    | (muxState_3_2 ? portsRIO_filtered_2_0_bits_data : 64'h0);	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign in_0_rid =
    (muxState_3_0 ? portsRIO_filtered_0_bits_id : 4'h0)
    | (muxState_3_1 ? portsRIO_filtered_1_0_bits_id : 4'h0)
    | (muxState_3_2 ? portsRIO_filtered_2_0_bits_id : 4'h0);	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :169:19, :238:24, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56]
  reg         idle_4;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23]
  wire        anyValid_1 = portsBIO_filtered_0_valid | portsBIO_filtered_2_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :265:36]
  wire [1:0]  readys_hi_1 = {portsBIO_filtered_2_0_valid, 1'h0};	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :267:49, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [2:0]  readys_valid_1 = {readys_hi_1, portsBIO_filtered_0_valid};	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :267:49, src/main/scala/tilelink/Arbiter.scala:21:23]
  reg  [2:0]  readys_mask_1;	// @[src/main/scala/tilelink/Arbiter.scala:23:23]
  wire [5:0]  readys_filter_1 = {readys_valid_1 & ~readys_mask_1, readys_valid_1};	// @[src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}]
  wire [3:0]  _GEN_5 = readys_filter_1[4:1] | readys_filter_1[5:2];	// @[src/main/scala/tilelink/Arbiter.scala:24:21, src/main/scala/util/package.scala:254:{43,48}]
  wire [5:0]  readys_unready_1 =
    {readys_mask_1[2],
     readys_filter_1[5] | readys_mask_1[1],
     _GEN_5[3] | readys_mask_1[0],
     _GEN_5[2:0] | {readys_filter_1[5], _GEN_5[3:2]}};	// @[src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}]
  wire [2:0]  readys_readys_1 = ~(readys_unready_1[5:3] & readys_unready_1[2:0]);	// @[src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}]
  wire        readys_4_0 = readys_readys_1[0];	// @[src/main/scala/amba/axi4/Xbar.scala:267:{25,73}, src/main/scala/tilelink/Arbiter.scala:26:18]
  wire        readys_4_1 = readys_readys_1[1];	// @[src/main/scala/amba/axi4/Xbar.scala:267:{25,73}, src/main/scala/tilelink/Arbiter.scala:26:18]
  wire        readys_4_2 = readys_readys_1[2];	// @[src/main/scala/amba/axi4/Xbar.scala:267:{25,73}, src/main/scala/tilelink/Arbiter.scala:26:18]
  wire        winner_4_0 = readys_4_0 & portsBIO_filtered_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :267:25, :269:{25,67}]
  wire        winner_4_2 = readys_4_2 & portsBIO_filtered_2_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :267:25, :269:{25,67}]
  wire        prefixOR_1_1 = winner_4_0;	// @[src/main/scala/amba/axi4/Xbar.scala:269:25, :274:46]
  wire        prefixOR_2_1 = prefixOR_1_1;	// @[src/main/scala/amba/axi4/Xbar.scala:274:46]
  `ifndef SYNTHESIS	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
    always @(posedge clock) begin	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      if (~reset & ~(~_arFIFOMap_0_T_6 | (|arFIFOMap_0_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_0_T_2 | _arFIFOMap_0_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_0_T_5 | (|awFIFOMap_0_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_0_T_2 | _awFIFOMap_0_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_1_T_6 | (|arFIFOMap_1_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_1_T_2 | _arFIFOMap_1_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_1_T_5 | (|awFIFOMap_1_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_1_T_2 | _awFIFOMap_1_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_2_T_6 | (|arFIFOMap_2_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_2_T_2 | _arFIFOMap_2_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_2_T_5 | (|awFIFOMap_2_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_2_T_2 | _awFIFOMap_2_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_3_T_6 | (|arFIFOMap_3_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_3_T_2 | _arFIFOMap_3_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_3_T_5 | (|awFIFOMap_3_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_3_T_2 | _awFIFOMap_3_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_4_T_6 | (|arFIFOMap_4_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_4_T_2 | _arFIFOMap_4_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_4_T_5 | (|awFIFOMap_4_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_4_T_2 | _awFIFOMap_4_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_5_T_6 | (|arFIFOMap_5_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_5_T_2 | _arFIFOMap_5_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_5_T_5 | (|awFIFOMap_5_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_5_T_2 | _awFIFOMap_5_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_6_T_6 | (|arFIFOMap_6_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_6_T_2 | _arFIFOMap_6_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_6_T_5 | (|awFIFOMap_6_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_6_T_2 | _awFIFOMap_6_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_7_T_6 | (|arFIFOMap_7_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_7_T_2 | _arFIFOMap_7_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_7_T_5 | (|awFIFOMap_7_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_7_T_2 | _awFIFOMap_7_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_8_T_6 | (|arFIFOMap_8_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_8_T_2 | _arFIFOMap_8_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_8_T_5 | (|awFIFOMap_8_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_8_T_2 | _awFIFOMap_8_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_9_T_6 | (|arFIFOMap_9_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_9_T_2 | _arFIFOMap_9_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_9_T_5 | (|awFIFOMap_9_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_9_T_2 | _awFIFOMap_9_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_10_T_6 | (|arFIFOMap_10_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_10_T_2 | _arFIFOMap_10_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_10_T_5 | (|awFIFOMap_10_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_10_T_2 | _awFIFOMap_10_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_11_T_6 | (|arFIFOMap_11_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_11_T_2 | _arFIFOMap_11_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_11_T_5 | (|awFIFOMap_11_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_11_T_2 | _awFIFOMap_11_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_12_T_6 | (|arFIFOMap_12_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_12_T_2 | _arFIFOMap_12_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_12_T_5 | (|awFIFOMap_12_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_12_T_2 | _awFIFOMap_12_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_13_T_6 | (|arFIFOMap_13_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_13_T_2 | _arFIFOMap_13_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_13_T_5 | (|awFIFOMap_13_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_13_T_2 | _awFIFOMap_13_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_14_T_6 | (|arFIFOMap_14_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_14_T_2 | _arFIFOMap_14_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_14_T_5 | (|awFIFOMap_14_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_14_T_2 | _awFIFOMap_14_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_arFIFOMap_15_T_6 | (|arFIFOMap_15_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:43]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_arFIFOMap_15_T_2 | _arFIFOMap_15_T_22)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~_awFIFOMap_15_T_5 | (|awFIFOMap_15_count))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:122:22]
      end
      if (~reset & ~(~_awFIFOMap_15_T_2 | _awFIFOMap_15_T_21)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:123:22]
      end
      if (~reset & ~(~portsAWOI_filtered_0_valid | awOut_0_io_enq_bits_winner_0)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25, :277:{12,13,23}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
      end
      if (~reset & ~(~portsAROI_filtered_0_valid | winner_0)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25, :277:{12,13,23}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
      end
      if (~reset & ~(~portsAWOI_filtered_1_valid | awOut_1_io_enq_bits_winner_0)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25, :277:{12,13,23}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
      end
      if (~reset & ~(~portsAROI_filtered_1_valid | winner_1_0)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25, :277:{12,13,23}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
      end
      if (~reset & ~(~portsAWOI_filtered_2_valid | awOut_2_io_enq_bits_winner_0)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25, :277:{12,13,23}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
      end
      if (~reset & ~(~portsAROI_filtered_2_valid | winner_2_0)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :269:25, :277:{12,13,23}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
      end
      if (~reset & readys_valid != readys_valid) begin	// @[src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/tilelink/Arbiter.scala:22:12]
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// @[src/main/scala/tilelink/Arbiter.scala:22:12]
        if (`STOP_COND_)	// @[src/main/scala/tilelink/Arbiter.scala:22:12]
          $fatal;	// @[src/main/scala/tilelink/Arbiter.scala:22:12]
      end
      if (~reset & ~((~prefixOR_1 | ~winner_3_1) & (~prefixOR_2 | ~winner_3_2))) begin	// @[src/main/scala/amba/axi4/Xbar.scala:269:25, :274:46, :275:{11,54,57,60,75}, :277:12]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:275:11]
          $error("Assertion failed\n    at Xbar.scala:275 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[src/main/scala/amba/axi4/Xbar.scala:275:11]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:275:11]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:275:11]
      end
      if (~reset & ~(~anyValid | winner_3_0 | winner_3_1 | winner_3_2)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:265:36, :269:25, :277:{12,13,23}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
      end
      if (~reset & readys_valid_1 != readys_valid_1) begin	// @[src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/tilelink/Arbiter.scala:22:12]
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// @[src/main/scala/tilelink/Arbiter.scala:22:12]
        if (`STOP_COND_)	// @[src/main/scala/tilelink/Arbiter.scala:22:12]
          $fatal;	// @[src/main/scala/tilelink/Arbiter.scala:22:12]
      end
      if (~reset & ~(~prefixOR_2_1 | ~winner_4_2)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:269:25, :274:46, :275:{11,54,57,60}, :277:12]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:275:11]
          $error("Assertion failed\n    at Xbar.scala:275 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[src/main/scala/amba/axi4/Xbar.scala:275:11]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:275:11]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:275:11]
      end
      if (~reset & ~(~anyValid_1 | winner_4_0 | winner_4_2)) begin	// @[src/main/scala/amba/axi4/Xbar.scala:265:36, :269:25, :277:{12,13,23}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
        if (`STOP_COND_)	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
          $fatal;	// @[src/main/scala/amba/axi4/Xbar.scala:277:12]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         state_4_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  reg         state_4_1;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  reg         state_4_2;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24]
  wire        muxState_4_0 = idle_4 ? winner_4_0 : state_4_0;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23]
  wire        muxState_4_1 = ~idle_4 & state_4_1;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :280:24, :281:23]
  wire        muxState_4_2 = idle_4 ? winner_4_2 : state_4_2;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :269:25, :280:24, :281:23]
  wire        allowed_1_0 = idle_4 ? readys_4_0 : state_4_0;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :267:25, :280:24, :289:24]
  wire        allowed_1_1 = idle_4 ? readys_4_1 : state_4_1;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :267:25, :280:24, :289:24]
  wire        allowed_1_2 = idle_4 ? readys_4_2 : state_4_2;	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, :267:25, :280:24, :289:24]
  assign portsBIO_filtered_0_ready = in_0_bready & allowed_1_0;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24, :289:24, :291:31]
  assign portsBIO_filtered_1_0_ready = in_0_bready & allowed_1_1;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24, :289:24, :291:31]
  assign portsBIO_filtered_2_0_ready = in_0_bready & allowed_1_2;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24, :289:24, :291:31]
  assign in_0_bvalid =
    idle_4
      ? anyValid_1
      : state_4_0 & portsBIO_filtered_0_valid | state_4_2 & portsBIO_filtered_2_0_valid;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :238:24, :261:23, :265:36, :280:24, :297:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign in_0_bresp =
    (muxState_4_0 ? portsBIO_filtered_0_bits_resp : 2'h0)
    | (muxState_4_2 ? portsBIO_filtered_2_0_bits_resp : 2'h0);	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :169:19, :238:24, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign in_0_bid =
    (muxState_4_0 ? portsBIO_filtered_0_bits_id : 4'h0)
    | (muxState_4_2 ? portsBIO_filtered_2_0_bits_id : 4'h0);	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :169:19, :238:24, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56]
  wire [2:0]  _readys_mask_T = readys_readys & readys_valid;	// @[src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29]
  wire [2:0]  _readys_mask_T_3 = _readys_mask_T | {_readys_mask_T[1:0], 1'h0};	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}]
  wire [2:0]  _readys_mask_T_8 = readys_readys_1 & readys_valid_1;	// @[src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29]
  wire [2:0]  _readys_mask_T_11 = _readys_mask_T_8 | {_readys_mask_T_8[1:0], 1'h0};	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}]
  always @(posedge clock) begin
    if (reset) begin
      arFIFOMap_0_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_0_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_1_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_1_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_2_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_2_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_3_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_3_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_4_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_4_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_5_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_5_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_6_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_6_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_7_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_7_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_8_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_8_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_9_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_9_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_10_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_10_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_11_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_11_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_12_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_12_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_13_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_13_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_14_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_14_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      arFIFOMap_15_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      awFIFOMap_15_count <= 3'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
      latched <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :152:30, :169:19, :238:24, :241:40, :269:{25,67}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awOut_0_io_enq_bits_idle <= 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
      awOut_0_io_enq_bits_state_0 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      idle <= 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
      state_0 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awOut_1_io_enq_bits_idle <= 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
      awOut_1_io_enq_bits_state_0 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      idle_1 <= 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
      state_1_0 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awOut_2_io_enq_bits_idle <= 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
      awOut_2_io_enq_bits_state_0 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      idle_2 <= 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
      state_2_0 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      idle_3 <= 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
      readys_mask <= 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:123:43, src/main/scala/tilelink/Arbiter.scala:23:23]
      state_3_0 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      state_3_1 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      state_3_2 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      idle_4 <= 1'h1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :267:25, :275:57, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:56:48]
      readys_mask_1 <= 3'h7;	// @[src/main/scala/amba/axi4/Xbar.scala:123:43, src/main/scala/tilelink/Arbiter.scala:23:23]
      state_4_0 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      state_4_1 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      state_4_2 <= 1'h0;	// @[src/main/scala/amba/axi4/Xbar.scala:71:47, :169:19, :238:24, :241:40, :269:{25,67}, :280:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
    end
    else begin
      arFIFOMap_0_count <=
        arFIFOMap_0_count + {2'h0, _arFIFOMap_0_T_2} - {2'h0, _arFIFOMap_0_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_0_count <=
        awFIFOMap_0_count + {2'h0, _awFIFOMap_0_T_2} - {2'h0, _awFIFOMap_0_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_1_count <=
        arFIFOMap_1_count + {2'h0, _arFIFOMap_1_T_2} - {2'h0, _arFIFOMap_1_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_1_count <=
        awFIFOMap_1_count + {2'h0, _awFIFOMap_1_T_2} - {2'h0, _awFIFOMap_1_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_2_count <=
        arFIFOMap_2_count + {2'h0, _arFIFOMap_2_T_2} - {2'h0, _arFIFOMap_2_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_2_count <=
        awFIFOMap_2_count + {2'h0, _awFIFOMap_2_T_2} - {2'h0, _awFIFOMap_2_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_3_count <=
        arFIFOMap_3_count + {2'h0, _arFIFOMap_3_T_2} - {2'h0, _arFIFOMap_3_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_3_count <=
        awFIFOMap_3_count + {2'h0, _awFIFOMap_3_T_2} - {2'h0, _awFIFOMap_3_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_4_count <=
        arFIFOMap_4_count + {2'h0, _arFIFOMap_4_T_2} - {2'h0, _arFIFOMap_4_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_4_count <=
        awFIFOMap_4_count + {2'h0, _awFIFOMap_4_T_2} - {2'h0, _awFIFOMap_4_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_5_count <=
        arFIFOMap_5_count + {2'h0, _arFIFOMap_5_T_2} - {2'h0, _arFIFOMap_5_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_5_count <=
        awFIFOMap_5_count + {2'h0, _awFIFOMap_5_T_2} - {2'h0, _awFIFOMap_5_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_6_count <=
        arFIFOMap_6_count + {2'h0, _arFIFOMap_6_T_2} - {2'h0, _arFIFOMap_6_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_6_count <=
        awFIFOMap_6_count + {2'h0, _awFIFOMap_6_T_2} - {2'h0, _awFIFOMap_6_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_7_count <=
        arFIFOMap_7_count + {2'h0, _arFIFOMap_7_T_2} - {2'h0, _arFIFOMap_7_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_7_count <=
        awFIFOMap_7_count + {2'h0, _awFIFOMap_7_T_2} - {2'h0, _awFIFOMap_7_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_8_count <=
        arFIFOMap_8_count + {2'h0, _arFIFOMap_8_T_2} - {2'h0, _arFIFOMap_8_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_8_count <=
        awFIFOMap_8_count + {2'h0, _awFIFOMap_8_T_2} - {2'h0, _awFIFOMap_8_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_9_count <=
        arFIFOMap_9_count + {2'h0, _arFIFOMap_9_T_2} - {2'h0, _arFIFOMap_9_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_9_count <=
        awFIFOMap_9_count + {2'h0, _awFIFOMap_9_T_2} - {2'h0, _awFIFOMap_9_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_10_count <=
        arFIFOMap_10_count + {2'h0, _arFIFOMap_10_T_2} - {2'h0, _arFIFOMap_10_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_10_count <=
        awFIFOMap_10_count + {2'h0, _awFIFOMap_10_T_2} - {2'h0, _awFIFOMap_10_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_11_count <=
        arFIFOMap_11_count + {2'h0, _arFIFOMap_11_T_2} - {2'h0, _arFIFOMap_11_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_11_count <=
        awFIFOMap_11_count + {2'h0, _awFIFOMap_11_T_2} - {2'h0, _awFIFOMap_11_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_12_count <=
        arFIFOMap_12_count + {2'h0, _arFIFOMap_12_T_2} - {2'h0, _arFIFOMap_12_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_12_count <=
        awFIFOMap_12_count + {2'h0, _awFIFOMap_12_T_2} - {2'h0, _awFIFOMap_12_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_13_count <=
        arFIFOMap_13_count + {2'h0, _arFIFOMap_13_T_2} - {2'h0, _arFIFOMap_13_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_13_count <=
        awFIFOMap_13_count + {2'h0, _awFIFOMap_13_T_2} - {2'h0, _awFIFOMap_13_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_14_count <=
        arFIFOMap_14_count + {2'h0, _arFIFOMap_14_T_2} - {2'h0, _arFIFOMap_14_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_14_count <=
        awFIFOMap_14_count + {2'h0, _awFIFOMap_14_T_2} - {2'h0, _awFIFOMap_14_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      arFIFOMap_15_count <=
        arFIFOMap_15_count + {2'h0, _arFIFOMap_15_T_2} - {2'h0, _arFIFOMap_15_T_6};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:43, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      awFIFOMap_15_count <=
        awFIFOMap_15_count + {2'h0, _awFIFOMap_15_T_2} - {2'h0, _awFIFOMap_15_T_5};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24, :169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17]
      latched <=
        ~(in_0_awready & in_0_awvalid)
        & (_awIn_0_io_enq_ready & _awIn_0_io_enq_valid_T_1 | latched);	// @[src/main/scala/amba/axi4/Xbar.scala:70:47, :86:18, :152:30, :155:51, :156:{36,46}, :157:{30,40}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      awOut_0_io_enq_bits_idle <=
        out_0_awready & out_0_awvalid | ~portsAWOI_filtered_0_valid
        & awOut_0_io_enq_bits_idle;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :285:{21,28}, :286:{22,29}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      awOut_0_io_enq_bits_state_0 <= awOut_0_io_enq_bits_muxState_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
      idle <= out_0_arready & out_0_arvalid | ~portsAROI_filtered_0_valid & idle;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :285:{21,28}, :286:{22,29}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      state_0 <= muxState_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
      awOut_1_io_enq_bits_idle <= ~portsAWOI_filtered_1_valid & awOut_1_io_enq_bits_idle;	// @[src/main/scala/amba/axi4/Xbar.scala:238:24, :261:23, :285:{21,28}]
      awOut_1_io_enq_bits_state_0 <= awOut_1_io_enq_bits_muxState_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
      idle_1 <= out_1_arready & out_1_arvalid | ~portsAROI_filtered_1_valid & idle_1;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :285:{21,28}, :286:{22,29}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      state_1_0 <= muxState_1_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
      awOut_2_io_enq_bits_idle <=
        out_2_awready & out_2_awvalid | ~portsAWOI_filtered_2_valid
        & awOut_2_io_enq_bits_idle;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :285:{21,28}, :286:{22,29}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      awOut_2_io_enq_bits_state_0 <= awOut_2_io_enq_bits_muxState_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
      idle_2 <= out_2_arready & out_2_arvalid | ~portsAROI_filtered_2_valid & idle_2;	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, :261:23, :285:{21,28}, :286:{22,29}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      state_2_0 <= muxState_2_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
      idle_3 <= in_0_rready & in_0_rvalid | ~anyValid & idle_3;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :261:23, :265:36, :285:{21,28}, :286:{22,29}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      if (idle_3 & (|readys_valid))	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}]
        readys_mask <= _readys_mask_T_3 | {_readys_mask_T_3[0], 2'h0};	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}]
      state_3_0 <= muxState_3_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
      state_3_1 <= muxState_3_1;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
      state_3_2 <= muxState_3_2;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
      idle_4 <= in_0_bready & in_0_bvalid | ~anyValid_1 & idle_4;	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :261:23, :265:36, :285:{21,28}, :286:{22,29}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      if (idle_4 & (|readys_valid_1))	// @[src/main/scala/amba/axi4/Xbar.scala:261:23, src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}]
        readys_mask_1 <= _readys_mask_T_11 | {_readys_mask_T_11[0], 2'h0};	// @[src/main/scala/amba/axi4/Xbar.scala:169:19, :238:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}]
      state_4_0 <= muxState_4_0;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
      state_4_1 <= muxState_4_1;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
      state_4_2 <= muxState_4_2;	// @[src/main/scala/amba/axi4/Xbar.scala:280:24, :281:23]
    end
    if (_arFIFOMap_0_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_0_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_0_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_0_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_1_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_1_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_1_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_1_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_2_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_2_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_2_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_2_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_3_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_3_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_3_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_3_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_4_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_4_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_4_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_4_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_5_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_5_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_5_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_5_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_6_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_6_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_6_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_6_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_7_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_7_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_7_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_7_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_8_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_8_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_8_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_8_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_9_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_9_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_9_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_9_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_10_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_10_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_10_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_10_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_11_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_11_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_11_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_11_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_12_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_12_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_12_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_12_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_13_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_13_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_13_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_13_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_14_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_14_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_14_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_14_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_arFIFOMap_15_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:134:25]
      arFIFOMap_15_last <= arTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
    if (_awFIFOMap_15_T_2)	// @[src/main/scala/amba/axi4/Xbar.scala:138:25]
      awFIFOMap_15_last <= awTag;	// @[src/main/scala/amba/axi4/Xbar.scala:120:29, src/main/scala/chisel3/util/OneHot.scala:32:10]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:5];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        arFIFOMap_0_count = _RANDOM[3'h0][2:0];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        arFIFOMap_0_last = _RANDOM[3'h0][4:3];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_0_count = _RANDOM[3'h0][7:5];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        awFIFOMap_0_last = _RANDOM[3'h0][9:8];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_1_count = _RANDOM[3'h0][12:10];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        arFIFOMap_1_last = _RANDOM[3'h0][14:13];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_1_count = _RANDOM[3'h0][17:15];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        awFIFOMap_1_last = _RANDOM[3'h0][19:18];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_2_count = _RANDOM[3'h0][22:20];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        arFIFOMap_2_last = _RANDOM[3'h0][24:23];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_2_count = _RANDOM[3'h0][27:25];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        awFIFOMap_2_last = _RANDOM[3'h0][29:28];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_3_count = {_RANDOM[3'h0][31:30], _RANDOM[3'h1][0]};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        arFIFOMap_3_last = _RANDOM[3'h1][2:1];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_3_count = _RANDOM[3'h1][5:3];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        awFIFOMap_3_last = _RANDOM[3'h1][7:6];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_4_count = _RANDOM[3'h1][10:8];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        arFIFOMap_4_last = _RANDOM[3'h1][12:11];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_4_count = _RANDOM[3'h1][15:13];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        awFIFOMap_4_last = _RANDOM[3'h1][17:16];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_5_count = _RANDOM[3'h1][20:18];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        arFIFOMap_5_last = _RANDOM[3'h1][22:21];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_5_count = _RANDOM[3'h1][25:23];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        awFIFOMap_5_last = _RANDOM[3'h1][27:26];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_6_count = _RANDOM[3'h1][30:28];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        arFIFOMap_6_last = {_RANDOM[3'h1][31], _RANDOM[3'h2][0]};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_6_count = _RANDOM[3'h2][3:1];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_6_last = _RANDOM[3'h2][5:4];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        arFIFOMap_7_count = _RANDOM[3'h2][8:6];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_7_last = _RANDOM[3'h2][10:9];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        awFIFOMap_7_count = _RANDOM[3'h2][13:11];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_7_last = _RANDOM[3'h2][15:14];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        arFIFOMap_8_count = _RANDOM[3'h2][18:16];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_8_last = _RANDOM[3'h2][20:19];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        awFIFOMap_8_count = _RANDOM[3'h2][23:21];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_8_last = _RANDOM[3'h2][25:24];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        arFIFOMap_9_count = _RANDOM[3'h2][28:26];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_9_last = _RANDOM[3'h2][30:29];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        awFIFOMap_9_count = {_RANDOM[3'h2][31], _RANDOM[3'h3][1:0]};	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_9_last = _RANDOM[3'h3][3:2];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_10_count = _RANDOM[3'h3][6:4];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        arFIFOMap_10_last = _RANDOM[3'h3][8:7];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_10_count = _RANDOM[3'h3][11:9];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        awFIFOMap_10_last = _RANDOM[3'h3][13:12];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_11_count = _RANDOM[3'h3][16:14];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        arFIFOMap_11_last = _RANDOM[3'h3][18:17];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_11_count = _RANDOM[3'h3][21:19];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        awFIFOMap_11_last = _RANDOM[3'h3][23:22];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_12_count = _RANDOM[3'h3][26:24];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        arFIFOMap_12_last = _RANDOM[3'h3][28:27];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_12_count = _RANDOM[3'h3][31:29];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34]
        awFIFOMap_12_last = _RANDOM[3'h4][1:0];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        arFIFOMap_13_count = _RANDOM[3'h4][4:2];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_13_last = _RANDOM[3'h4][6:5];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        awFIFOMap_13_count = _RANDOM[3'h4][9:7];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_13_last = _RANDOM[3'h4][11:10];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        arFIFOMap_14_count = _RANDOM[3'h4][14:12];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_14_last = _RANDOM[3'h4][16:15];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        awFIFOMap_14_count = _RANDOM[3'h4][19:17];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_14_last = _RANDOM[3'h4][21:20];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        arFIFOMap_15_count = _RANDOM[3'h4][24:22];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        arFIFOMap_15_last = _RANDOM[3'h4][26:25];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        awFIFOMap_15_count = _RANDOM[3'h4][29:27];	// @[src/main/scala/amba/axi4/Xbar.scala:119:34, :120:29]
        awFIFOMap_15_last = _RANDOM[3'h4][31:30];	// @[src/main/scala/amba/axi4/Xbar.scala:120:29]
        latched = _RANDOM[3'h5][0];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30]
        awOut_0_io_enq_bits_idle = _RANDOM[3'h5][1];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :261:23]
        awOut_0_io_enq_bits_state_0 = _RANDOM[3'h5][2];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
        idle = _RANDOM[3'h5][3];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :261:23]
        state_0 = _RANDOM[3'h5][4];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
        awOut_1_io_enq_bits_idle = _RANDOM[3'h5][5];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :261:23]
        awOut_1_io_enq_bits_state_0 = _RANDOM[3'h5][6];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
        idle_1 = _RANDOM[3'h5][7];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :261:23]
        state_1_0 = _RANDOM[3'h5][8];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
        awOut_2_io_enq_bits_idle = _RANDOM[3'h5][9];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :261:23]
        awOut_2_io_enq_bits_state_0 = _RANDOM[3'h5][10];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
        idle_2 = _RANDOM[3'h5][11];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :261:23]
        state_2_0 = _RANDOM[3'h5][12];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
        idle_3 = _RANDOM[3'h5][13];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :261:23]
        readys_mask = _RANDOM[3'h5][16:14];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, src/main/scala/tilelink/Arbiter.scala:23:23]
        state_3_0 = _RANDOM[3'h5][17];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
        state_3_1 = _RANDOM[3'h5][18];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
        state_3_2 = _RANDOM[3'h5][19];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
        idle_4 = _RANDOM[3'h5][20];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :261:23]
        readys_mask_1 = _RANDOM[3'h5][23:21];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, src/main/scala/tilelink/Arbiter.scala:23:23]
        state_4_0 = _RANDOM[3'h5][24];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
        state_4_1 = _RANDOM[3'h5][25];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
        state_4_2 = _RANDOM[3'h5][26];	// @[src/main/scala/amba/axi4/Xbar.scala:152:30, :280:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt3 awIn_0 (	// @[src/main/scala/amba/axi4/Xbar.scala:70:47]
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (_awIn_0_io_enq_valid_T_1),	// @[src/main/scala/amba/axi4/Xbar.scala:155:51]
    .io_enq_bits  ({awIn_0_io_enq_bits_hi, requestAWIO_0_0}),	// @[src/main/scala/amba/axi4/Xbar.scala:74:48, :79:75]
    .io_deq_ready (nodeIn_wvalid & nodeIn_wlast & in_0_wready),	// @[src/main/scala/amba/axi4/Xbar.scala:86:18, :162:74, src/main/scala/diplomacy/Nodes.scala:1214:17]
    .io_enq_ready (_awIn_0_io_enq_ready),
    .io_deq_valid (_awIn_0_io_deq_valid),
    .io_deq_bits  (_awIn_0_io_deq_bits)
  );
  Queue2_UInt1 awOut_0 ();	// @[src/main/scala/amba/axi4/Xbar.scala:71:47]
  Queue2_UInt1 awOut_1 ();	// @[src/main/scala/amba/axi4/Xbar.scala:71:47]
  Queue2_UInt1 awOut_2 ();	// @[src/main/scala/amba/axi4/Xbar.scala:71:47]
  assign auto_in_awready = nodeIn_awready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_wready = nodeIn_wready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_bvalid = nodeIn_bvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_bid = nodeIn_bid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_bresp = nodeIn_bresp;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_arready = nodeIn_arready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rvalid = nodeIn_rvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rid = nodeIn_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rdata = nodeIn_rdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rresp = nodeIn_rresp;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rlast = nodeIn_rlast;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_out_2_awvalid = x1_nodeOut_1_awvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_awid = x1_nodeOut_1_awid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_awaddr = x1_nodeOut_1_awaddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_awlen = x1_nodeOut_1_awlen;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_awsize = x1_nodeOut_1_awsize;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_awburst = x1_nodeOut_1_awburst;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_wvalid = x1_nodeOut_1_wvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_wdata = x1_nodeOut_1_wdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_wstrb = x1_nodeOut_1_wstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_wlast = x1_nodeOut_1_wlast;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_bready = x1_nodeOut_1_bready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_arvalid = x1_nodeOut_1_arvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_arid = x1_nodeOut_1_arid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_araddr = x1_nodeOut_1_araddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_arlen = x1_nodeOut_1_arlen;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_arsize = x1_nodeOut_1_arsize;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_arburst = x1_nodeOut_1_arburst;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_rready = x1_nodeOut_1_rready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_awvalid = x1_nodeOut_awvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_awid = x1_nodeOut_awid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_awaddr = x1_nodeOut_awaddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_awlen = x1_nodeOut_awlen;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_awsize = x1_nodeOut_awsize;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_awburst = x1_nodeOut_awburst;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_wvalid = x1_nodeOut_wvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_wdata = x1_nodeOut_wdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_wstrb = x1_nodeOut_wstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_wlast = x1_nodeOut_wlast;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_bready = x1_nodeOut_bready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_arvalid = x1_nodeOut_arvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_arid = x1_nodeOut_arid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_araddr = x1_nodeOut_araddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_arlen = x1_nodeOut_arlen;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_arsize = x1_nodeOut_arsize;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_arburst = x1_nodeOut_arburst;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_rready = x1_nodeOut_rready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_awvalid = nodeOut_awvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_awid = nodeOut_awid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_awaddr = nodeOut_awaddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_awlen = nodeOut_awlen;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_awsize = nodeOut_awsize;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_awburst = nodeOut_awburst;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_wvalid = nodeOut_wvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_wdata = nodeOut_wdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_wstrb = nodeOut_wstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_wlast = nodeOut_wlast;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_bready = nodeOut_bready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_arvalid = nodeOut_arvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_arid = nodeOut_arid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_araddr = nodeOut_araddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_arlen = nodeOut_arlen;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_arsize = nodeOut_arsize;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_arburst = nodeOut_arburst;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_rready = nodeOut_rready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
endmodule

module APBFanout(
  input         auto_in_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_6_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_6_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_out_6_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_5_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_5_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_out_5_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_4_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_4_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_out_4_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_3_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_3_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_out_3_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_2_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_2_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_out_2_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_1_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_1_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_out_1_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_0_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_0_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_out_0_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_in_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_6_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_6_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_6_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [29:0] auto_out_6_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_6_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_6_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_5_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_5_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_5_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [28:0] auto_out_5_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_5_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_5_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_4_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_4_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_4_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [28:0] auto_out_4_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_4_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_4_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_3_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_3_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_3_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_3_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_3_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_3_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_2_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_2_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_2_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_2_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_2_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_2_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_1_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_1_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_1_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [28:0] auto_out_1_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_1_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_1_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_0_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_0_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_0_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [29:0] auto_out_0_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_0_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_0_pstrb	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire        nodeIn_psel = auto_in_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_penable = auto_in_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pwrite = auto_in_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_paddr = auto_in_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_pwdata = auto_in_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_pstrb = auto_in_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeOut_pready = auto_out_0_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        nodeOut_pslverr = auto_out_0_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] nodeOut_prdata = auto_out_0_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_pready = auto_out_1_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_pslverr = auto_out_1_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] x1_nodeOut_prdata = auto_out_1_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_1_pready = auto_out_2_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_1_pslverr = auto_out_2_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] x1_nodeOut_1_prdata = auto_out_2_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_2_pready = auto_out_3_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_2_pslverr = auto_out_3_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] x1_nodeOut_2_prdata = auto_out_3_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_3_pready = auto_out_4_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_3_pslverr = auto_out_4_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] x1_nodeOut_3_prdata = auto_out_4_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_4_pready = auto_out_5_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_4_pslverr = auto_out_5_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] x1_nodeOut_4_prdata = auto_out_5_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_5_pready = auto_out_6_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        x1_nodeOut_5_pslverr = auto_out_6_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] x1_nodeOut_5_prdata = auto_out_6_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [2:0]  nodeIn_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [2:0]  nodeOut_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [2:0]  x1_nodeOut_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [2:0]  x1_nodeOut_1_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [2:0]  x1_nodeOut_2_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [2:0]  x1_nodeOut_3_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [2:0]  x1_nodeOut_4_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [2:0]  x1_nodeOut_5_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        nodeOut_pwrite = nodeIn_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_pwrite = nodeIn_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_1_pwrite = nodeIn_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_2_pwrite = nodeIn_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_3_pwrite = nodeIn_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_4_pwrite = nodeIn_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_5_pwrite = nodeIn_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [31:0] x1_nodeOut_1_paddr = nodeIn_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [31:0] x1_nodeOut_2_paddr = nodeIn_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [31:0] nodeOut_pwdata = nodeIn_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [31:0] x1_nodeOut_pwdata = nodeIn_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [31:0] x1_nodeOut_1_pwdata = nodeIn_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [31:0] x1_nodeOut_2_pwdata = nodeIn_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [31:0] x1_nodeOut_3_pwdata = nodeIn_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [31:0] x1_nodeOut_4_pwdata = nodeIn_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [31:0] x1_nodeOut_5_pwdata = nodeIn_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [3:0]  nodeOut_pstrb = nodeIn_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [3:0]  x1_nodeOut_pstrb = nodeIn_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [3:0]  x1_nodeOut_1_pstrb = nodeIn_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [3:0]  x1_nodeOut_2_pstrb = nodeIn_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [3:0]  x1_nodeOut_3_pstrb = nodeIn_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [3:0]  x1_nodeOut_4_pstrb = nodeIn_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [3:0]  x1_nodeOut_5_pstrb = nodeIn_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [28:0] x1_nodeOut_paddr = nodeIn_paddr[28:0];	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [28:0] x1_nodeOut_3_paddr = nodeIn_paddr[28:0];	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [28:0] x1_nodeOut_4_paddr = nodeIn_paddr[28:0];	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [16:0] _GEN = nodeIn_paddr[28:12] ^ 17'h10001;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [29:0] nodeOut_paddr = nodeIn_paddr[29:0];	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [29:0] x1_nodeOut_5_paddr = nodeIn_paddr[29:0];	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire        sel_0 =
    {nodeIn_paddr[31], nodeIn_paddr[29], _GEN[16], nodeIn_paddr[16], _GEN[1:0]} == 6'h0
    | {nodeIn_paddr[31], ~(nodeIn_paddr[29:28])} == 3'h0;	// @[src/main/scala/amba/apb/Xbar.scala:44:{24,87}, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}]
  wire        sel_1 =
    {nodeIn_paddr[31],
     nodeIn_paddr[29],
     ~(nodeIn_paddr[28]),
     nodeIn_paddr[16],
     nodeIn_paddr[13:12]} == 6'h0;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}]
  wire        sel_2 = {~(nodeIn_paddr[31]), nodeIn_paddr[29:28]} == 3'h0;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}]
  wire [3:0]  _GEN_0 = nodeIn_paddr[31:28] ^ 4'hA;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire        sel_3 = {_GEN_0[3], _GEN_0[1:0]} == 3'h0;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}]
  wire [16:0] _GEN_1 = nodeIn_paddr[28:12] ^ 17'h10002;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire        sel_4 =
    {nodeIn_paddr[31],
     nodeIn_paddr[29],
     _GEN_1[16],
     nodeIn_paddr[16],
     _GEN_1[1:0]} == 6'h0;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}]
  wire [16:0] _GEN_2 = nodeIn_paddr[28:12] ^ 17'h10011;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:31]
  wire        sel_5 =
    {nodeIn_paddr[31], nodeIn_paddr[29], _GEN_2[16], _GEN_2[4], _GEN_2[1:0]} == 6'h0;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}]
  wire        sel_6 = {nodeIn_paddr[31], nodeIn_paddr[29:28] ^ 2'h2} == 3'h0;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}]
  wire        nodeOut_psel = sel_0 & nodeIn_psel;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :47:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        nodeOut_penable = sel_0 & nodeIn_penable;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :48:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_psel = sel_1 & nodeIn_psel;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :47:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_penable = sel_1 & nodeIn_penable;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :48:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_1_psel = sel_2 & nodeIn_psel;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :47:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_1_penable = sel_2 & nodeIn_penable;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :48:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_2_psel = sel_3 & nodeIn_psel;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :47:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_2_penable = sel_3 & nodeIn_penable;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :48:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_3_psel = sel_4 & nodeIn_psel;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :47:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_3_penable = sel_4 & nodeIn_penable;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :48:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_4_psel = sel_5 & nodeIn_psel;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :47:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_4_penable = sel_5 & nodeIn_penable;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :48:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_5_psel = sel_6 & nodeIn_psel;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :47:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        x1_nodeOut_5_penable = sel_6 & nodeIn_penable;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :48:28, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        nodeIn_pready =
    ~(sel_0 & ~nodeOut_pready | sel_1 & ~x1_nodeOut_pready | sel_2 & ~x1_nodeOut_1_pready
      | sel_3 & ~x1_nodeOut_2_pready | sel_4 & ~x1_nodeOut_3_pready | sel_5
      & ~x1_nodeOut_4_pready | sel_6 & ~x1_nodeOut_5_pready);	// @[src/main/scala/amba/apb/Xbar.scala:44:24, :51:{21,44}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire        nodeIn_pslverr =
    sel_0 & nodeOut_pslverr | sel_1 & x1_nodeOut_pslverr | sel_2 & x1_nodeOut_1_pslverr
    | sel_3 & x1_nodeOut_2_pslverr | sel_4 & x1_nodeOut_3_pslverr | sel_5
    & x1_nodeOut_4_pslverr | sel_6 & x1_nodeOut_5_pslverr;	// @[src/main/scala/amba/apb/Xbar.scala:44:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  wire [31:0] nodeIn_prdata =
    (sel_0 ? nodeOut_prdata : 32'h0) | (sel_1 ? x1_nodeOut_prdata : 32'h0)
    | (sel_2 ? x1_nodeOut_1_prdata : 32'h0) | (sel_3 ? x1_nodeOut_2_prdata : 32'h0)
    | (sel_4 ? x1_nodeOut_3_prdata : 32'h0) | (sel_5 ? x1_nodeOut_4_prdata : 32'h0)
    | (sel_6 ? x1_nodeOut_5_prdata : 32'h0);	// @[src/main/scala/amba/apb/Xbar.scala:44:24, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17]
  assign auto_in_pready = nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_pslverr = nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_prdata = nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_out_6_psel = x1_nodeOut_5_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_6_penable = x1_nodeOut_5_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_6_pwrite = x1_nodeOut_5_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_6_paddr = x1_nodeOut_5_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_6_pwdata = x1_nodeOut_5_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_6_pstrb = x1_nodeOut_5_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_5_psel = x1_nodeOut_4_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_5_penable = x1_nodeOut_4_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_5_pwrite = x1_nodeOut_4_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_5_paddr = x1_nodeOut_4_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_5_pwdata = x1_nodeOut_4_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_5_pstrb = x1_nodeOut_4_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_4_psel = x1_nodeOut_3_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_4_penable = x1_nodeOut_3_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_4_pwrite = x1_nodeOut_3_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_4_paddr = x1_nodeOut_3_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_4_pwdata = x1_nodeOut_3_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_4_pstrb = x1_nodeOut_3_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_3_psel = x1_nodeOut_2_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_3_penable = x1_nodeOut_2_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_3_pwrite = x1_nodeOut_2_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_3_paddr = x1_nodeOut_2_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_3_pwdata = x1_nodeOut_2_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_3_pstrb = x1_nodeOut_2_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_psel = x1_nodeOut_1_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_penable = x1_nodeOut_1_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_pwrite = x1_nodeOut_1_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_paddr = x1_nodeOut_1_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_pwdata = x1_nodeOut_1_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_2_pstrb = x1_nodeOut_1_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_psel = x1_nodeOut_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_penable = x1_nodeOut_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_pwrite = x1_nodeOut_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_paddr = x1_nodeOut_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_pwdata = x1_nodeOut_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_1_pstrb = x1_nodeOut_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_psel = nodeOut_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_penable = nodeOut_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_pwrite = nodeOut_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_paddr = nodeOut_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_pwdata = nodeOut_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_0_pstrb = nodeOut_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
endmodule

// external module ysyx_00000000

module CPU(
  input         clock,
                reset,
                auto_master_out_awready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_master_out_wready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_master_out_bvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_master_out_bid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_master_out_bresp,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_master_out_arready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_master_out_rvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_master_out_rid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_master_out_rdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_master_out_rresp,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_master_out_rlast,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_master_out_awvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_master_out_awid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_master_out_awaddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_master_out_awlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_master_out_awsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_master_out_awburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_master_out_wvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_master_out_wdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_master_out_wstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_master_out_wlast,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_master_out_bready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_master_out_arvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_master_out_arid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_master_out_araddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_master_out_arlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_master_out_arsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_master_out_arburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_master_out_rready	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire        masterNodeOut_rready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  masterNodeOut_arburst;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [2:0]  masterNodeOut_arsize;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  masterNodeOut_arlen;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] masterNodeOut_araddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  masterNodeOut_arid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        masterNodeOut_arvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        masterNodeOut_bready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        masterNodeOut_wlast;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  masterNodeOut_wstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [63:0] masterNodeOut_wdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        masterNodeOut_wvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  masterNodeOut_awburst;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [2:0]  masterNodeOut_awsize;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [7:0]  masterNodeOut_awlen;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] masterNodeOut_awaddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  masterNodeOut_awid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        masterNodeOut_awvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        masterNodeOut_awready = auto_master_out_awready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        masterNodeOut_wready = auto_master_out_wready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        masterNodeOut_bvalid = auto_master_out_bvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  masterNodeOut_bid = auto_master_out_bid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  masterNodeOut_bresp = auto_master_out_bresp;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        masterNodeOut_arready = auto_master_out_arready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        masterNodeOut_rvalid = auto_master_out_rvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [3:0]  masterNodeOut_rid = auto_master_out_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [63:0] masterNodeOut_rdata = auto_master_out_rdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [1:0]  masterNodeOut_rresp = auto_master_out_rresp;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        masterNodeOut_rlast = auto_master_out_rlast;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  ysyx_00000000 cpu (	// @[src/main/scala/ysyxSoC/CPU.scala:38:21]
    .clock                   (clock),
    .reset                   (reset),
    .io_interrupt            (1'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:35:23, :36:19, :38:21]
    .io_master_awready      (masterNodeOut_awready),	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
    .io_master_wready       (masterNodeOut_wready),	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
    .io_master_bvalid       (masterNodeOut_bvalid),	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
    .io_master_bid     (masterNodeOut_bid),	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
    .io_master_bresp   (masterNodeOut_bresp),	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
    .io_master_arready      (masterNodeOut_arready),	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
    .io_master_rvalid       (masterNodeOut_rvalid),	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
    .io_master_rid     (masterNodeOut_rid),	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
    .io_master_rdata   (masterNodeOut_rdata),	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
    .io_master_rresp   (masterNodeOut_rresp),	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
    .io_master_rlast   (masterNodeOut_rlast),	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
    .io_slave_awvalid       (1'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:35:23, :36:19, :38:21]
    .io_slave_awid     (4'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_awaddr   (32'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_awlen    (8'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_awsize   (3'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_awburst  (2'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_wvalid        (1'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:35:23, :36:19, :38:21]
    .io_slave_wdata    (64'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_wstrb    (8'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_wlast    (1'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:35:23, :36:19, :38:21]
    .io_slave_bready        (1'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:35:23, :36:19, :38:21]
    .io_slave_arvalid       (1'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:35:23, :36:19, :38:21]
    .io_slave_arid     (4'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_araddr   (32'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_arlen    (8'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_arsize   (3'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_arburst  (2'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:36:19, :38:21]
    .io_slave_rready        (1'h0),	// @[src/main/scala/ysyxSoC/CPU.scala:35:23, :36:19, :38:21]
    .io_master_awvalid      (masterNodeOut_awvalid),
    .io_master_awid    (masterNodeOut_awid),
    .io_master_awaddr  (masterNodeOut_awaddr),
    .io_master_awlen   (masterNodeOut_awlen),
    .io_master_awsize  (masterNodeOut_awsize),
    .io_master_awburst (masterNodeOut_awburst),
    .io_master_wvalid       (masterNodeOut_wvalid),
    .io_master_wdata   (masterNodeOut_wdata),
    .io_master_wstrb   (masterNodeOut_wstrb),
    .io_master_wlast   (masterNodeOut_wlast),
    .io_master_bready       (masterNodeOut_bready),
    .io_master_arvalid      (masterNodeOut_arvalid),
    .io_master_arid    (masterNodeOut_arid),
    .io_master_araddr  (masterNodeOut_araddr),
    .io_master_arlen   (masterNodeOut_arlen),
    .io_master_arsize  (masterNodeOut_arsize),
    .io_master_arburst (masterNodeOut_arburst),
    .io_master_rready       (masterNodeOut_rready),
    .io_slave_awready       (/* unused */),
    .io_slave_wready        (/* unused */),
    .io_slave_bvalid        (/* unused */),
    .io_slave_bid      (/* unused */),
    .io_slave_bresp    (/* unused */),
    .io_slave_arready       (/* unused */),
    .io_slave_rvalid        (/* unused */),
    .io_slave_rid      (/* unused */),
    .io_slave_rdata    (/* unused */),
    .io_slave_rresp    (/* unused */),
    .io_slave_rlast    (/* unused */)
  );
  assign auto_master_out_awvalid = masterNodeOut_awvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_awid = masterNodeOut_awid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_awaddr = masterNodeOut_awaddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_awlen = masterNodeOut_awlen;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_awsize = masterNodeOut_awsize;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_awburst = masterNodeOut_awburst;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_wvalid = masterNodeOut_wvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_wdata = masterNodeOut_wdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_wstrb = masterNodeOut_wstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_wlast = masterNodeOut_wlast;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_bready = masterNodeOut_bready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_arvalid = masterNodeOut_arvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_arid = masterNodeOut_arid;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_araddr = masterNodeOut_araddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_arlen = masterNodeOut_arlen;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_arsize = masterNodeOut_arsize;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_arburst = masterNodeOut_arburst;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_master_out_rready = masterNodeOut_rready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
endmodule

// external module uart_top_apb

module APBUart16550(
  input         clock,
                reset,
                auto_in_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [28:0] auto_in_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         uart_rx,	// @[src/main/scala/ysyxSoC/Uart16550.scala:39:18]
  output        auto_in_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_in_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        uart_tx	// @[src/main/scala/ysyxSoC/Uart16550.scala:39:18]
);

  wire [31:0] nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_psel = auto_in_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_penable = auto_in_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pwrite = auto_in_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [28:0] nodeIn_paddr = auto_in_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_pwdata = auto_in_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_pstrb = auto_in_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/Uart16550.scala:41:23]
  uart_top_apb muart (	// @[src/main/scala/ysyxSoC/Uart16550.scala:41:23]
    .clock      (clock),
    .reset      (reset),
    .in_psel    (nodeIn_psel),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_penable (nodeIn_penable),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pwrite  (nodeIn_pwrite),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_paddr   ({3'h0, nodeIn_paddr}),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/Uart16550.scala:44:17]
    .in_pprot   (3'h1),	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/Uart16550.scala:41:23]
    .in_pwdata  (nodeIn_pwdata),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pstrb   (nodeIn_pstrb),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .uart_rx    (uart_rx),
    .in_pready  (nodeIn_pready),
    .in_pslverr (nodeIn_pslverr),
    .in_prdata  (nodeIn_prdata),
    .uart_tx    (uart_tx)
  );
  assign auto_in_pready = nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_pslverr = nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_prdata = nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
endmodule

// external module gpio_top_apb

module APBGPIO(
  input         clock,
                reset,
                auto_in_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [28:0] auto_in_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [15:0] gpio_bundle_in,	// @[src/main/scala/ysyxSoC/GPIO.scala:46:25]
  output        auto_in_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_in_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [15:0] gpio_bundle_out,	// @[src/main/scala/ysyxSoC/GPIO.scala:46:25]
  output [7:0]  gpio_bundle_seg_0,	// @[src/main/scala/ysyxSoC/GPIO.scala:46:25]
                gpio_bundle_seg_1,	// @[src/main/scala/ysyxSoC/GPIO.scala:46:25]
                gpio_bundle_seg_2,	// @[src/main/scala/ysyxSoC/GPIO.scala:46:25]
                gpio_bundle_seg_3,	// @[src/main/scala/ysyxSoC/GPIO.scala:46:25]
                gpio_bundle_seg_4,	// @[src/main/scala/ysyxSoC/GPIO.scala:46:25]
                gpio_bundle_seg_5,	// @[src/main/scala/ysyxSoC/GPIO.scala:46:25]
                gpio_bundle_seg_6,	// @[src/main/scala/ysyxSoC/GPIO.scala:46:25]
                gpio_bundle_seg_7	// @[src/main/scala/ysyxSoC/GPIO.scala:46:25]
);

  wire [31:0] nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_psel = auto_in_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_penable = auto_in_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pwrite = auto_in_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [28:0] nodeIn_paddr = auto_in_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_pwdata = auto_in_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_pstrb = auto_in_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/GPIO.scala:48:23]
  gpio_top_apb mgpio (	// @[src/main/scala/ysyxSoC/GPIO.scala:48:23]
    .clock      (clock),
    .reset      (reset),
    .in_psel    (nodeIn_psel),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_penable (nodeIn_penable),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pwrite  (nodeIn_pwrite),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_paddr   ({3'h0, nodeIn_paddr}),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/GPIO.scala:51:17]
    .in_pprot   (3'h1),	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/GPIO.scala:48:23]
    .in_pwdata  (nodeIn_pwdata),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pstrb   (nodeIn_pstrb),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .gpio_in    (gpio_bundle_in),
    .in_pready  (nodeIn_pready),
    .in_pslverr (nodeIn_pslverr),
    .in_prdata  (nodeIn_prdata),
    .gpio_out   (gpio_bundle_out),
    .gpio_seg_0 (gpio_bundle_seg_0),
    .gpio_seg_1 (gpio_bundle_seg_1),
    .gpio_seg_2 (gpio_bundle_seg_2),
    .gpio_seg_3 (gpio_bundle_seg_3),
    .gpio_seg_4 (gpio_bundle_seg_4),
    .gpio_seg_5 (gpio_bundle_seg_5),
    .gpio_seg_6 (gpio_bundle_seg_6),
    .gpio_seg_7 (gpio_bundle_seg_7)
  );
  assign auto_in_pready = nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_pslverr = nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_prdata = nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
endmodule

// external module ps2_top_apb

module APBKeyboard(
  input         clock,
                reset,
                auto_in_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [28:0] auto_in_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         ps2_bundle_clk,	// @[src/main/scala/ysyxSoC/Keyboard.scala:45:24]
                ps2_bundle_data,	// @[src/main/scala/ysyxSoC/Keyboard.scala:45:24]
  output        auto_in_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_in_prdata	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire [31:0] nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_psel = auto_in_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_penable = auto_in_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pwrite = auto_in_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [28:0] nodeIn_paddr = auto_in_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_pwdata = auto_in_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_pstrb = auto_in_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/Keyboard.scala:47:22]
  ps2_top_apb mps2 (	// @[src/main/scala/ysyxSoC/Keyboard.scala:47:22]
    .clock      (clock),
    .reset      (reset),
    .in_psel    (nodeIn_psel),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_penable (nodeIn_penable),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pwrite  (nodeIn_pwrite),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_paddr   ({3'h0, nodeIn_paddr}),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/Keyboard.scala:50:16]
    .in_pprot   (3'h1),	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/Keyboard.scala:47:22]
    .in_pwdata  (nodeIn_pwdata),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pstrb   (nodeIn_pstrb),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .ps2_clk    (ps2_bundle_clk),
    .ps2_data   (ps2_bundle_data),
    .in_pready  (nodeIn_pready),
    .in_pslverr (nodeIn_pslverr),
    .in_prdata  (nodeIn_prdata)
  );
  assign auto_in_pready = nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_pslverr = nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_prdata = nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
endmodule

// external module vga_top_apb

module APBVGA(
  input         clock,
                reset,
                auto_in_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [29:0] auto_in_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_in_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  vga_bundle_r,	// @[src/main/scala/ysyxSoC/VGA.scala:49:24]
                vga_bundle_g,	// @[src/main/scala/ysyxSoC/VGA.scala:49:24]
                vga_bundle_b,	// @[src/main/scala/ysyxSoC/VGA.scala:49:24]
  output        vga_bundle_hsync,	// @[src/main/scala/ysyxSoC/VGA.scala:49:24]
                vga_bundle_vsync,	// @[src/main/scala/ysyxSoC/VGA.scala:49:24]
                vga_bundle_valid	// @[src/main/scala/ysyxSoC/VGA.scala:49:24]
);

  wire [31:0] nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_psel = auto_in_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_penable = auto_in_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pwrite = auto_in_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [29:0] nodeIn_paddr = auto_in_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_pwdata = auto_in_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_pstrb = auto_in_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/VGA.scala:51:22]
  vga_top_apb mvga (	// @[src/main/scala/ysyxSoC/VGA.scala:51:22]
    .clock      (clock),
    .reset      (reset),
    .in_psel    (nodeIn_psel),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_penable (nodeIn_penable),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pwrite  (nodeIn_pwrite),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_paddr   ({2'h0, nodeIn_paddr}),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/VGA.scala:54:16]
    .in_pprot   (3'h1),	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/VGA.scala:51:22]
    .in_pwdata  (nodeIn_pwdata),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pstrb   (nodeIn_pstrb),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pready  (nodeIn_pready),
    .in_pslverr (nodeIn_pslverr),
    .in_prdata  (nodeIn_prdata),
    .vga_r      (vga_bundle_r),
    .vga_g      (vga_bundle_g),
    .vga_b      (vga_bundle_b),
    .vga_hsync  (vga_bundle_hsync),
    .vga_vsync  (vga_bundle_vsync),
    .vga_valid  (vga_bundle_valid)
  );
  assign auto_in_pready = nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_pslverr = nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_prdata = nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
endmodule

// external module spi_top_apb

module APBSPI(
  input         clock,
                reset,
                auto_in_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [29:0] auto_in_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         spi_bundle_miso,	// @[src/main/scala/ysyxSoC/SPI.scala:46:24]
  output        auto_in_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_in_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        spi_bundle_sck,	// @[src/main/scala/ysyxSoC/SPI.scala:46:24]
  output [7:0]  spi_bundle_ss,	// @[src/main/scala/ysyxSoC/SPI.scala:46:24]
  output        spi_bundle_mosi	// @[src/main/scala/ysyxSoC/SPI.scala:46:24]
);

  wire [31:0] nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_psel = auto_in_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_penable = auto_in_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pwrite = auto_in_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [29:0] nodeIn_paddr = auto_in_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_pwdata = auto_in_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_pstrb = auto_in_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/SPI.scala:48:22]
  spi_top_apb mspi (	// @[src/main/scala/ysyxSoC/SPI.scala:48:22]
    .clock       (clock),
    .reset       (reset),
    .in_psel     (nodeIn_psel),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_penable  (nodeIn_penable),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pwrite   (nodeIn_pwrite),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_paddr    ({2'h0, nodeIn_paddr}),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/SPI.scala:51:16]
    .in_pprot    (3'h1),	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/SPI.scala:48:22]
    .in_pwdata   (nodeIn_pwdata),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pstrb    (nodeIn_pstrb),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .spi_miso    (spi_bundle_miso),
    .in_pready   (nodeIn_pready),
    .in_pslverr  (nodeIn_pslverr),
    .in_prdata   (nodeIn_prdata),
    .spi_sck     (spi_bundle_sck),
    .spi_ss      (spi_bundle_ss),
    .spi_mosi    (spi_bundle_mosi),
    .spi_irq_out (/* unused */)
  );
  assign auto_in_pready = nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_pslverr = nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_prdata = nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
endmodule

// external module psram_top_apb

module APBPSRAM(
  input         clock,
                reset,
                auto_in_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  inout  [3:0]  qspi_bundle_dio,	// @[src/main/scala/ysyxSoC/PSRAM.scala:50:25]
  output        auto_in_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_in_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        qspi_bundle_sck,	// @[src/main/scala/ysyxSoC/PSRAM.scala:50:25]
                qspi_bundle_ce_n	// @[src/main/scala/ysyxSoC/PSRAM.scala:50:25]
);

  wire [31:0] nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_psel = auto_in_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_penable = auto_in_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pwrite = auto_in_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_paddr = auto_in_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_pwdata = auto_in_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_pstrb = auto_in_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/PSRAM.scala:52:24]
  psram_top_apb mpsram (	// @[src/main/scala/ysyxSoC/PSRAM.scala:52:24]
    .clock      (clock),
    .reset      (reset),
    .in_psel    (nodeIn_psel),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_penable (nodeIn_penable),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pwrite  (nodeIn_pwrite),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_paddr   (nodeIn_paddr),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pprot   (3'h1),	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/PSRAM.scala:52:24]
    .in_pwdata  (nodeIn_pwdata),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pstrb   (nodeIn_pstrb),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .qspi_dio   (qspi_bundle_dio),
    .in_pready  (nodeIn_pready),
    .in_pslverr (nodeIn_pslverr),
    .in_prdata  (nodeIn_prdata),
    .qspi_sck   (qspi_bundle_sck),
    .qspi_ce_n  (qspi_bundle_ce_n)
  );
  assign auto_in_pready = nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_pslverr = nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_prdata = nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
endmodule

// external module MROMHelper

module AXI4MROM(
  input         clock,
                reset,
                auto_in_awvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_awid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [29:0] auto_in_awaddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_awlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_awsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_awburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_wvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_wdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_wstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_wlast,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_bready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_arvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_arid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [29:0] auto_in_araddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_arlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_arsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_arburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_rready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_arready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_rvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_rid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_rdata	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire [31:0] _mrom_rdata;	// @[src/main/scala/ysyxSoC/MROM.scala:50:22]
  wire        nodeIn_awvalid = auto_in_awvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_awid = auto_in_awid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [29:0] nodeIn_awaddr = auto_in_awaddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_awlen = auto_in_awlen;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_awsize = auto_in_awsize;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_awburst = auto_in_awburst;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_wvalid = auto_in_wvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [63:0] nodeIn_wdata = auto_in_wdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_wstrb = auto_in_wstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_wlast = auto_in_wlast;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_bready = auto_in_bready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_arvalid = auto_in_arvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_arid = auto_in_arid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [29:0] nodeIn_araddr = auto_in_araddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_arlen = auto_in_arlen;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_arsize = auto_in_arsize;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_arburst = auto_in_arburst;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_rready = auto_in_rready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_bresp = 2'h0;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_rresp = 2'h0;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_awready = 1'h0;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_wready = 1'h0;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_bvalid = 1'h0;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_bid = 4'h0;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_rlast = 1'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg         state;	// @[src/main/scala/ysyxSoC/MROM.scala:53:24]
  wire        nodeIn_rvalid = state;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/MROM.scala:53:24]
  wire        nodeIn_arready = ~state;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/MROM.scala:53:24, :54:24]
  wire        _nodeIn_rid_T = nodeIn_arready & nodeIn_arvalid;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [63:0] nodeIn_rdata_r;	// @[src/main/scala/ysyxSoC/MROM.scala:63:32]
  wire [63:0] nodeIn_rdata = nodeIn_rdata_r;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/MROM.scala:63:32]
  reg  [3:0]  nodeIn_rid_r;	// @[src/main/scala/ysyxSoC/MROM.scala:64:30]
  wire [3:0]  nodeIn_rid = nodeIn_rid_r;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/MROM.scala:64:30]
  `ifndef SYNTHESIS	// @[src/main/scala/ysyxSoC/MROM.scala:61:11]
    always @(posedge clock) begin	// @[src/main/scala/ysyxSoC/MROM.scala:61:11]
      if (~reset & _nodeIn_rid_T & nodeIn_arsize == 3'h3) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/MROM.scala:61:{11,44}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/ysyxSoC/MROM.scala:61:11]
          $error("Assertion failed: do not support 8 byte transfter\n    at MROM.scala:61 assert(!(in.ar.fire && in.ar.bits.size === 3.U), \"do not support 8 byte transfter\")\n");	// @[src/main/scala/ysyxSoC/MROM.scala:61:11]
        if (`STOP_COND_)	// @[src/main/scala/ysyxSoC/MROM.scala:61:11]
          $fatal;	// @[src/main/scala/ysyxSoC/MROM.scala:61:11]
      end
      if (~reset & nodeIn_awvalid) begin	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/MROM.scala:61:11, :73:11]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/ysyxSoC/MROM.scala:73:11]
          $error("Assertion failed: do not support write operations\n    at MROM.scala:73 assert(!in.aw.valid, \"do not support write operations\")\n");	// @[src/main/scala/ysyxSoC/MROM.scala:73:11]
        if (`STOP_COND_)	// @[src/main/scala/ysyxSoC/MROM.scala:73:11]
          $fatal;	// @[src/main/scala/ysyxSoC/MROM.scala:73:11]
      end
      if (~reset & nodeIn_wvalid) begin	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/MROM.scala:61:11, :74:11]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/ysyxSoC/MROM.scala:74:11]
          $error("Assertion failed: do not support write operations\n    at MROM.scala:74 assert(!in. w.valid, \"do not support write operations\")\n");	// @[src/main/scala/ysyxSoC/MROM.scala:74:11]
        if (`STOP_COND_)	// @[src/main/scala/ysyxSoC/MROM.scala:74:11]
          $fatal;	// @[src/main/scala/ysyxSoC/MROM.scala:74:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin
    if (reset)
      state <= 1'h0;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/MROM.scala:53:24]
    else if (state)	// @[src/main/scala/ysyxSoC/MROM.scala:53:24]
      state <= ~(nodeIn_rready & nodeIn_rvalid);	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/MROM.scala:53:24, :55:19, :56:19]
    else	// @[src/main/scala/ysyxSoC/MROM.scala:53:24]
      state <= _nodeIn_rid_T;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/ysyxSoC/MROM.scala:53:24]
    if (_nodeIn_rid_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
      nodeIn_rdata_r <= {2{_mrom_rdata}};	// @[src/main/scala/ysyxSoC/MROM.scala:50:22, :63:{32,37}]
      nodeIn_rid_r <= nodeIn_arid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/MROM.scala:64:30]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state = _RANDOM[2'h0][0];	// @[src/main/scala/ysyxSoC/MROM.scala:53:24]
        nodeIn_rdata_r = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2][0]};	// @[src/main/scala/ysyxSoC/MROM.scala:53:24, :63:32]
        nodeIn_rid_r = _RANDOM[2'h2][4:1];	// @[src/main/scala/ysyxSoC/MROM.scala:63:32, :64:30]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MROMHelper mrom (	// @[src/main/scala/ysyxSoC/MROM.scala:50:22]
    .raddr ({2'h0, nodeIn_araddr}),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/MROM.scala:58:19]
    .ren   (_nodeIn_rid_T),	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .rdata (_mrom_rdata)
  );
  assign auto_in_arready = nodeIn_arready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rvalid = nodeIn_rvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rid = nodeIn_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rdata = nodeIn_rdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
endmodule

module AXI4RAM(
  input         clock,
                reset,
                auto_in_awvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_awid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [27:0] auto_in_awaddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_awlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_awsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_awburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_wvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_wdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_wstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_wlast,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_bready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_arvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_arid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [27:0] auto_in_araddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_arlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_arsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_arburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_rready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_awready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_wready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_bvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_bid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_bresp,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_arready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_rvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_rid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_rdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_rresp	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire [63:0] _mem_ext_R0_data;	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
  wire        nodeIn_awvalid = auto_in_awvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_awid = auto_in_awid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [27:0] nodeIn_awaddr = auto_in_awaddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_awlen = auto_in_awlen;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_awsize = auto_in_awsize;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_awburst = auto_in_awburst;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_wvalid = auto_in_wvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [63:0] nodeIn_wdata = auto_in_wdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_wstrb = auto_in_wstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_wlast = auto_in_wlast;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_bready = auto_in_bready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_arvalid = auto_in_arvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_arid = auto_in_arid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [27:0] nodeIn_araddr = auto_in_araddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_arlen = auto_in_arlen;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_arsize = auto_in_arsize;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_arburst = auto_in_arburst;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_rready = auto_in_rready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_rlast = 1'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  wdata_0;	// @[src/main/scala/amba/axi4/SRAM.scala:85:45]
  wire [7:0]  wdata_1;	// @[src/main/scala/amba/axi4/SRAM.scala:85:45]
  wire [7:0]  wdata_2;	// @[src/main/scala/amba/axi4/SRAM.scala:85:45]
  wire [7:0]  wdata_3;	// @[src/main/scala/amba/axi4/SRAM.scala:85:45]
  wire [7:0]  wdata_4;	// @[src/main/scala/amba/axi4/SRAM.scala:85:45]
  wire [7:0]  wdata_5;	// @[src/main/scala/amba/axi4/SRAM.scala:85:45]
  wire [7:0]  wdata_6;	// @[src/main/scala/amba/axi4/SRAM.scala:85:45]
  wire [7:0]  wdata_7;	// @[src/main/scala/amba/axi4/SRAM.scala:85:45]
  wire [1:0]  r_addr_lo_lo = nodeIn_araddr[4:3];	// @[src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  r_addr_lo_hi_hi = nodeIn_araddr[7:6];	// @[src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  r_addr_lo_hi = {r_addr_lo_hi_hi, nodeIn_araddr[5]};	// @[src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [4:0]  r_addr_lo = {r_addr_lo_hi, r_addr_lo_lo};	// @[src/main/scala/amba/axi4/SRAM.scala:65:21]
  wire [1:0]  r_addr_hi_lo = nodeIn_araddr[9:8];	// @[src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  r_addr_hi_hi_hi = nodeIn_araddr[12:11];	// @[src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  r_addr_hi_hi = {r_addr_hi_hi_hi, nodeIn_araddr[10]};	// @[src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [4:0]  r_addr_hi = {r_addr_hi_hi, r_addr_hi_lo};	// @[src/main/scala/amba/axi4/SRAM.scala:65:21]
  wire [9:0]  r_addr = {r_addr_hi, r_addr_lo};	// @[src/main/scala/amba/axi4/SRAM.scala:65:21]
  wire [1:0]  w_addr_lo_lo = nodeIn_awaddr[4:3];	// @[src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  w_addr_lo_hi_hi = nodeIn_awaddr[7:6];	// @[src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  w_addr_lo_hi = {w_addr_lo_hi_hi, nodeIn_awaddr[5]};	// @[src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [4:0]  w_addr_lo = {w_addr_lo_hi, w_addr_lo_lo};	// @[src/main/scala/amba/axi4/SRAM.scala:66:21]
  wire [1:0]  w_addr_hi_lo = nodeIn_awaddr[9:8];	// @[src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  w_addr_hi_hi_hi = nodeIn_awaddr[12:11];	// @[src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  w_addr_hi_hi = {w_addr_hi_hi_hi, nodeIn_awaddr[10]};	// @[src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [4:0]  w_addr_hi = {w_addr_hi_hi, w_addr_hi_lo};	// @[src/main/scala/amba/axi4/SRAM.scala:66:21]
  wire [9:0]  w_addr = {w_addr_hi, w_addr_lo};	// @[src/main/scala/amba/axi4/SRAM.scala:66:21]
  wire        r_sel0 = nodeIn_araddr[27:13] == 15'h7800;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,59}]
  wire        w_sel0 = nodeIn_awaddr[27:13] == 15'h7800;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,59}]
  reg         w_full;	// @[src/main/scala/amba/axi4/SRAM.scala:70:25]
  wire        nodeIn_bvalid = w_full;	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [3:0]  w_id;	// @[src/main/scala/amba/axi4/SRAM.scala:71:21]
  wire [3:0]  nodeIn_bid = w_id;	// @[src/main/scala/amba/axi4/SRAM.scala:71:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg         r_sel1;	// @[src/main/scala/amba/axi4/SRAM.scala:73:25]
  reg         w_sel1;	// @[src/main/scala/amba/axi4/SRAM.scala:74:25]
  wire        nodeIn_awready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        _GEN = nodeIn_awready & nodeIn_awvalid;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign wdata_0 = nodeIn_wdata[7:0];	// @[src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign wdata_1 = nodeIn_wdata[15:8];	// @[src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign wdata_2 = nodeIn_wdata[23:16];	// @[src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign wdata_3 = nodeIn_wdata[31:24];	// @[src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign wdata_4 = nodeIn_wdata[39:32];	// @[src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign wdata_5 = nodeIn_wdata[47:40];	// @[src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign wdata_6 = nodeIn_wdata[55:48];	// @[src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign wdata_7 = nodeIn_wdata[63:56];	// @[src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign nodeIn_awready = nodeIn_wvalid & (nodeIn_bready | ~w_full);	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, :92:{32,47,50}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_wready = nodeIn_awvalid & (nodeIn_bready | ~w_full);	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, :92:50, :93:{32,47}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_bresp = w_sel1 ? 2'h0 : 2'h3;	// @[src/main/scala/amba/axi4/SRAM.scala:74:25, :96:26, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg         r_full;	// @[src/main/scala/amba/axi4/SRAM.scala:99:25]
  wire        nodeIn_rvalid = r_full;	// @[src/main/scala/amba/axi4/SRAM.scala:99:25, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg  [3:0]  r_id;	// @[src/main/scala/amba/axi4/SRAM.scala:100:21]
  wire        nodeIn_arready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_rid = r_id;	// @[src/main/scala/amba/axi4/SRAM.scala:100:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        ren = nodeIn_arready & nodeIn_arvalid;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17]
  reg         rdata_REG;	// @[src/main/scala/util/package.scala:92:91]
  reg  [7:0]  rdata_r0;	// @[src/main/scala/util/package.scala:80:63]
  reg  [7:0]  rdata_r1;	// @[src/main/scala/util/package.scala:80:63]
  reg  [7:0]  rdata_r2;	// @[src/main/scala/util/package.scala:80:63]
  reg  [7:0]  rdata_r3;	// @[src/main/scala/util/package.scala:80:63]
  reg  [7:0]  rdata_r4;	// @[src/main/scala/util/package.scala:80:63]
  reg  [7:0]  rdata_r5;	// @[src/main/scala/util/package.scala:80:63]
  reg  [7:0]  rdata_r6;	// @[src/main/scala/util/package.scala:80:63]
  reg  [7:0]  rdata_r7;	// @[src/main/scala/util/package.scala:80:63]
  wire [7:0]  rdata_0 = rdata_REG ? _mem_ext_R0_data[7:0] : rdata_r0;	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91]
  wire [7:0]  rdata_1 = rdata_REG ? _mem_ext_R0_data[15:8] : rdata_r1;	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91]
  wire [7:0]  rdata_2 = rdata_REG ? _mem_ext_R0_data[23:16] : rdata_r2;	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91]
  wire [7:0]  rdata_3 = rdata_REG ? _mem_ext_R0_data[31:24] : rdata_r3;	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91]
  wire [7:0]  rdata_4 = rdata_REG ? _mem_ext_R0_data[39:32] : rdata_r4;	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91]
  wire [7:0]  rdata_5 = rdata_REG ? _mem_ext_R0_data[47:40] : rdata_r5;	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91]
  wire [7:0]  rdata_6 = rdata_REG ? _mem_ext_R0_data[55:48] : rdata_r6;	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91]
  wire [7:0]  rdata_7 = rdata_REG ? _mem_ext_R0_data[63:56] : rdata_r7;	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91]
  assign nodeIn_arready = nodeIn_rready | ~r_full;	// @[src/main/scala/amba/axi4/SRAM.scala:99:25, :117:{31,34}, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_rresp = r_sel1 ? 2'h0 : 2'h3;	// @[src/main/scala/amba/axi4/SRAM.scala:73:25, :120:26, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [15:0] nodeIn_rdata_lo_lo = {rdata_1, rdata_0};	// @[src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42]
  wire [15:0] nodeIn_rdata_lo_hi = {rdata_3, rdata_2};	// @[src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42]
  wire [31:0] nodeIn_rdata_lo =
    {nodeIn_rdata_lo_hi, nodeIn_rdata_lo_lo};	// @[src/main/scala/amba/axi4/SRAM.scala:121:26]
  wire [15:0] nodeIn_rdata_hi_lo = {rdata_5, rdata_4};	// @[src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42]
  wire [15:0] nodeIn_rdata_hi_hi = {rdata_7, rdata_6};	// @[src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42]
  wire [31:0] nodeIn_rdata_hi =
    {nodeIn_rdata_hi_hi, nodeIn_rdata_hi_lo};	// @[src/main/scala/amba/axi4/SRAM.scala:121:26]
  wire [63:0] nodeIn_rdata = {nodeIn_rdata_hi, nodeIn_rdata_lo};	// @[src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/diplomacy/Nodes.scala:1214:17]
  always @(posedge clock) begin
    if (reset) begin
      w_full <= 1'h0;	// @[src/main/scala/amba/axi4/SRAM.scala:70:25]
      r_full <= 1'h0;	// @[src/main/scala/amba/axi4/SRAM.scala:99:25]
    end
    else begin
      w_full <= _GEN | ~(nodeIn_bready & nodeIn_bvalid) & w_full;	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, :76:{23,32}, :77:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17]
      r_full <= ren | ~(nodeIn_rready & nodeIn_rvalid) & r_full;	// @[src/main/scala/amba/axi4/SRAM.scala:99:25, :103:{23,32}, :104:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17]
    end
    if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
      w_id <= nodeIn_awid;	// @[src/main/scala/amba/axi4/SRAM.scala:71:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
    r_sel1 <= r_sel0;	// @[src/main/scala/amba/axi4/SRAM.scala:73:25, src/main/scala/diplomacy/Parameters.scala:137:59]
    w_sel1 <= w_sel0;	// @[src/main/scala/amba/axi4/SRAM.scala:74:25, src/main/scala/diplomacy/Parameters.scala:137:59]
    if (ren)	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
      r_id <= nodeIn_arid;	// @[src/main/scala/amba/axi4/SRAM.scala:100:21, src/main/scala/diplomacy/Nodes.scala:1214:17]
    rdata_REG <= ren;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/package.scala:92:91]
    if (rdata_REG) begin	// @[src/main/scala/util/package.scala:92:91]
      rdata_r0 <= _mem_ext_R0_data[7:0];	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63]
      rdata_r1 <= _mem_ext_R0_data[15:8];	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63]
      rdata_r2 <= _mem_ext_R0_data[23:16];	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63]
      rdata_r3 <= _mem_ext_R0_data[31:24];	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63]
      rdata_r4 <= _mem_ext_R0_data[39:32];	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63]
      rdata_r5 <= _mem_ext_R0_data[47:40];	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63]
      rdata_r6 <= _mem_ext_R0_data[55:48];	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63]
      rdata_r7 <= _mem_ext_R0_data[63:56];	// @[src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        w_full = _RANDOM[2'h0][0];	// @[src/main/scala/amba/axi4/SRAM.scala:70:25]
        w_id = _RANDOM[2'h0][4:1];	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, :71:21]
        r_sel1 = _RANDOM[2'h0][5];	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, :73:25]
        w_sel1 = _RANDOM[2'h0][6];	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, :74:25]
        r_full = _RANDOM[2'h0][7];	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, :99:25]
        r_id = _RANDOM[2'h0][11:8];	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, :100:21]
        rdata_REG = _RANDOM[2'h0][12];	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:92:91]
        rdata_r0 = _RANDOM[2'h0][20:13];	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:80:63]
        rdata_r1 = _RANDOM[2'h0][28:21];	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:80:63]
        rdata_r2 = {_RANDOM[2'h0][31:29], _RANDOM[2'h1][4:0]};	// @[src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:80:63]
        rdata_r3 = _RANDOM[2'h1][12:5];	// @[src/main/scala/util/package.scala:80:63]
        rdata_r4 = _RANDOM[2'h1][20:13];	// @[src/main/scala/util/package.scala:80:63]
        rdata_r5 = _RANDOM[2'h1][28:21];	// @[src/main/scala/util/package.scala:80:63]
        rdata_r6 = {_RANDOM[2'h1][31:29], _RANDOM[2'h2][4:0]};	// @[src/main/scala/util/package.scala:80:63]
        rdata_r7 = _RANDOM[2'h2][12:5];	// @[src/main/scala/util/package.scala:80:63]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_combMem mem_ext (	// @[src/main/scala/util/DescribedSRAM.scala:17:26]
    .R0_addr (r_addr),	// @[src/main/scala/amba/axi4/SRAM.scala:65:21]
    .R0_en   (ren),	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .R0_clk  (clock),
    .W0_addr (w_addr),	// @[src/main/scala/amba/axi4/SRAM.scala:66:21]
    .W0_en   (_GEN & w_sel0),	// @[src/main/scala/amba/axi4/SRAM.scala:86:22, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:137:59]
    .W0_clk  (clock),
    .W0_data ({wdata_7, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_0}),	// @[src/main/scala/amba/axi4/SRAM.scala:85:45, src/main/scala/util/DescribedSRAM.scala:17:26]
    .W0_mask (nodeIn_wstrb),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .R0_data (_mem_ext_R0_data)
  );
  assign auto_in_awready = nodeIn_awready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_wready = nodeIn_wready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_bvalid = nodeIn_bvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_bid = nodeIn_bid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_bresp = nodeIn_bresp;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_arready = nodeIn_arready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rvalid = nodeIn_rvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rid = nodeIn_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rdata = nodeIn_rdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rresp = nodeIn_rresp;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
endmodule

// external module sdram_top_apb

module APBSDRAM(
  input         clock,
                reset,
                auto_in_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_pstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  inout  [15:0] sdram_bundle_dq,	// @[src/main/scala/ysyxSoC/SDRAM.scala:93:26]
  output        auto_in_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_in_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        sdram_bundle_clk,	// @[src/main/scala/ysyxSoC/SDRAM.scala:93:26]
                sdram_bundle_cke,	// @[src/main/scala/ysyxSoC/SDRAM.scala:93:26]
                sdram_bundle_cs,	// @[src/main/scala/ysyxSoC/SDRAM.scala:93:26]
                sdram_bundle_ras,	// @[src/main/scala/ysyxSoC/SDRAM.scala:93:26]
                sdram_bundle_cas,	// @[src/main/scala/ysyxSoC/SDRAM.scala:93:26]
                sdram_bundle_we,	// @[src/main/scala/ysyxSoC/SDRAM.scala:93:26]
  output [12:0] sdram_bundle_a,	// @[src/main/scala/ysyxSoC/SDRAM.scala:93:26]
  output [1:0]  sdram_bundle_ba,	// @[src/main/scala/ysyxSoC/SDRAM.scala:93:26]
                sdram_bundle_dqm	// @[src/main/scala/ysyxSoC/SDRAM.scala:93:26]
);

  wire [31:0] nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_psel = auto_in_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_penable = auto_in_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_pwrite = auto_in_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_paddr = auto_in_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_pwdata = auto_in_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_pstrb = auto_in_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_pprot = 3'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/SDRAM.scala:95:24]
  sdram_top_apb msdram (	// @[src/main/scala/ysyxSoC/SDRAM.scala:95:24]
    .clock      (clock),
    .reset      (reset),
    .in_psel    (nodeIn_psel),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_penable (nodeIn_penable),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pwrite  (nodeIn_pwrite),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_paddr   (nodeIn_paddr),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pprot   (3'h1),	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/SDRAM.scala:95:24]
    .in_pwdata  (nodeIn_pwdata),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .in_pstrb   (nodeIn_pstrb),	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
    .sdram_dq   (sdram_bundle_dq),
    .in_pready  (nodeIn_pready),
    .in_pslverr (nodeIn_pslverr),
    .in_prdata  (nodeIn_prdata),
    .sdram_clk  (sdram_bundle_clk),
    .sdram_cke  (sdram_bundle_cke),
    .sdram_cs   (sdram_bundle_cs),
    .sdram_ras  (sdram_bundle_ras),
    .sdram_cas  (sdram_bundle_cas),
    .sdram_we   (sdram_bundle_we),
    .sdram_a    (sdram_bundle_a),
    .sdram_ba   (sdram_bundle_ba),
    .sdram_dqm  (sdram_bundle_dqm)
  );
  assign auto_in_pready = nodeIn_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_pslverr = nodeIn_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_prdata = nodeIn_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
endmodule

module AXI4ToAPB(
  input         clock,
                reset,
                auto_in_awvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_awid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_awaddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_awlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_awsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_awburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_wvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_wdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_wstrb,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_wlast,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_bready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_arvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_arid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_araddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_arlen,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_arsize,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_arburst,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_rready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_pready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_pslverr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_out_prdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_awready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_wready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_bvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_bid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_bresp,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_arready,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_rvalid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_rid,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_rdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_rresp,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_psel,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_penable,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_pwrite,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_paddr,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_pwdata,	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_pstrb	// @[src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire        nodeIn_awvalid = auto_in_awvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_awid = auto_in_awid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_awaddr = auto_in_awaddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_awlen = auto_in_awlen;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_awsize = auto_in_awsize;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_awburst = auto_in_awburst;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_wvalid = auto_in_wvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [63:0] nodeIn_wdata = auto_in_wdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_wstrb = auto_in_wstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_wlast = auto_in_wlast;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_bready = auto_in_bready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_arvalid = auto_in_arvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [3:0]  nodeIn_arid = auto_in_arid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [31:0] nodeIn_araddr = auto_in_araddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [7:0]  nodeIn_arlen = auto_in_arlen;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [2:0]  nodeIn_arsize = auto_in_arsize;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire [1:0]  nodeIn_arburst = auto_in_arburst;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_rready = auto_in_rready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeOut_pready = auto_out_pready;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        nodeOut_pslverr = auto_out_pslverr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire [31:0] nodeOut_prdata = auto_out_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:54:22, :55:33]
  wire [2:0]  nodeOut_pprot = 3'h1;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        nodeIn_rlast = 1'h1;	// @[src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        accept_write;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:52:73]
  wire [1:0]  resp_hold;	// @[src/main/scala/util/package.scala:80:42]
  wire        accept_read;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:51:44]
  wire        is_write;	// @[src/main/scala/util/package.scala:80:42]
  reg  [1:0]  state;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26]
  wire        _is_write_T = state == 2'h0;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :51:32]
  assign accept_read = _is_write_T & nodeIn_arvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:51:{32,44}]
  wire        nodeIn_arready = accept_read;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:51:44]
  assign accept_write = ~accept_read & _is_write_T & nodeIn_awvalid & nodeIn_wvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:51:{32,44}, :52:{26,73}]
  wire        nodeIn_awready = accept_write;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:52:73]
  wire        nodeIn_wready = accept_write;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:52:73]
  reg         is_write_r;	// @[src/main/scala/util/package.scala:80:63]
  assign is_write = _is_write_T ? accept_write : is_write_r;	// @[src/main/scala/util/package.scala:80:{42,63}, src/main/scala/ysyxSoC/AXI4ToAPB.scala:51:32, :52:73]
  wire        nodeOut_pwrite = is_write;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:80:42]
  wire        nodeIn_bvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  wire        nodeIn_rvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  always_comb begin	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43]
    casez (state)	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43]
      2'b00:
        casez_tmp = {1'h0, nodeIn_arvalid | nodeIn_awvalid & nodeIn_wvalid};	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:{33,39,49,62}, :56:33, :57:43]
      2'b01:
        casez_tmp =
          nodeOut_pready
            ? {~(nodeIn_rready & nodeIn_rvalid | nodeIn_bready & nodeIn_bvalid), 1'h0}
            : 2'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:{33,39}, :56:{33,39,55,63}, :57:43]
      2'b10:
        casez_tmp =
          {~(nodeIn_rready & nodeIn_rvalid | nodeIn_bready & nodeIn_bvalid), 1'h0};	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:{33,39}, :56:33, :57:{43,49,57}]
      default:
        casez_tmp = state;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43]
    endcase	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43]
  end // always_comb
  `ifndef SYNTHESIS	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:61:13]
    always @(posedge clock) begin	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:61:13]
      if (~reset & nodeIn_arvalid & (|nodeIn_arlen)) begin	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:61:{13,40}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:61:13]
          $error("Assertion failed\n    at AXI4ToAPB.scala:61 assert(!(ar.valid && ar.bits.len =/= 0.U))\n");	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:61:13]
        if (`STOP_COND_)	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:61:13]
          $fatal;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:61:13]
      end
      if (~reset & nodeIn_awvalid & (|nodeIn_awlen)) begin	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:61:13, :62:{13,40}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:62:13]
          $error("Assertion failed\n    at AXI4ToAPB.scala:62 assert(!(aw.valid && aw.bits.len =/= 0.U))\n");	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:62:13]
        if (`STOP_COND_)	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:62:13]
          $fatal;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:62:13]
      end
      if (~reset & nodeIn_arvalid & nodeIn_arsize > 3'h2) begin	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:61:13, :64:{13,41}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:64:13]
          $error("Assertion failed\n    at AXI4ToAPB.scala:64 assert(!(ar.valid && ar.bits.size > \"b10\".U))\n");	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:64:13]
        if (`STOP_COND_)	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:64:13]
          $fatal;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:64:13]
      end
      if (~reset & nodeIn_awvalid & nodeIn_awsize > 3'h2) begin	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:61:13, :65:{13,41}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:65:13]
          $error("Assertion failed\n    at AXI4ToAPB.scala:65 assert(!(aw.valid && aw.bits.size > \"b10\".U))\n");	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:65:13]
        if (`STOP_COND_)	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:65:13]
          $fatal;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:65:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [3:0]  rid_reg;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:67:33]
  wire [3:0]  nodeIn_rid = rid_reg;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:67:33]
  reg  [3:0]  bid_reg;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:68:33]
  wire [3:0]  nodeIn_bid = bid_reg;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:68:33]
  reg  [31:0] araddr_reg_r;	// @[src/main/scala/util/package.scala:80:63]
  wire [31:0] araddr_reg = accept_read ? nodeIn_araddr : araddr_reg_r;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:80:{42,63}, src/main/scala/ysyxSoC/AXI4ToAPB.scala:51:44]
  reg  [31:0] awaddr_reg_r;	// @[src/main/scala/util/package.scala:80:63]
  wire [31:0] awaddr_reg = accept_write ? nodeIn_awaddr : awaddr_reg_r;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:80:{42,63}, src/main/scala/ysyxSoC/AXI4ToAPB.scala:52:73]
  reg  [63:0] wdata_reg_r;	// @[src/main/scala/util/package.scala:80:63]
  wire [63:0] wdata_reg = accept_write ? nodeIn_wdata : wdata_reg_r;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:80:{42,63}, src/main/scala/ysyxSoC/AXI4ToAPB.scala:52:73]
  reg  [7:0]  wstrb_reg_r;	// @[src/main/scala/util/package.scala:80:63]
  wire [7:0]  wstrb_reg = accept_write ? nodeIn_wstrb : wstrb_reg_r;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:80:{42,63}, src/main/scala/ysyxSoC/AXI4ToAPB.scala:52:73]
  wire        nodeOut_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  wire        nodeOut_psel = accept_read | accept_write | nodeOut_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:51:44, :52:73, :74:52]
  assign nodeOut_penable = state == 2'h1;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :55:39, :75:28]
  wire [31:0] nodeOut_paddr = is_write ? awaddr_reg : araddr_reg;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:80:42, src/main/scala/ysyxSoC/AXI4ToAPB.scala:77:25]
  wire [31:0] nodeOut_pwdata = awaddr_reg[2] ? wdata_reg[63:32] : wdata_reg[31:0];	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:80:42, src/main/scala/ysyxSoC/AXI4ToAPB.scala:79:{25,36,50,68}]
  wire [3:0]  nodeOut_pstrb =
    is_write ? (awaddr_reg[2] ? wstrb_reg[7:4] : wstrb_reg[3:0]) : 4'h0;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:80:42, src/main/scala/ysyxSoC/AXI4ToAPB.scala:79:36, :80:{25,39,64,80}]
  wire [1:0]  resp = {nodeOut_pslverr, 1'h0};	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:55:39, :86:21]
  reg  [1:0]  resp_hold_r;	// @[src/main/scala/util/package.scala:80:63]
  assign resp_hold = nodeOut_penable ? resp : resp_hold_r;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:80:{42,63}, src/main/scala/ysyxSoC/AXI4ToAPB.scala:86:21]
  wire [1:0]  nodeIn_bresp = resp_hold;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:80:42]
  wire [1:0]  nodeIn_rresp = resp_hold;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:80:42]
  wire        _nodeIn_bvalid_T_2 = state == 2'h2;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :56:55, :88:82]
  assign nodeIn_rvalid =
    ~is_write & (nodeOut_penable & nodeOut_pready | _nodeIn_bvalid_T_2);	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/util/package.scala:80:42, src/main/scala/ysyxSoC/AXI4ToAPB.scala:88:{19,29,57,72,82}]
  reg  [31:0] nodeIn_rdata_r;	// @[src/main/scala/util/package.scala:80:63]
  wire [63:0] nodeIn_rdata =
    {2{nodeOut_penable ? nodeOut_prdata : nodeIn_rdata_r}};	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/util/package.scala:80:{42,63}, src/main/scala/ysyxSoC/AXI4ToAPB.scala:89:26]
  assign nodeIn_bvalid =
    is_write & (nodeOut_penable & nodeOut_pready | _nodeIn_bvalid_T_2);	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/util/package.scala:80:42, src/main/scala/ysyxSoC/AXI4ToAPB.scala:88:82, :94:{28,56,71}]
  always @(posedge clock) begin
    if (reset)
      state <= 2'h0;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26]
    else
      state <= casez_tmp;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :54:22, :55:33]
    if (_is_write_T)	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:51:32]
      is_write_r <= accept_write;	// @[src/main/scala/util/package.scala:80:63, src/main/scala/ysyxSoC/AXI4ToAPB.scala:52:73]
    if (accept_read) begin	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:51:44]
      rid_reg <= nodeIn_arid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:67:33]
      araddr_reg_r <= nodeIn_araddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:80:63]
    end
    if (accept_write) begin	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:52:73]
      bid_reg <= nodeIn_awid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:68:33]
      awaddr_reg_r <= nodeIn_awaddr;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:80:63]
      wdata_reg_r <= nodeIn_wdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:80:63]
      wstrb_reg_r <= nodeIn_wstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:80:63]
    end
    if (nodeOut_penable) begin	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/ysyxSoC/AXI4ToAPB.scala:75:28]
      resp_hold_r <= resp;	// @[src/main/scala/util/package.scala:80:63, src/main/scala/ysyxSoC/AXI4ToAPB.scala:86:21]
      nodeIn_rdata_r <= nodeOut_prdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:80:63]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:5];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26]
        is_write_r = _RANDOM[3'h0][2];	// @[src/main/scala/util/package.scala:80:63, src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26]
        rid_reg = _RANDOM[3'h0][6:3];	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :67:33]
        bid_reg = _RANDOM[3'h0][10:7];	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26, :68:33]
        araddr_reg_r = {_RANDOM[3'h0][31:11], _RANDOM[3'h1][10:0]};	// @[src/main/scala/util/package.scala:80:63, src/main/scala/ysyxSoC/AXI4ToAPB.scala:50:26]
        awaddr_reg_r = {_RANDOM[3'h1][31:11], _RANDOM[3'h2][10:0]};	// @[src/main/scala/util/package.scala:80:63]
        wdata_reg_r = {_RANDOM[3'h2][31:11], _RANDOM[3'h3], _RANDOM[3'h4][10:0]};	// @[src/main/scala/util/package.scala:80:63]
        wstrb_reg_r = _RANDOM[3'h4][18:11];	// @[src/main/scala/util/package.scala:80:63]
        resp_hold_r = _RANDOM[3'h4][20:19];	// @[src/main/scala/util/package.scala:80:63]
        nodeIn_rdata_r = {_RANDOM[3'h4][31:21], _RANDOM[3'h5][20:0]};	// @[src/main/scala/util/package.scala:80:63]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign auto_in_awready = nodeIn_awready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_wready = nodeIn_wready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_bvalid = nodeIn_bvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_bid = nodeIn_bid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_bresp = nodeIn_bresp;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_arready = nodeIn_arready;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rvalid = nodeIn_rvalid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rid = nodeIn_rid;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rdata = nodeIn_rdata;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_in_rresp = nodeIn_rresp;	// @[src/main/scala/diplomacy/Nodes.scala:1214:17]
  assign auto_out_psel = nodeOut_psel;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_penable = nodeOut_penable;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_pwrite = nodeOut_pwrite;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_paddr = nodeOut_paddr;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_pwdata = nodeOut_pwdata;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
  assign auto_out_pstrb = nodeOut_pstrb;	// @[src/main/scala/diplomacy/Nodes.scala:1205:17]
endmodule

module NonSyncResetSynchronizerPrimitiveShiftReg_d10(
  input  clock,
         io_d,	// @[src/main/scala/util/ShiftReg.scala:36:14]
  output io_q	// @[src/main/scala/util/ShiftReg.scala:36:14]
);

  reg sync_0;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
  reg sync_1;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
  reg sync_2;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
  reg sync_3;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
  reg sync_4;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
  reg sync_5;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
  reg sync_6;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
  reg sync_7;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
  reg sync_8;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
  reg sync_9;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
  always @(posedge clock) begin
    sync_0 <= sync_1;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
    sync_1 <= sync_2;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
    sync_2 <= sync_3;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
    sync_3 <= sync_4;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
    sync_4 <= sync_5;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
    sync_5 <= sync_6;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
    sync_6 <= sync_7;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
    sync_7 <= sync_8;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
    sync_8 <= sync_9;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
    sync_9 <= io_d;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        sync_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
        sync_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
        sync_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
        sync_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
        sync_4 = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
        sync_5 = _RANDOM[/*Zero width*/ 1'b0][5];	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
        sync_6 = _RANDOM[/*Zero width*/ 1'b0][6];	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
        sync_7 = _RANDOM[/*Zero width*/ 1'b0][7];	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
        sync_8 = _RANDOM[/*Zero width*/ 1'b0][8];	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
        sync_9 = _RANDOM[/*Zero width*/ 1'b0][9];	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_q = sync_0;	// @[src/main/scala/util/SynchronizerReg.scala:51:66]
endmodule

module SynchronizerShiftReg_w1_d10(
  input  clock,
         io_d,	// @[src/main/scala/util/ShiftReg.scala:36:14]
  output io_q	// @[src/main/scala/util/ShiftReg.scala:36:14]
);

  wire output_0;	// @[src/main/scala/util/ShiftReg.scala:48:24]
  NonSyncResetSynchronizerPrimitiveShiftReg_d10 output_chain (	// @[src/main/scala/util/ShiftReg.scala:45:23]
    .clock (clock),
    .io_d  (io_d),
    .io_q  (output_0)
  );
  assign io_q = output_0;	// @[src/main/scala/util/ShiftReg.scala:48:24]
endmodule

module ysyxSoCASIC(
  input         clock,
                reset,
                spi_miso,	// @[src/main/scala/ysyxSoC/SoC.scala:77:17]
                uart_rx,	// @[src/main/scala/ysyxSoC/SoC.scala:78:18]
  inout  [3:0]  psram_dio,	// @[src/main/scala/ysyxSoC/SoC.scala:79:19]
  inout  [15:0] sdram_dq,	// @[src/main/scala/ysyxSoC/SoC.scala:80:19]
  input  [15:0] gpio_in,	// @[src/main/scala/ysyxSoC/SoC.scala:81:18]
  input         ps2_clk,	// @[src/main/scala/ysyxSoC/SoC.scala:82:17]
                ps2_data,	// @[src/main/scala/ysyxSoC/SoC.scala:82:17]
  output        spi_sck,	// @[src/main/scala/ysyxSoC/SoC.scala:77:17]
  output [7:0]  spi_ss,	// @[src/main/scala/ysyxSoC/SoC.scala:77:17]
  output        spi_mosi,	// @[src/main/scala/ysyxSoC/SoC.scala:77:17]
                uart_tx,	// @[src/main/scala/ysyxSoC/SoC.scala:78:18]
                psram_sck,	// @[src/main/scala/ysyxSoC/SoC.scala:79:19]
                psram_ce_n,	// @[src/main/scala/ysyxSoC/SoC.scala:79:19]
                sdram_clk,	// @[src/main/scala/ysyxSoC/SoC.scala:80:19]
                sdram_cke,	// @[src/main/scala/ysyxSoC/SoC.scala:80:19]
                sdram_cs,	// @[src/main/scala/ysyxSoC/SoC.scala:80:19]
                sdram_ras,	// @[src/main/scala/ysyxSoC/SoC.scala:80:19]
                sdram_cas,	// @[src/main/scala/ysyxSoC/SoC.scala:80:19]
                sdram_we,	// @[src/main/scala/ysyxSoC/SoC.scala:80:19]
  output [12:0] sdram_a,	// @[src/main/scala/ysyxSoC/SoC.scala:80:19]
  output [1:0]  sdram_ba,	// @[src/main/scala/ysyxSoC/SoC.scala:80:19]
                sdram_dqm,	// @[src/main/scala/ysyxSoC/SoC.scala:80:19]
  output [15:0] gpio_out,	// @[src/main/scala/ysyxSoC/SoC.scala:81:18]
  output [7:0]  gpio_seg_0,	// @[src/main/scala/ysyxSoC/SoC.scala:81:18]
                gpio_seg_1,	// @[src/main/scala/ysyxSoC/SoC.scala:81:18]
                gpio_seg_2,	// @[src/main/scala/ysyxSoC/SoC.scala:81:18]
                gpio_seg_3,	// @[src/main/scala/ysyxSoC/SoC.scala:81:18]
                gpio_seg_4,	// @[src/main/scala/ysyxSoC/SoC.scala:81:18]
                gpio_seg_5,	// @[src/main/scala/ysyxSoC/SoC.scala:81:18]
                gpio_seg_6,	// @[src/main/scala/ysyxSoC/SoC.scala:81:18]
                gpio_seg_7,	// @[src/main/scala/ysyxSoC/SoC.scala:81:18]
                vga_r,	// @[src/main/scala/ysyxSoC/SoC.scala:83:17]
                vga_g,	// @[src/main/scala/ysyxSoC/SoC.scala:83:17]
                vga_b,	// @[src/main/scala/ysyxSoC/SoC.scala:83:17]
  output        vga_hsync,	// @[src/main/scala/ysyxSoC/SoC.scala:83:17]
                vga_vsync,	// @[src/main/scala/ysyxSoC/SoC.scala:83:17]
                vga_valid	// @[src/main/scala/ysyxSoC/SoC.scala:83:17]
);

  wire        _cpu_reset_chain_io_q;	// @[src/main/scala/util/ShiftReg.scala:45:23]
  wire        _axi42apb_auto_in_awready;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire        _axi42apb_auto_in_wready;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire        _axi42apb_auto_in_bvalid;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire [3:0]  _axi42apb_auto_in_bid;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire [1:0]  _axi42apb_auto_in_bresp;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire        _axi42apb_auto_in_arready;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire        _axi42apb_auto_in_rvalid;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire [3:0]  _axi42apb_auto_in_rid;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire [63:0] _axi42apb_auto_in_rdata;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire [1:0]  _axi42apb_auto_in_rresp;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire        _axi42apb_auto_out_psel;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire        _axi42apb_auto_out_penable;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire        _axi42apb_auto_out_pwrite;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire [31:0] _axi42apb_auto_out_paddr;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire [31:0] _axi42apb_auto_out_pwdata;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire [3:0]  _axi42apb_auto_out_pstrb;	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
  wire        _lsdram_auto_in_pready;	// @[src/main/scala/ysyxSoC/SoC.scala:44:26]
  wire        _lsdram_auto_in_pslverr;	// @[src/main/scala/ysyxSoC/SoC.scala:44:26]
  wire [31:0] _lsdram_auto_in_prdata;	// @[src/main/scala/ysyxSoC/SoC.scala:44:26]
  wire        _axi4ram_auto_in_awready;	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
  wire        _axi4ram_auto_in_wready;	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
  wire        _axi4ram_auto_in_bvalid;	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
  wire [3:0]  _axi4ram_auto_in_bid;	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
  wire [1:0]  _axi4ram_auto_in_bresp;	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
  wire        _axi4ram_auto_in_arready;	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
  wire        _axi4ram_auto_in_rvalid;	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
  wire [3:0]  _axi4ram_auto_in_rid;	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
  wire [63:0] _axi4ram_auto_in_rdata;	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
  wire [1:0]  _axi4ram_auto_in_rresp;	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
  wire        _lmrom_auto_in_arready;	// @[src/main/scala/ysyxSoC/SoC.scala:42:25]
  wire        _lmrom_auto_in_rvalid;	// @[src/main/scala/ysyxSoC/SoC.scala:42:25]
  wire [3:0]  _lmrom_auto_in_rid;	// @[src/main/scala/ysyxSoC/SoC.scala:42:25]
  wire [63:0] _lmrom_auto_in_rdata;	// @[src/main/scala/ysyxSoC/SoC.scala:42:25]
  wire        _lpsram_auto_in_pready;	// @[src/main/scala/ysyxSoC/SoC.scala:41:26]
  wire        _lpsram_auto_in_pslverr;	// @[src/main/scala/ysyxSoC/SoC.scala:41:26]
  wire [31:0] _lpsram_auto_in_prdata;	// @[src/main/scala/ysyxSoC/SoC.scala:41:26]
  wire        _lspi_auto_in_pready;	// @[src/main/scala/ysyxSoC/SoC.scala:37:25]
  wire        _lspi_auto_in_pslverr;	// @[src/main/scala/ysyxSoC/SoC.scala:37:25]
  wire [31:0] _lspi_auto_in_prdata;	// @[src/main/scala/ysyxSoC/SoC.scala:37:25]
  wire        _lvga_auto_in_pready;	// @[src/main/scala/ysyxSoC/SoC.scala:36:24]
  wire        _lvga_auto_in_pslverr;	// @[src/main/scala/ysyxSoC/SoC.scala:36:24]
  wire [31:0] _lvga_auto_in_prdata;	// @[src/main/scala/ysyxSoC/SoC.scala:36:24]
  wire        _lkeyboard_auto_in_pready;	// @[src/main/scala/ysyxSoC/SoC.scala:35:29]
  wire        _lkeyboard_auto_in_pslverr;	// @[src/main/scala/ysyxSoC/SoC.scala:35:29]
  wire [31:0] _lkeyboard_auto_in_prdata;	// @[src/main/scala/ysyxSoC/SoC.scala:35:29]
  wire        _lgpio_auto_in_pready;	// @[src/main/scala/ysyxSoC/SoC.scala:34:25]
  wire        _lgpio_auto_in_pslverr;	// @[src/main/scala/ysyxSoC/SoC.scala:34:25]
  wire [31:0] _lgpio_auto_in_prdata;	// @[src/main/scala/ysyxSoC/SoC.scala:34:25]
  wire        _luart_auto_in_pready;	// @[src/main/scala/ysyxSoC/SoC.scala:33:25]
  wire        _luart_auto_in_pslverr;	// @[src/main/scala/ysyxSoC/SoC.scala:33:25]
  wire [31:0] _luart_auto_in_prdata;	// @[src/main/scala/ysyxSoC/SoC.scala:33:25]
  wire        _cpu_auto_master_out_awvalid;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [3:0]  _cpu_auto_master_out_awid;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [31:0] _cpu_auto_master_out_awaddr;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [7:0]  _cpu_auto_master_out_awlen;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [2:0]  _cpu_auto_master_out_awsize;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [1:0]  _cpu_auto_master_out_awburst;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire        _cpu_auto_master_out_wvalid;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [63:0] _cpu_auto_master_out_wdata;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [7:0]  _cpu_auto_master_out_wstrb;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire        _cpu_auto_master_out_wlast;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire        _cpu_auto_master_out_bready;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire        _cpu_auto_master_out_arvalid;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [3:0]  _cpu_auto_master_out_arid;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [31:0] _cpu_auto_master_out_araddr;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [7:0]  _cpu_auto_master_out_arlen;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [2:0]  _cpu_auto_master_out_arsize;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire [1:0]  _cpu_auto_master_out_arburst;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire        _cpu_auto_master_out_rready;	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
  wire        _apbxbar_auto_in_pready;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_in_pslverr;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [31:0] _apbxbar_auto_in_prdata;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_6_psel;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_6_penable;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_6_pwrite;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [29:0] _apbxbar_auto_out_6_paddr;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [31:0] _apbxbar_auto_out_6_pwdata;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [3:0]  _apbxbar_auto_out_6_pstrb;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_5_psel;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_5_penable;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_5_pwrite;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [28:0] _apbxbar_auto_out_5_paddr;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [31:0] _apbxbar_auto_out_5_pwdata;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [3:0]  _apbxbar_auto_out_5_pstrb;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_4_psel;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_4_penable;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_4_pwrite;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [28:0] _apbxbar_auto_out_4_paddr;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [31:0] _apbxbar_auto_out_4_pwdata;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [3:0]  _apbxbar_auto_out_4_pstrb;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_3_psel;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_3_penable;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_3_pwrite;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [31:0] _apbxbar_auto_out_3_paddr;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [31:0] _apbxbar_auto_out_3_pwdata;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [3:0]  _apbxbar_auto_out_3_pstrb;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_2_psel;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_2_penable;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_2_pwrite;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [31:0] _apbxbar_auto_out_2_paddr;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [31:0] _apbxbar_auto_out_2_pwdata;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [3:0]  _apbxbar_auto_out_2_pstrb;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_1_psel;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_1_penable;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_1_pwrite;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [28:0] _apbxbar_auto_out_1_paddr;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [31:0] _apbxbar_auto_out_1_pwdata;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [3:0]  _apbxbar_auto_out_1_pstrb;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_0_psel;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_0_penable;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _apbxbar_auto_out_0_pwrite;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [29:0] _apbxbar_auto_out_0_paddr;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [31:0] _apbxbar_auto_out_0_pwdata;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire [3:0]  _apbxbar_auto_out_0_pstrb;	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
  wire        _axi4xbar_auto_in_awready;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_in_wready;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_in_bvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [3:0]  _axi4xbar_auto_in_bid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [1:0]  _axi4xbar_auto_in_bresp;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_in_arready;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_in_rvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [3:0]  _axi4xbar_auto_in_rid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [63:0] _axi4xbar_auto_in_rdata;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [1:0]  _axi4xbar_auto_in_rresp;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_in_rlast;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_2_awvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [3:0]  _axi4xbar_auto_out_2_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [27:0] _axi4xbar_auto_out_2_awaddr;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [7:0]  _axi4xbar_auto_out_2_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [2:0]  _axi4xbar_auto_out_2_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [1:0]  _axi4xbar_auto_out_2_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_2_wvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [63:0] _axi4xbar_auto_out_2_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [7:0]  _axi4xbar_auto_out_2_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_2_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_2_bready;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_2_arvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [3:0]  _axi4xbar_auto_out_2_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [27:0] _axi4xbar_auto_out_2_araddr;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [7:0]  _axi4xbar_auto_out_2_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [2:0]  _axi4xbar_auto_out_2_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [1:0]  _axi4xbar_auto_out_2_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_2_rready;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_1_awvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [3:0]  _axi4xbar_auto_out_1_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [29:0] _axi4xbar_auto_out_1_awaddr;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [7:0]  _axi4xbar_auto_out_1_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [2:0]  _axi4xbar_auto_out_1_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [1:0]  _axi4xbar_auto_out_1_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_1_wvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [63:0] _axi4xbar_auto_out_1_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [7:0]  _axi4xbar_auto_out_1_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_1_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_1_bready;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_1_arvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [3:0]  _axi4xbar_auto_out_1_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [29:0] _axi4xbar_auto_out_1_araddr;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [7:0]  _axi4xbar_auto_out_1_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [2:0]  _axi4xbar_auto_out_1_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [1:0]  _axi4xbar_auto_out_1_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_1_rready;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_0_awvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [3:0]  _axi4xbar_auto_out_0_awid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [31:0] _axi4xbar_auto_out_0_awaddr;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [7:0]  _axi4xbar_auto_out_0_awlen;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [2:0]  _axi4xbar_auto_out_0_awsize;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [1:0]  _axi4xbar_auto_out_0_awburst;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_0_wvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [63:0] _axi4xbar_auto_out_0_wdata;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [7:0]  _axi4xbar_auto_out_0_wstrb;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_0_wlast;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_0_bready;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_0_arvalid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [3:0]  _axi4xbar_auto_out_0_arid;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [31:0] _axi4xbar_auto_out_0_araddr;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [7:0]  _axi4xbar_auto_out_0_arlen;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [2:0]  _axi4xbar_auto_out_0_arsize;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire [1:0]  _axi4xbar_auto_out_0_arburst;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  wire        _axi4xbar_auto_out_0_rready;	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
  AXI4Xbar axi4xbar (	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .clock                    (clock),
    .reset                    (reset),
    .auto_in_awvalid         (_cpu_auto_master_out_awvalid),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_awid       (_cpu_auto_master_out_awid),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_awaddr     (_cpu_auto_master_out_awaddr),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_awlen      (_cpu_auto_master_out_awlen),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_awsize     (_cpu_auto_master_out_awsize),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_awburst    (_cpu_auto_master_out_awburst),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_wvalid          (_cpu_auto_master_out_wvalid),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_wdata      (_cpu_auto_master_out_wdata),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_wstrb      (_cpu_auto_master_out_wstrb),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_wlast      (_cpu_auto_master_out_wlast),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_bready          (_cpu_auto_master_out_bready),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_arvalid         (_cpu_auto_master_out_arvalid),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_arid       (_cpu_auto_master_out_arid),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_araddr     (_cpu_auto_master_out_araddr),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_arlen      (_cpu_auto_master_out_arlen),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_arsize     (_cpu_auto_master_out_arsize),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_arburst    (_cpu_auto_master_out_arburst),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_in_rready          (_cpu_auto_master_out_rready),	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .auto_out_2_awready      (_axi4ram_auto_in_awready),	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
    .auto_out_2_wready       (_axi4ram_auto_in_wready),	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
    .auto_out_2_bvalid       (_axi4ram_auto_in_bvalid),	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
    .auto_out_2_bid     (_axi4ram_auto_in_bid),	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
    .auto_out_2_bresp   (_axi4ram_auto_in_bresp),	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
    .auto_out_2_arready      (_axi4ram_auto_in_arready),	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
    .auto_out_2_rvalid       (_axi4ram_auto_in_rvalid),	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
    .auto_out_2_rid     (_axi4ram_auto_in_rid),	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
    .auto_out_2_rdata   (_axi4ram_auto_in_rdata),	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
    .auto_out_2_rresp   (_axi4ram_auto_in_rresp),	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
    .auto_out_1_arready      (_lmrom_auto_in_arready),	// @[src/main/scala/ysyxSoC/SoC.scala:42:25]
    .auto_out_1_rvalid       (_lmrom_auto_in_rvalid),	// @[src/main/scala/ysyxSoC/SoC.scala:42:25]
    .auto_out_1_rid     (_lmrom_auto_in_rid),	// @[src/main/scala/ysyxSoC/SoC.scala:42:25]
    .auto_out_1_rdata   (_lmrom_auto_in_rdata),	// @[src/main/scala/ysyxSoC/SoC.scala:42:25]
    .auto_out_0_awready      (_axi42apb_auto_in_awready),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_out_0_wready       (_axi42apb_auto_in_wready),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_out_0_bvalid       (_axi42apb_auto_in_bvalid),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_out_0_bid     (_axi42apb_auto_in_bid),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_out_0_bresp   (_axi42apb_auto_in_bresp),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_out_0_arready      (_axi42apb_auto_in_arready),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_out_0_rvalid       (_axi42apb_auto_in_rvalid),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_out_0_rid     (_axi42apb_auto_in_rid),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_out_0_rdata   (_axi42apb_auto_in_rdata),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_out_0_rresp   (_axi42apb_auto_in_rresp),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_in_awready         (_axi4xbar_auto_in_awready),
    .auto_in_wready          (_axi4xbar_auto_in_wready),
    .auto_in_bvalid          (_axi4xbar_auto_in_bvalid),
    .auto_in_bid        (_axi4xbar_auto_in_bid),
    .auto_in_bresp      (_axi4xbar_auto_in_bresp),
    .auto_in_arready         (_axi4xbar_auto_in_arready),
    .auto_in_rvalid          (_axi4xbar_auto_in_rvalid),
    .auto_in_rid        (_axi4xbar_auto_in_rid),
    .auto_in_rdata      (_axi4xbar_auto_in_rdata),
    .auto_in_rresp      (_axi4xbar_auto_in_rresp),
    .auto_in_rlast      (_axi4xbar_auto_in_rlast),
    .auto_out_2_awvalid      (_axi4xbar_auto_out_2_awvalid),
    .auto_out_2_awid    (_axi4xbar_auto_out_2_awid),
    .auto_out_2_awaddr  (_axi4xbar_auto_out_2_awaddr),
    .auto_out_2_awlen   (_axi4xbar_auto_out_2_awlen),
    .auto_out_2_awsize  (_axi4xbar_auto_out_2_awsize),
    .auto_out_2_awburst (_axi4xbar_auto_out_2_awburst),
    .auto_out_2_wvalid       (_axi4xbar_auto_out_2_wvalid),
    .auto_out_2_wdata   (_axi4xbar_auto_out_2_wdata),
    .auto_out_2_wstrb   (_axi4xbar_auto_out_2_wstrb),
    .auto_out_2_wlast   (_axi4xbar_auto_out_2_wlast),
    .auto_out_2_bready       (_axi4xbar_auto_out_2_bready),
    .auto_out_2_arvalid      (_axi4xbar_auto_out_2_arvalid),
    .auto_out_2_arid    (_axi4xbar_auto_out_2_arid),
    .auto_out_2_araddr  (_axi4xbar_auto_out_2_araddr),
    .auto_out_2_arlen   (_axi4xbar_auto_out_2_arlen),
    .auto_out_2_arsize  (_axi4xbar_auto_out_2_arsize),
    .auto_out_2_arburst (_axi4xbar_auto_out_2_arburst),
    .auto_out_2_rready       (_axi4xbar_auto_out_2_rready),
    .auto_out_1_awvalid      (_axi4xbar_auto_out_1_awvalid),
    .auto_out_1_awid    (_axi4xbar_auto_out_1_awid),
    .auto_out_1_awaddr  (_axi4xbar_auto_out_1_awaddr),
    .auto_out_1_awlen   (_axi4xbar_auto_out_1_awlen),
    .auto_out_1_awsize  (_axi4xbar_auto_out_1_awsize),
    .auto_out_1_awburst (_axi4xbar_auto_out_1_awburst),
    .auto_out_1_wvalid       (_axi4xbar_auto_out_1_wvalid),
    .auto_out_1_wdata   (_axi4xbar_auto_out_1_wdata),
    .auto_out_1_wstrb   (_axi4xbar_auto_out_1_wstrb),
    .auto_out_1_wlast   (_axi4xbar_auto_out_1_wlast),
    .auto_out_1_bready       (_axi4xbar_auto_out_1_bready),
    .auto_out_1_arvalid      (_axi4xbar_auto_out_1_arvalid),
    .auto_out_1_arid    (_axi4xbar_auto_out_1_arid),
    .auto_out_1_araddr  (_axi4xbar_auto_out_1_araddr),
    .auto_out_1_arlen   (_axi4xbar_auto_out_1_arlen),
    .auto_out_1_arsize  (_axi4xbar_auto_out_1_arsize),
    .auto_out_1_arburst (_axi4xbar_auto_out_1_arburst),
    .auto_out_1_rready       (_axi4xbar_auto_out_1_rready),
    .auto_out_0_awvalid      (_axi4xbar_auto_out_0_awvalid),
    .auto_out_0_awid    (_axi4xbar_auto_out_0_awid),
    .auto_out_0_awaddr  (_axi4xbar_auto_out_0_awaddr),
    .auto_out_0_awlen   (_axi4xbar_auto_out_0_awlen),
    .auto_out_0_awsize  (_axi4xbar_auto_out_0_awsize),
    .auto_out_0_awburst (_axi4xbar_auto_out_0_awburst),
    .auto_out_0_wvalid       (_axi4xbar_auto_out_0_wvalid),
    .auto_out_0_wdata   (_axi4xbar_auto_out_0_wdata),
    .auto_out_0_wstrb   (_axi4xbar_auto_out_0_wstrb),
    .auto_out_0_wlast   (_axi4xbar_auto_out_0_wlast),
    .auto_out_0_bready       (_axi4xbar_auto_out_0_bready),
    .auto_out_0_arvalid      (_axi4xbar_auto_out_0_arvalid),
    .auto_out_0_arid    (_axi4xbar_auto_out_0_arid),
    .auto_out_0_araddr  (_axi4xbar_auto_out_0_araddr),
    .auto_out_0_arlen   (_axi4xbar_auto_out_0_arlen),
    .auto_out_0_arsize  (_axi4xbar_auto_out_0_arsize),
    .auto_out_0_arburst (_axi4xbar_auto_out_0_arburst),
    .auto_out_0_rready       (_axi4xbar_auto_out_0_rready)
  );
  APBFanout apbxbar (	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_psel       (_axi42apb_auto_out_psel),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_in_penable    (_axi42apb_auto_out_penable),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_in_pwrite     (_axi42apb_auto_out_pwrite),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_in_paddr      (_axi42apb_auto_out_paddr),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_in_pwdata     (_axi42apb_auto_out_pwdata),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_in_pstrb      (_axi42apb_auto_out_pstrb),	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .auto_out_6_pready  (_lvga_auto_in_pready),	// @[src/main/scala/ysyxSoC/SoC.scala:36:24]
    .auto_out_6_pslverr (_lvga_auto_in_pslverr),	// @[src/main/scala/ysyxSoC/SoC.scala:36:24]
    .auto_out_6_prdata  (_lvga_auto_in_prdata),	// @[src/main/scala/ysyxSoC/SoC.scala:36:24]
    .auto_out_5_pready  (_lkeyboard_auto_in_pready),	// @[src/main/scala/ysyxSoC/SoC.scala:35:29]
    .auto_out_5_pslverr (_lkeyboard_auto_in_pslverr),	// @[src/main/scala/ysyxSoC/SoC.scala:35:29]
    .auto_out_5_prdata  (_lkeyboard_auto_in_prdata),	// @[src/main/scala/ysyxSoC/SoC.scala:35:29]
    .auto_out_4_pready  (_lgpio_auto_in_pready),	// @[src/main/scala/ysyxSoC/SoC.scala:34:25]
    .auto_out_4_pslverr (_lgpio_auto_in_pslverr),	// @[src/main/scala/ysyxSoC/SoC.scala:34:25]
    .auto_out_4_prdata  (_lgpio_auto_in_prdata),	// @[src/main/scala/ysyxSoC/SoC.scala:34:25]
    .auto_out_3_pready  (_lsdram_auto_in_pready),	// @[src/main/scala/ysyxSoC/SoC.scala:44:26]
    .auto_out_3_pslverr (_lsdram_auto_in_pslverr),	// @[src/main/scala/ysyxSoC/SoC.scala:44:26]
    .auto_out_3_prdata  (_lsdram_auto_in_prdata),	// @[src/main/scala/ysyxSoC/SoC.scala:44:26]
    .auto_out_2_pready  (_lpsram_auto_in_pready),	// @[src/main/scala/ysyxSoC/SoC.scala:41:26]
    .auto_out_2_pslverr (_lpsram_auto_in_pslverr),	// @[src/main/scala/ysyxSoC/SoC.scala:41:26]
    .auto_out_2_prdata  (_lpsram_auto_in_prdata),	// @[src/main/scala/ysyxSoC/SoC.scala:41:26]
    .auto_out_1_pready  (_luart_auto_in_pready),	// @[src/main/scala/ysyxSoC/SoC.scala:33:25]
    .auto_out_1_pslverr (_luart_auto_in_pslverr),	// @[src/main/scala/ysyxSoC/SoC.scala:33:25]
    .auto_out_1_prdata  (_luart_auto_in_prdata),	// @[src/main/scala/ysyxSoC/SoC.scala:33:25]
    .auto_out_0_pready  (_lspi_auto_in_pready),	// @[src/main/scala/ysyxSoC/SoC.scala:37:25]
    .auto_out_0_pslverr (_lspi_auto_in_pslverr),	// @[src/main/scala/ysyxSoC/SoC.scala:37:25]
    .auto_out_0_prdata  (_lspi_auto_in_prdata),	// @[src/main/scala/ysyxSoC/SoC.scala:37:25]
    .auto_in_pready     (_apbxbar_auto_in_pready),
    .auto_in_pslverr    (_apbxbar_auto_in_pslverr),
    .auto_in_prdata     (_apbxbar_auto_in_prdata),
    .auto_out_6_psel    (_apbxbar_auto_out_6_psel),
    .auto_out_6_penable (_apbxbar_auto_out_6_penable),
    .auto_out_6_pwrite  (_apbxbar_auto_out_6_pwrite),
    .auto_out_6_paddr   (_apbxbar_auto_out_6_paddr),
    .auto_out_6_pwdata  (_apbxbar_auto_out_6_pwdata),
    .auto_out_6_pstrb   (_apbxbar_auto_out_6_pstrb),
    .auto_out_5_psel    (_apbxbar_auto_out_5_psel),
    .auto_out_5_penable (_apbxbar_auto_out_5_penable),
    .auto_out_5_pwrite  (_apbxbar_auto_out_5_pwrite),
    .auto_out_5_paddr   (_apbxbar_auto_out_5_paddr),
    .auto_out_5_pwdata  (_apbxbar_auto_out_5_pwdata),
    .auto_out_5_pstrb   (_apbxbar_auto_out_5_pstrb),
    .auto_out_4_psel    (_apbxbar_auto_out_4_psel),
    .auto_out_4_penable (_apbxbar_auto_out_4_penable),
    .auto_out_4_pwrite  (_apbxbar_auto_out_4_pwrite),
    .auto_out_4_paddr   (_apbxbar_auto_out_4_paddr),
    .auto_out_4_pwdata  (_apbxbar_auto_out_4_pwdata),
    .auto_out_4_pstrb   (_apbxbar_auto_out_4_pstrb),
    .auto_out_3_psel    (_apbxbar_auto_out_3_psel),
    .auto_out_3_penable (_apbxbar_auto_out_3_penable),
    .auto_out_3_pwrite  (_apbxbar_auto_out_3_pwrite),
    .auto_out_3_paddr   (_apbxbar_auto_out_3_paddr),
    .auto_out_3_pwdata  (_apbxbar_auto_out_3_pwdata),
    .auto_out_3_pstrb   (_apbxbar_auto_out_3_pstrb),
    .auto_out_2_psel    (_apbxbar_auto_out_2_psel),
    .auto_out_2_penable (_apbxbar_auto_out_2_penable),
    .auto_out_2_pwrite  (_apbxbar_auto_out_2_pwrite),
    .auto_out_2_paddr   (_apbxbar_auto_out_2_paddr),
    .auto_out_2_pwdata  (_apbxbar_auto_out_2_pwdata),
    .auto_out_2_pstrb   (_apbxbar_auto_out_2_pstrb),
    .auto_out_1_psel    (_apbxbar_auto_out_1_psel),
    .auto_out_1_penable (_apbxbar_auto_out_1_penable),
    .auto_out_1_pwrite  (_apbxbar_auto_out_1_pwrite),
    .auto_out_1_paddr   (_apbxbar_auto_out_1_paddr),
    .auto_out_1_pwdata  (_apbxbar_auto_out_1_pwdata),
    .auto_out_1_pstrb   (_apbxbar_auto_out_1_pstrb),
    .auto_out_0_psel    (_apbxbar_auto_out_0_psel),
    .auto_out_0_penable (_apbxbar_auto_out_0_penable),
    .auto_out_0_pwrite  (_apbxbar_auto_out_0_pwrite),
    .auto_out_0_paddr   (_apbxbar_auto_out_0_paddr),
    .auto_out_0_pwdata  (_apbxbar_auto_out_0_pwdata),
    .auto_out_0_pstrb   (_apbxbar_auto_out_0_pstrb)
  );
  CPU cpu (	// @[src/main/scala/ysyxSoC/SoC.scala:29:23]
    .clock                         (clock),
    .reset                         (_cpu_reset_chain_io_q | reset),	// @[src/main/scala/util/ShiftReg.scala:45:23, src/main/scala/ysyxSoC/SoC.scala:56:64]
    .auto_master_out_awready      (_axi4xbar_auto_in_awready),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_master_out_wready       (_axi4xbar_auto_in_wready),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_master_out_bvalid       (_axi4xbar_auto_in_bvalid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_master_out_bid     (_axi4xbar_auto_in_bid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_master_out_bresp   (_axi4xbar_auto_in_bresp),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_master_out_arready      (_axi4xbar_auto_in_arready),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_master_out_rvalid       (_axi4xbar_auto_in_rvalid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_master_out_rid     (_axi4xbar_auto_in_rid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_master_out_rdata   (_axi4xbar_auto_in_rdata),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_master_out_rresp   (_axi4xbar_auto_in_rresp),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_master_out_rlast   (_axi4xbar_auto_in_rlast),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_master_out_awvalid      (_cpu_auto_master_out_awvalid),
    .auto_master_out_awid    (_cpu_auto_master_out_awid),
    .auto_master_out_awaddr  (_cpu_auto_master_out_awaddr),
    .auto_master_out_awlen   (_cpu_auto_master_out_awlen),
    .auto_master_out_awsize  (_cpu_auto_master_out_awsize),
    .auto_master_out_awburst (_cpu_auto_master_out_awburst),
    .auto_master_out_wvalid       (_cpu_auto_master_out_wvalid),
    .auto_master_out_wdata   (_cpu_auto_master_out_wdata),
    .auto_master_out_wstrb   (_cpu_auto_master_out_wstrb),
    .auto_master_out_wlast   (_cpu_auto_master_out_wlast),
    .auto_master_out_bready       (_cpu_auto_master_out_bready),
    .auto_master_out_arvalid      (_cpu_auto_master_out_arvalid),
    .auto_master_out_arid    (_cpu_auto_master_out_arid),
    .auto_master_out_araddr  (_cpu_auto_master_out_araddr),
    .auto_master_out_arlen   (_cpu_auto_master_out_arlen),
    .auto_master_out_arsize  (_cpu_auto_master_out_arsize),
    .auto_master_out_arburst (_cpu_auto_master_out_arburst),
    .auto_master_out_rready       (_cpu_auto_master_out_rready)
  );
  APBUart16550 luart (	// @[src/main/scala/ysyxSoC/SoC.scala:33:25]
    .clock           (clock),
    .reset           (reset),
    .auto_in_psel    (_apbxbar_auto_out_1_psel),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_penable (_apbxbar_auto_out_1_penable),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwrite  (_apbxbar_auto_out_1_pwrite),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_paddr   (_apbxbar_auto_out_1_paddr),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwdata  (_apbxbar_auto_out_1_pwdata),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pstrb   (_apbxbar_auto_out_1_pstrb),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .uart_rx         (uart_rx),
    .auto_in_pready  (_luart_auto_in_pready),
    .auto_in_pslverr (_luart_auto_in_pslverr),
    .auto_in_prdata  (_luart_auto_in_prdata),
    .uart_tx         (uart_tx)
  );
  APBGPIO lgpio (	// @[src/main/scala/ysyxSoC/SoC.scala:34:25]
    .clock             (clock),
    .reset             (reset),
    .auto_in_psel      (_apbxbar_auto_out_4_psel),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_penable   (_apbxbar_auto_out_4_penable),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwrite    (_apbxbar_auto_out_4_pwrite),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_paddr     (_apbxbar_auto_out_4_paddr),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwdata    (_apbxbar_auto_out_4_pwdata),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pstrb     (_apbxbar_auto_out_4_pstrb),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .gpio_bundle_in    (gpio_in),
    .auto_in_pready    (_lgpio_auto_in_pready),
    .auto_in_pslverr   (_lgpio_auto_in_pslverr),
    .auto_in_prdata    (_lgpio_auto_in_prdata),
    .gpio_bundle_out   (gpio_out),
    .gpio_bundle_seg_0 (gpio_seg_0),
    .gpio_bundle_seg_1 (gpio_seg_1),
    .gpio_bundle_seg_2 (gpio_seg_2),
    .gpio_bundle_seg_3 (gpio_seg_3),
    .gpio_bundle_seg_4 (gpio_seg_4),
    .gpio_bundle_seg_5 (gpio_seg_5),
    .gpio_bundle_seg_6 (gpio_seg_6),
    .gpio_bundle_seg_7 (gpio_seg_7)
  );
  APBKeyboard lkeyboard (	// @[src/main/scala/ysyxSoC/SoC.scala:35:29]
    .clock           (clock),
    .reset           (reset),
    .auto_in_psel    (_apbxbar_auto_out_5_psel),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_penable (_apbxbar_auto_out_5_penable),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwrite  (_apbxbar_auto_out_5_pwrite),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_paddr   (_apbxbar_auto_out_5_paddr),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwdata  (_apbxbar_auto_out_5_pwdata),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pstrb   (_apbxbar_auto_out_5_pstrb),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .ps2_bundle_clk  (ps2_clk),
    .ps2_bundle_data (ps2_data),
    .auto_in_pready  (_lkeyboard_auto_in_pready),
    .auto_in_pslverr (_lkeyboard_auto_in_pslverr),
    .auto_in_prdata  (_lkeyboard_auto_in_prdata)
  );
  APBVGA lvga (	// @[src/main/scala/ysyxSoC/SoC.scala:36:24]
    .clock            (clock),
    .reset            (reset),
    .auto_in_psel     (_apbxbar_auto_out_6_psel),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_penable  (_apbxbar_auto_out_6_penable),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwrite   (_apbxbar_auto_out_6_pwrite),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_paddr    (_apbxbar_auto_out_6_paddr),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwdata   (_apbxbar_auto_out_6_pwdata),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pstrb    (_apbxbar_auto_out_6_pstrb),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pready   (_lvga_auto_in_pready),
    .auto_in_pslverr  (_lvga_auto_in_pslverr),
    .auto_in_prdata   (_lvga_auto_in_prdata),
    .vga_bundle_r     (vga_r),
    .vga_bundle_g     (vga_g),
    .vga_bundle_b     (vga_b),
    .vga_bundle_hsync (vga_hsync),
    .vga_bundle_vsync (vga_vsync),
    .vga_bundle_valid (vga_valid)
  );
  APBSPI lspi (	// @[src/main/scala/ysyxSoC/SoC.scala:37:25]
    .clock           (clock),
    .reset           (reset),
    .auto_in_psel    (_apbxbar_auto_out_0_psel),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_penable (_apbxbar_auto_out_0_penable),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwrite  (_apbxbar_auto_out_0_pwrite),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_paddr   (_apbxbar_auto_out_0_paddr),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwdata  (_apbxbar_auto_out_0_pwdata),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pstrb   (_apbxbar_auto_out_0_pstrb),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .spi_bundle_miso (spi_miso),
    .auto_in_pready  (_lspi_auto_in_pready),
    .auto_in_pslverr (_lspi_auto_in_pslverr),
    .auto_in_prdata  (_lspi_auto_in_prdata),
    .spi_bundle_sck  (spi_sck),
    .spi_bundle_ss   (spi_ss),
    .spi_bundle_mosi (spi_mosi)
  );
  APBPSRAM lpsram (	// @[src/main/scala/ysyxSoC/SoC.scala:41:26]
    .clock            (clock),
    .reset            (reset),
    .auto_in_psel     (_apbxbar_auto_out_2_psel),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_penable  (_apbxbar_auto_out_2_penable),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwrite   (_apbxbar_auto_out_2_pwrite),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_paddr    (_apbxbar_auto_out_2_paddr),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwdata   (_apbxbar_auto_out_2_pwdata),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pstrb    (_apbxbar_auto_out_2_pstrb),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .qspi_bundle_dio  (psram_dio),
    .auto_in_pready   (_lpsram_auto_in_pready),
    .auto_in_pslverr  (_lpsram_auto_in_pslverr),
    .auto_in_prdata   (_lpsram_auto_in_prdata),
    .qspi_bundle_sck  (psram_sck),
    .qspi_bundle_ce_n (psram_ce_n)
  );
  AXI4MROM lmrom (	// @[src/main/scala/ysyxSoC/SoC.scala:42:25]
    .clock                 (clock),
    .reset                 (reset),
    .auto_in_awvalid      (_axi4xbar_auto_out_1_awvalid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awid    (_axi4xbar_auto_out_1_awid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awaddr  (_axi4xbar_auto_out_1_awaddr),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awlen   (_axi4xbar_auto_out_1_awlen),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awsize  (_axi4xbar_auto_out_1_awsize),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awburst (_axi4xbar_auto_out_1_awburst),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wvalid       (_axi4xbar_auto_out_1_wvalid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wdata   (_axi4xbar_auto_out_1_wdata),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wstrb   (_axi4xbar_auto_out_1_wstrb),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wlast   (_axi4xbar_auto_out_1_wlast),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_bready       (_axi4xbar_auto_out_1_bready),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arvalid      (_axi4xbar_auto_out_1_arvalid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arid    (_axi4xbar_auto_out_1_arid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_araddr  (_axi4xbar_auto_out_1_araddr),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arlen   (_axi4xbar_auto_out_1_arlen),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arsize  (_axi4xbar_auto_out_1_arsize),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arburst (_axi4xbar_auto_out_1_arburst),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_rready       (_axi4xbar_auto_out_1_rready),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arready      (_lmrom_auto_in_arready),
    .auto_in_rvalid       (_lmrom_auto_in_rvalid),
    .auto_in_rid     (_lmrom_auto_in_rid),
    .auto_in_rdata   (_lmrom_auto_in_rdata)
  );
  AXI4RAM axi4ram (	// @[src/main/scala/amba/axi4/SRAM.scala:139:29]
    .clock                 (clock),
    .reset                 (reset),
    .auto_in_awvalid      (_axi4xbar_auto_out_2_awvalid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awid    (_axi4xbar_auto_out_2_awid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awaddr  (_axi4xbar_auto_out_2_awaddr),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awlen   (_axi4xbar_auto_out_2_awlen),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awsize  (_axi4xbar_auto_out_2_awsize),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awburst (_axi4xbar_auto_out_2_awburst),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wvalid       (_axi4xbar_auto_out_2_wvalid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wdata   (_axi4xbar_auto_out_2_wdata),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wstrb   (_axi4xbar_auto_out_2_wstrb),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wlast   (_axi4xbar_auto_out_2_wlast),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_bready       (_axi4xbar_auto_out_2_bready),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arvalid      (_axi4xbar_auto_out_2_arvalid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arid    (_axi4xbar_auto_out_2_arid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_araddr  (_axi4xbar_auto_out_2_araddr),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arlen   (_axi4xbar_auto_out_2_arlen),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arsize  (_axi4xbar_auto_out_2_arsize),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arburst (_axi4xbar_auto_out_2_arburst),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_rready       (_axi4xbar_auto_out_2_rready),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awready      (_axi4ram_auto_in_awready),
    .auto_in_wready       (_axi4ram_auto_in_wready),
    .auto_in_bvalid       (_axi4ram_auto_in_bvalid),
    .auto_in_bid     (_axi4ram_auto_in_bid),
    .auto_in_bresp   (_axi4ram_auto_in_bresp),
    .auto_in_arready      (_axi4ram_auto_in_arready),
    .auto_in_rvalid       (_axi4ram_auto_in_rvalid),
    .auto_in_rid     (_axi4ram_auto_in_rid),
    .auto_in_rdata   (_axi4ram_auto_in_rdata),
    .auto_in_rresp   (_axi4ram_auto_in_rresp)
  );
  APBSDRAM lsdram (	// @[src/main/scala/ysyxSoC/SoC.scala:44:26]
    .clock            (clock),
    .reset            (reset),
    .auto_in_psel     (_apbxbar_auto_out_3_psel),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_penable  (_apbxbar_auto_out_3_penable),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwrite   (_apbxbar_auto_out_3_pwrite),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_paddr    (_apbxbar_auto_out_3_paddr),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pwdata   (_apbxbar_auto_out_3_pwdata),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_pstrb    (_apbxbar_auto_out_3_pstrb),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .sdram_bundle_dq  (sdram_dq),
    .auto_in_pready   (_lsdram_auto_in_pready),
    .auto_in_pslverr  (_lsdram_auto_in_pslverr),
    .auto_in_prdata   (_lsdram_auto_in_prdata),
    .sdram_bundle_clk (sdram_clk),
    .sdram_bundle_cke (sdram_cke),
    .sdram_bundle_cs  (sdram_cs),
    .sdram_bundle_ras (sdram_ras),
    .sdram_bundle_cas (sdram_cas),
    .sdram_bundle_we  (sdram_we),
    .sdram_bundle_a   (sdram_a),
    .sdram_bundle_ba  (sdram_ba),
    .sdram_bundle_dqm (sdram_dqm)
  );
  AXI4ToAPB axi42apb (	// @[src/main/scala/ysyxSoC/AXI4ToAPB.scala:103:30]
    .clock                 (clock),
    .reset                 (reset),
    .auto_in_awvalid      (_axi4xbar_auto_out_0_awvalid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awid    (_axi4xbar_auto_out_0_awid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awaddr  (_axi4xbar_auto_out_0_awaddr),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awlen   (_axi4xbar_auto_out_0_awlen),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awsize  (_axi4xbar_auto_out_0_awsize),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_awburst (_axi4xbar_auto_out_0_awburst),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wvalid       (_axi4xbar_auto_out_0_wvalid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wdata   (_axi4xbar_auto_out_0_wdata),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wstrb   (_axi4xbar_auto_out_0_wstrb),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_wlast   (_axi4xbar_auto_out_0_wlast),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_bready       (_axi4xbar_auto_out_0_bready),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arvalid      (_axi4xbar_auto_out_0_arvalid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arid    (_axi4xbar_auto_out_0_arid),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_araddr  (_axi4xbar_auto_out_0_araddr),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arlen   (_axi4xbar_auto_out_0_arlen),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arsize  (_axi4xbar_auto_out_0_arsize),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_arburst (_axi4xbar_auto_out_0_arburst),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_in_rready       (_axi4xbar_auto_out_0_rready),	// @[src/main/scala/amba/axi4/Xbar.scala:230:30]
    .auto_out_pready       (_apbxbar_auto_in_pready),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_out_pslverr      (_apbxbar_auto_in_pslverr),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_out_prdata       (_apbxbar_auto_in_prdata),	// @[src/main/scala/ysyxSoC/SoC.scala:28:27]
    .auto_in_awready      (_axi42apb_auto_in_awready),
    .auto_in_wready       (_axi42apb_auto_in_wready),
    .auto_in_bvalid       (_axi42apb_auto_in_bvalid),
    .auto_in_bid     (_axi42apb_auto_in_bid),
    .auto_in_bresp   (_axi42apb_auto_in_bresp),
    .auto_in_arready      (_axi42apb_auto_in_arready),
    .auto_in_rvalid       (_axi42apb_auto_in_rvalid),
    .auto_in_rid     (_axi42apb_auto_in_rid),
    .auto_in_rdata   (_axi42apb_auto_in_rdata),
    .auto_in_rresp   (_axi42apb_auto_in_rresp),
    .auto_out_psel         (_axi42apb_auto_out_psel),
    .auto_out_penable      (_axi42apb_auto_out_penable),
    .auto_out_pwrite       (_axi42apb_auto_out_pwrite),
    .auto_out_paddr        (_axi42apb_auto_out_paddr),
    .auto_out_pwdata       (_axi42apb_auto_out_pwdata),
    .auto_out_pstrb        (_axi42apb_auto_out_pstrb)
  );
  SynchronizerShiftReg_w1_d10 cpu_reset_chain (	// @[src/main/scala/util/ShiftReg.scala:45:23]
    .clock (clock),
    .io_d  (reset),
    .io_q  (_cpu_reset_chain_io_q)
  );
endmodule

// external module flash

// external module bitrev

// external module psram

// external module sdram

module ysyxSoCFull(
  input         clock,
                reset,
  input  [15:0] externalPins_gpio_in,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
  input         externalPins_ps2_clk,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_ps2_data,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_uart_rx,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
  output [15:0] externalPins_gpio_out,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
  output [7:0]  externalPins_gpio_seg_0,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_gpio_seg_1,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_gpio_seg_2,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_gpio_seg_3,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_gpio_seg_4,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_gpio_seg_5,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_gpio_seg_6,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_gpio_seg_7,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_vga_r,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_vga_g,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_vga_b,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
  output        externalPins_vga_hsync,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_vga_vsync,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_vga_valid,	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
                externalPins_uart_tx	// @[src/main/scala/ysyxSoC/SoC.scala:141:26]
);

  wire        _bitrev_miso;	// @[src/main/scala/ysyxSoC/SoC.scala:131:24]
  wire        _flash_miso;	// @[src/main/scala/ysyxSoC/SoC.scala:128:23]
  wire        _asic_spi_sck;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire [7:0]  _asic_spi_ss;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire        _asic_spi_mosi;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire        _asic_psram_sck;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire        _asic_psram_ce_n;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire        _asic_sdram_clk;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire        _asic_sdram_cke;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire        _asic_sdram_cs;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire        _asic_sdram_ras;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire        _asic_sdram_cas;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire        _asic_sdram_we;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire [12:0] _asic_sdram_a;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire [1:0]  _asic_sdram_ba;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire [1:0]  _asic_sdram_dqm;	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
  wire [3:0]  _dio_wire;	// @[src/main/scala/ysyxSoC/SoC.scala:136:23]
  wire [15:0] _dq_wire;	// @[src/main/scala/ysyxSoC/SoC.scala:138:23]
  ysyxSoCASIC asic (	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .clock      (clock),
    .reset      (reset),
    .spi_miso   (_bitrev_miso & _flash_miso),	// @[src/main/scala/ysyxSoC/SoC.scala:128:23, :131:24, :134:69]
    .uart_rx    (externalPins_uart_rx),
    .psram_dio  (_dio_wire),
    .sdram_dq   (_dq_wire),
    .gpio_in    (externalPins_gpio_in),
    .ps2_clk    (externalPins_ps2_clk),
    .ps2_data   (externalPins_ps2_data),
    .spi_sck    (_asic_spi_sck),
    .spi_ss     (_asic_spi_ss),
    .spi_mosi   (_asic_spi_mosi),
    .uart_tx    (externalPins_uart_tx),
    .psram_sck  (_asic_psram_sck),
    .psram_ce_n (_asic_psram_ce_n),
    .sdram_clk  (_asic_sdram_clk),
    .sdram_cke  (_asic_sdram_cke),
    .sdram_cs   (_asic_sdram_cs),
    .sdram_ras  (_asic_sdram_ras),
    .sdram_cas  (_asic_sdram_cas),
    .sdram_we   (_asic_sdram_we),
    .sdram_a    (_asic_sdram_a),
    .sdram_ba   (_asic_sdram_ba),
    .sdram_dqm  (_asic_sdram_dqm),
    .gpio_out   (externalPins_gpio_out),
    .gpio_seg_0 (externalPins_gpio_seg_0),
    .gpio_seg_1 (externalPins_gpio_seg_1),
    .gpio_seg_2 (externalPins_gpio_seg_2),
    .gpio_seg_3 (externalPins_gpio_seg_3),
    .gpio_seg_4 (externalPins_gpio_seg_4),
    .gpio_seg_5 (externalPins_gpio_seg_5),
    .gpio_seg_6 (externalPins_gpio_seg_6),
    .gpio_seg_7 (externalPins_gpio_seg_7),
    .vga_r      (externalPins_vga_r),
    .vga_g      (externalPins_vga_g),
    .vga_b      (externalPins_vga_b),
    .vga_hsync  (externalPins_vga_hsync),
    .vga_vsync  (externalPins_vga_vsync),
    .vga_valid  (externalPins_vga_valid)
  );
  flash flash (	// @[src/main/scala/ysyxSoC/SoC.scala:128:23]
    .sck  (_asic_spi_sck),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ss   (_asic_spi_ss[0]),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24, :130:32]
    .mosi (_asic_spi_mosi),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .miso (_flash_miso)
  );
  bitrev bitrev (	// @[src/main/scala/ysyxSoC/SoC.scala:131:24]
    .sck  (_asic_spi_sck),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ss   (_asic_spi_ss[7]),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24, :133:33]
    .mosi (_asic_spi_mosi),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .miso (_bitrev_miso)
  );
  psram psram (	// @[src/main/scala/ysyxSoC/SoC.scala:136:23]
    .sck  (_asic_psram_sck),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ce_n (_asic_psram_ce_n),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .dio  (_dio_wire)
  );
  sdram sdram (	// @[src/main/scala/ysyxSoC/SoC.scala:138:23]
    .clk (_asic_sdram_clk),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .cke (_asic_sdram_cke),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .cs  (_asic_sdram_cs),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ras (_asic_sdram_ras),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .cas (_asic_sdram_cas),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .we  (_asic_sdram_we),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .a   (_asic_sdram_a),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ba  (_asic_sdram_ba),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .dqm (_asic_sdram_dqm),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .dq  (_dq_wire)
  );
endmodule

module TestHarness(
  input clock,
        reset
);

  ysyxSoCFull ldut (	// @[src/main/scala/ysyxSoC/TestHarness.scala:11:19]
    .clock                   (clock),
    .reset                   (reset),
    .externalPins_gpio_in    (16'h0),	// @[src/main/scala/ysyxSoC/TestHarness.scala:13:20]
    .externalPins_ps2_clk    (1'h0),	// @[src/main/scala/ysyxSoC/TestHarness.scala:13:20]
    .externalPins_ps2_data   (1'h0),	// @[src/main/scala/ysyxSoC/TestHarness.scala:13:20]
    .externalPins_uart_rx    (1'h0),	// @[src/main/scala/ysyxSoC/TestHarness.scala:13:20]
    .externalPins_gpio_out   (/* unused */),
    .externalPins_gpio_seg_0 (/* unused */),
    .externalPins_gpio_seg_1 (/* unused */),
    .externalPins_gpio_seg_2 (/* unused */),
    .externalPins_gpio_seg_3 (/* unused */),
    .externalPins_gpio_seg_4 (/* unused */),
    .externalPins_gpio_seg_5 (/* unused */),
    .externalPins_gpio_seg_6 (/* unused */),
    .externalPins_gpio_seg_7 (/* unused */),
    .externalPins_vga_r      (/* unused */),
    .externalPins_vga_g      (/* unused */),
    .externalPins_vga_b      (/* unused */),
    .externalPins_vga_hsync  (/* unused */),
    .externalPins_vga_vsync  (/* unused */),
    .externalPins_vga_valid  (/* unused */),
    .externalPins_uart_tx    (/* unused */)
  );
endmodule


// ----- 8< ----- FILE "./MROMHelper.v" ----- 8< -----

module MROMHelper(
  input [31:0] raddr,
  input ren,
  output reg [31:0] rdata
);
import "DPI-C" function void mrom_read(input int raddr, output int rdata);
always @(*) begin
  if (ren) mrom_read(raddr, rdata);
  else rdata = 0;
end
endmodule
    

