Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Memory_and_Display_Controller_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Memory_and_Display_Controller_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Memory_and_Display_Controller_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Memory_and_Display_Controller_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\Mux4to1.v" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\led_controller.v" into library work
Parsing module <led_controller>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\led_clock.v" into library work
Parsing module <led_clk>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\ipcore_dir\ram_256x16.v" into library work
Parsing module <ram_256x16>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\hex_to7segment.v" into library work
Parsing module <hex_to7segment>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\clock_divider.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\switch_filter.v" into library work
Parsing module <switch_filter>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\ram1.v" into library work
Parsing module <ram1>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\Display_Controller.v" into library work
Parsing module <Display_Controller>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\addr_seqr.v" into library work
Parsing module <addr_seqr>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\Memory_and_Display_Controller_top.v" into library work
Parsing module <Memory_and_Display_Controller_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Memory_and_Display_Controller_top>.

Elaborating module <ram1>.

Elaborating module <ram_256x16>.
WARNING:HDLCompiler:1499 - "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\ipcore_dir\ram_256x16.v" Line 39: Empty module <ram_256x16> remains a black box.

Elaborating module <Display_Controller>.

Elaborating module <hex_to7segment>.

Elaborating module <led_controller>.

Elaborating module <Mux4to1>.

Elaborating module <led_clk>.

Elaborating module <addr_seqr>.
WARNING:HDLCompiler:413 - "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\addr_seqr.v" Line 31: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <switch_filter>.

Elaborating module <clk_div>.

Elaborating module <debounce>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Memory_and_Display_Controller_top>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\Memory_and_Display_Controller_top.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Memory_and_Display_Controller_top> synthesized.

Synthesizing Unit <ram1>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\ram1.v".
    Summary:
	no macro.
Unit <ram1> synthesized.

Synthesizing Unit <Display_Controller>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\Display_Controller.v".
    Summary:
	no macro.
Unit <Display_Controller> synthesized.

Synthesizing Unit <hex_to7segment>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\hex_to7segment.v".
    Found 16x7-bit Read Only RAM for signal <_n0024>
    Summary:
	inferred   1 RAM(s).
Unit <hex_to7segment> synthesized.

Synthesizing Unit <led_controller>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\led_controller.v".
    Found 2-bit register for signal <PresentState>.
    Found finite state machine <FSM_0> for signal <PresentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <led_controller> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\Mux4to1.v".
    Found 4-bit 4-to-1 multiplexer for signal <Q> created at line 34.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4to1> synthesized.

Synthesizing Unit <led_clk>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\led_clock.v".
        Board_clk = 100000000
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_8_o_add_1_OUT> created at line 60.
    Found 32-bit comparator greater for signal <n0002> created at line 66
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <led_clk> synthesized.

Synthesizing Unit <addr_seqr>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\addr_seqr.v".
    Found 8-bit register for signal <addr_out>.
    Found 8-bit adder for signal <addr_out[7]_GND_9_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <addr_seqr> synthesized.

Synthesizing Unit <switch_filter>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\switch_filter.v".
    Summary:
	no macro.
Unit <switch_filter> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\clock_divider.v".
        Board_clk = 100000000
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_11_o_add_1_OUT> created at line 56.
    Found 32-bit comparator greater for signal <n0002> created at line 62
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab4_Memory_and_Display_Controllers\debounce.v".
    Found 10-bit register for signal <q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 8-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 3
 10-bit register                                       : 2
 32-bit register                                       : 3
 8-bit register                                        : 1
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 5
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram_256x16.ngc>.
Loading core <ram_256x16> for timing and area information for instance <lab4_ram>.

Synthesizing (advanced) Unit <addr_seqr>.
The following registers are absorbed into counter <addr_out>: 1 register on signal <addr_out>.
Unit <addr_seqr> synthesized (advanced).

Synthesizing (advanced) Unit <hex_to7segment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0024> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hex_to7segment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 119
 Flip-Flops                                            : 119
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 5
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <PresentState[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
WARNING:Xst:1989 - Unit <Memory_and_Display_Controller_top>: instances <memory_pulse/sf0>, <addr_seqr_step/sf0> of unit <clk_div> are equivalent, second instance is removed

Optimizing unit <Memory_and_Display_Controller_top> ...

Optimizing unit <led_clk> ...

Optimizing unit <clk_div> ...

Optimizing unit <debounce> ...
WARNING:Xst:1710 - FF/Latch <memory_pulse/sf0/i_17> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_18> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_19> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_20> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_21> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_22> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_23> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_24> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_25> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_26> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_27> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_28> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_29> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_30> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_pulse/sf0/i_31> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_18> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_19> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_20> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_21> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_22> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_23> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_24> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_25> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_26> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_27> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_28> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_29> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_30> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdc1/dc3/i_31> (without init value) has a constant value of 0 in block <Memory_and_Display_Controller_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Memory_and_Display_Controller_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Memory_and_Display_Controller_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 225
#      GND                         : 2
#      INV                         : 7
#      LUT1                        : 41
#      LUT2                        : 36
#      LUT3                        : 2
#      LUT4                        : 19
#      LUT5                        : 9
#      LUT6                        : 6
#      MUXCY                       : 56
#      VCC                         : 2
#      XORCY                       : 45
# FlipFlops/Latches                : 69
#      FDC                         : 68
#      FDP                         : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 12
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              69  out of  18224     0%  
 Number of Slice LUTs:                  120  out of   9112     1%  
    Number used as Logic:               120  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    131
   Number with an unused Flip Flop:      62  out of    131    47%  
   Number with an unused LUT:            11  out of    131     8%  
   Number of fully used LUT-FF pairs:    58  out of    131    44%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+-------------------------------------+-------+
Clock Signal                           | Clock buffer(FF name)               | Load  |
---------------------------------------+-------------------------------------+-------+
mdc1/dc3/clk_out                       | NONE(mdc1/dc1/PresentState_FSM_FFd3)| 4     |
addr_step(addr_seqr_step/sf1/Dout<0>:O)| NONE(*)(mdc2/addr_out_0)            | 8     |
clk                                    | BUFGP                               | 38    |
memory_pulse/sf0/clk_out               | BUFG                                | 20    |
---------------------------------------+-------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.771ns (Maximum Frequency: 209.600MHz)
   Minimum input arrival time before clock: 3.324ns
   Maximum output required time after clock: 7.923ns
   Maximum combinational path delay: 7.616ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdc1/dc3/clk_out'
  Clock period: 1.293ns (frequency: 773.545MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.293ns (Levels of Logic = 0)
  Source:            mdc1/dc1/PresentState_FSM_FFd4 (FF)
  Destination:       mdc1/dc1/PresentState_FSM_FFd3 (FF)
  Source Clock:      mdc1/dc3/clk_out rising
  Destination Clock: mdc1/dc3/clk_out rising

  Data Path: mdc1/dc1/PresentState_FSM_FFd4 to mdc1/dc1/PresentState_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.447   0.744  mdc1/dc1/PresentState_FSM_FFd4 (mdc1/dc1/PresentState_FSM_FFd4)
     FDC:D                     0.102          mdc1/dc1/PresentState_FSM_FFd3
    ----------------------------------------
    Total                      1.293ns (0.549ns logic, 0.744ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'addr_step'
  Clock period: 1.904ns (frequency: 525.334MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               1.904ns (Levels of Logic = 9)
  Source:            mdc2/addr_out_0 (FF)
  Destination:       mdc2/addr_out_7 (FF)
  Source Clock:      addr_step rising
  Destination Clock: addr_step rising

  Data Path: mdc2/addr_out_0 to mdc2/addr_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  mdc2/addr_out_0 (mdc2/addr_out_0)
     INV:I->O              1   0.206   0.000  mdc2/Mcount_addr_out_lut<0>_INV_0 (mdc2/Mcount_addr_out_lut<0>)
     MUXCY:S->O            1   0.172   0.000  mdc2/Mcount_addr_out_cy<0> (mdc2/Mcount_addr_out_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  mdc2/Mcount_addr_out_cy<1> (mdc2/Mcount_addr_out_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  mdc2/Mcount_addr_out_cy<2> (mdc2/Mcount_addr_out_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  mdc2/Mcount_addr_out_cy<3> (mdc2/Mcount_addr_out_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  mdc2/Mcount_addr_out_cy<4> (mdc2/Mcount_addr_out_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  mdc2/Mcount_addr_out_cy<5> (mdc2/Mcount_addr_out_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  mdc2/Mcount_addr_out_cy<6> (mdc2/Mcount_addr_out_cy<6>)
     XORCY:CI->O           1   0.180   0.000  mdc2/Mcount_addr_out_xor<7> (Result<7>)
     FDC:D                     0.102          mdc2/addr_out_7
    ----------------------------------------
    Total                      1.904ns (1.221ns logic, 0.683ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.771ns (frequency: 209.600MHz)
  Total number of paths / destination ports: 11732 / 37
-------------------------------------------------------------------------
Delay:               4.771ns (Levels of Logic = 20)
  Source:            memory_pulse/sf0/i_0 (FF)
  Destination:       memory_pulse/sf0/i_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: memory_pulse/sf0/i_0 to memory_pulse/sf0/i_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  memory_pulse/sf0/i_0 (memory_pulse/sf0/i_0)
     INV:I->O              1   0.206   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_lut<0>_INV_0 (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<0> (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<1> (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<2> (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<3> (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<4> (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<5> (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<6> (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<7> (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<8> (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<9> (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<10> (memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_cy<10>)
     XORCY:CI->O           3   0.180   0.995  memory_pulse/sf0/Madd_i[31]_GND_11_o_add_1_OUT_xor<11> (memory_pulse/sf0/i[31]_GND_11_o_add_1_OUT<11>)
     LUT5:I0->O            1   0.203   0.000  memory_pulse/sf0/Mcompar_n0002_lut<1> (memory_pulse/sf0/Mcompar_n0002_lut<1>)
     MUXCY:S->O            1   0.172   0.000  memory_pulse/sf0/Mcompar_n0002_cy<1> (memory_pulse/sf0/Mcompar_n0002_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Mcompar_n0002_cy<2> (memory_pulse/sf0/Mcompar_n0002_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Mcompar_n0002_cy<3> (memory_pulse/sf0/Mcompar_n0002_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  memory_pulse/sf0/Mcompar_n0002_cy<4> (memory_pulse/sf0/Mcompar_n0002_cy<4>)
     MUXCY:CI->O          18   0.213   1.050  memory_pulse/sf0/Mcompar_n0002_cy<5> (memory_pulse/sf0/Mcompar_n0002_cy<5>)
     LUT2:I1->O            1   0.205   0.000  memory_pulse/sf0/Mmux_i[31]_GND_11_o_mux_3_OUT11 (memory_pulse/sf0/i[31]_GND_11_o_mux_3_OUT<0>)
     FDC:D                     0.102          memory_pulse/sf0/i_0
    ----------------------------------------
    Total                      4.771ns (2.147ns logic, 2.624ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'memory_pulse/sf0/clk_out'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            addr_seqr_step/sf1/q_8 (FF)
  Destination:       addr_seqr_step/sf1/q_9 (FF)
  Source Clock:      memory_pulse/sf0/clk_out rising
  Destination Clock: memory_pulse/sf0/clk_out rising

  Data Path: addr_seqr_step/sf1/q_8 to addr_seqr_step/sf1/q_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  addr_seqr_step/sf1/q_8 (addr_seqr_step/sf1/q_8)
     FDC:D                     0.102          addr_seqr_step/sf1/q_9
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdc1/dc3/clk_out'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.324ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       mdc1/dc1/PresentState_FSM_FFd3 (FF)
  Destination Clock: mdc1/dc3/clk_out rising

  Data Path: reset to mdc1/dc1/PresentState_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.222   1.672  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          mdc1/dc1/PresentState_FSM_FFd3
    ----------------------------------------
    Total                      3.324ns (1.652ns logic, 1.672ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'addr_step'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.324ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       mdc2/addr_out_0 (FF)
  Destination Clock: addr_step rising

  Data Path: reset to mdc2/addr_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.222   1.672  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          mdc2/addr_out_0
    ----------------------------------------
    Total                      3.324ns (1.652ns logic, 1.672ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              3.324ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       mdc1/dc3/i_17 (FF)
  Destination Clock: clk rising

  Data Path: reset to mdc1/dc3/i_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.222   1.672  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          mdc1/dc3/i_0
    ----------------------------------------
    Total                      3.324ns (1.652ns logic, 1.672ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memory_pulse/sf0/clk_out'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.324ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       addr_seqr_step/sf1/q_9 (FF)
  Destination Clock: memory_pulse/sf0/clk_out rising

  Data Path: reset to addr_seqr_step/sf1/q_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.222   1.672  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          addr_seqr_step/sf1/q_0
    ----------------------------------------
    Total                      3.324ns (1.652ns logic, 1.672ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdc1/dc3/clk_out'
  Total number of paths / destination ports: 116 / 11
-------------------------------------------------------------------------
Offset:              6.902ns (Levels of Logic = 4)
  Source:            mdc1/dc1/PresentState_FSM_FFd3 (FF)
  Destination:       a (PAD)
  Source Clock:      mdc1/dc3/clk_out rising

  Data Path: mdc1/dc1/PresentState_FSM_FFd3 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.992  mdc1/dc1/PresentState_FSM_FFd3 (mdc1/dc1/PresentState_FSM_FFd3)
     LUT4:I0->O            1   0.203   0.684  mdc1/dc2/Mmux_Q<0>2 (mdc1/dc2/Mmux_Q<0>1)
     LUT6:I4->O            7   0.203   1.021  mdc1/dc2/Mmux_Q<0>3 (mdc1/out_hex<0>)
     LUT4:I0->O            1   0.203   0.579  mdc1/dc0/Mram__n002441 (e_OBUF)
     OBUF:I->O                 2.571          e_OBUF (e)
    ----------------------------------------
    Total                      6.902ns (3.627ns logic, 3.275ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              7.923ns (Levels of Logic = 5)
  Source:            mdc0/lab4_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       a (PAD)
  Source Clock:      clk rising

  Data Path: mdc0/lab4_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO8    1   1.650   0.808  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<4>)
     end scope: 'mdc0/lab4_ram:douta<4>'
     LUT4:I1->O            1   0.205   0.684  mdc1/dc2/Mmux_Q<0>2 (mdc1/dc2/Mmux_Q<0>1)
     LUT6:I4->O            7   0.203   1.021  mdc1/dc2/Mmux_Q<0>3 (mdc1/out_hex<0>)
     LUT4:I0->O            1   0.203   0.579  mdc1/dc0/Mram__n002441 (e_OBUF)
     OBUF:I->O                 2.571          e_OBUF (e)
    ----------------------------------------
    Total                      7.923ns (4.832ns logic, 3.091ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'addr_step'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              6.596ns (Levels of Logic = 4)
  Source:            mdc2/addr_out_4 (FF)
  Destination:       a (PAD)
  Source Clock:      addr_step rising

  Data Path: mdc2/addr_out_4 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  mdc2/addr_out_4 (mdc2/addr_out_4)
     LUT4:I2->O            1   0.203   0.580  mdc1/dc2/Mmux_Q<0>1 (mdc1/dc2/Mmux_Q<0>)
     LUT6:I5->O            7   0.205   1.021  mdc1/dc2/Mmux_Q<0>3 (mdc1/out_hex<0>)
     LUT4:I0->O            1   0.203   0.579  mdc1/dc0/Mram__n002441 (e_OBUF)
     OBUF:I->O                 2.571          e_OBUF (e)
    ----------------------------------------
    Total                      6.596ns (3.629ns logic, 2.967ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Delay:               7.616ns (Levels of Logic = 5)
  Source:            sel (PAD)
  Destination:       a (PAD)

  Data Path: sel to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.031  sel_IBUF (sel_IBUF)
     LUT4:I1->O            1   0.205   0.580  mdc1/dc2/Mmux_Q<0>1 (mdc1/dc2/Mmux_Q<0>)
     LUT6:I5->O            7   0.205   1.021  mdc1/dc2/Mmux_Q<0>3 (mdc1/out_hex<0>)
     LUT4:I0->O            1   0.203   0.579  mdc1/dc0/Mram__n002441 (e_OBUF)
     OBUF:I->O                 2.571          e_OBUF (e)
    ----------------------------------------
    Total                      7.616ns (4.406ns logic, 3.210ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock addr_step
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
addr_step      |    1.904|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
addr_step               |    1.480|         |         |         |
clk                     |    4.771|         |         |         |
memory_pulse/sf0/clk_out|    3.329|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdc1/dc3/clk_out
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
mdc1/dc3/clk_out|    1.293|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock memory_pulse/sf0/clk_out
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
memory_pulse/sf0/clk_out|    1.165|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.09 secs
 
--> 

Total memory usage is 283000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    2 (   0 filtered)

