# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Demo_IP.srcs/sources_1/new/BCD_to_7_seg.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
