---
title: >-
  ISSCC-2020 17.8 12-to-14.5GHz Subsampling PLL with a 150μW
  Frequency-Disturbance-Correcting Loop Using a Low-Power Unevenly Spaced Edge
  Generator
toc: true
tags:
  - ISSCC
  - 2020
  - PLL
  - SSPD
  - KAIST
  - UNIST
abbrlink: 14088
date: 2020-04-24 23:56:17
---

![Keypoints](https://img.mubu.com/document_image/7b7bfedf-81d9-45b6-915e-38375b847de2-216525.jpg) \

##### Full Citation

Y. Lim et al., "17.8 A 170MHz-Lock-In-Range and −253dB-FoMjitter 12-to-14.5GHz Subsampling PLL with a 150µW Frequency-Disturbance-Correcting Loop Using a Low-Power Unevenly Spaced Edge Generator," 2020 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2020, pp. 280-282. \
[IEEE Link](https://ieeexplore.ieee.org/document/9062921) \​

## Keypoints

- $f_D$ - correcting loop (FCL)
  - reference signals
    - generate $S_{US}$ signal from $f_{REF}$
    - with unevenly spaced edges aligned with the edges the SSPLL output
  - $f_D$ detection
    - detect output polary and slope
      - slope=1 : at falling edge, no $f_D$ event
      - slope=1 : wrong edge, $f_D$ event happens
  - frequency locking at $f_D$
  - edge position calibration at no $f_D$

## Background

- Sub-sampling SSPLL for low jitter output
  - limited lock-in range because of no divider (less than 40% $f_{REF}$)
    - lock failure with large frequency disturbance $f_D$
    - frequency-locked loops (FLL)
      - conventional divider-based: high power
      - duty-cycled on: increase re-acquisition time $T_{RA}$
    - increase $f_{REF}$
      - high power
      - degrade frequency resolution of $f_{OUT}$

## Proposed

- SSPLL robus to $f_D$ with wide lock-in range
  - $f_D$ - correcting loop (FCL)
    - new signal of $S_{US}$ with unevenly spaced edges aligned with the edges the SSPLL output
    - relaxed jitter requirement of $S_{US}$ for only $f_D$ detection

## Details

- **Architecture**
  - unevenly spaced edge generator (USEG): $S_{US}$
  - polarity/slope detector (PSD): $D_P$, $D_{SL}$
  - $f_D$ detector (FDD): EV
  - coarse frequency selector
- **Principle**
  - frequency locking (when $f_D$ event detected, EV=0)
    - FDD controls VCO capacitor bank for frequency locking
      - uses frequency information (changes in the values of $D_P$ and $D_{SL}$)
      - other than phase information
      - reduce $T_{RA}$ significantly
  - calibration (when no $f_D$ event, EV=0)
    - D_P of the PSD is used for the USEG to calibrate the edges of S_US
    - make S_US aligned with the zero-crossing points of SOUT
- **Implementation**
  - **PSD**
    - $D_{P}$: comparator ($CMP_P$), compares $V_{SH+}$ and $V_{SH–}$
    - $D_{SL}$: comparator ($CMP_{SL}$), compares $V_{SH+}$ and $V'_{SH+}$ (slightly delayed sampled version)
  - **FDD**
    - Using $D_{P}$ and $D_{SL}$
    - \ 4 detected sections (DSs)
      - S1: $D_{P}=0$, $D_{SL}=0$
      - S2: $D_{P}=0$, $D_{SL}=1$
      - S3: $D_{P}=1$, $D_{SL}=1$
      - S4: $D_{P}=1$, $D_{SL}=0$
    - $f_D$ event
      - EV = 0 : stay at S2 or S3 ($D_{SL}=1$)
      - EV=1 : S1(minus $f_D$); S4(plus $f_D$)
    - FDD locking detection
      - update $CB_{CF}$ by one
      - compare current $DS_C$ and previous $DS_P$
      - counting the same $DS_C$ in $N_{SS}$
    - limitaion
      - \ a phase shift of more than ±π cannot be corrected by the FCL
      - small target rms jitter ensure negligible effect of this limitation
  - **USEG**
    - protect USEG from supply influtuation by a PMOS M_REG
    - Edge Position Calibrator (EPC)
    - Coarse Delay Generator (CDG)

![System Block Diagram](https://img.mubu.com/document_image/79e891ec-9dd0-4d9a-a1b9-f2a8db043352-216525.jpg) \

## Conclusion

**TECH** 65nm \
**REF** 50MHz \
**OUT** 12.0 ~ 14.5 GHz \
**REF SPUR** -75 dBc \
**POWER** 6.7 mW \
**RMS JITTER** 83 fs \
**FOM** -253 dB \

## Important Reference
>
> *Lock-in Range theory analysis*
>
> - [1] G. Leonov et al., “Hold-In, Pull-In, and Lock-In Ranges of PLL Circuits: Rigorous Mathematical Definitions and Limitations of Classical Theory,” IEEE TCAS-I, vol. 62, no. 10, pp. 2454–2464, Oct. 2015. \
