INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/RAM/RAM.srcs/sources_1/ip/regfile_0/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/RAM/RAM.srcs/sources_1/ip/regfile_0/sim/regfile_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/RAM/RAM.srcs/sources_1/ip/block_ram/sim/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/RAM/RAM.srcs/sources_1/new/bram_top.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADDR_RANGE' redefined [D:/Vivado_Project/RAM/RAM.srcs/sources_1/new/bram_top.v:24]
INFO: [VRFC 10-311] analyzing module bram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/RAM/RAM.srcs/sim_1/new/tb_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram
