[2025-09-17 02:37:30] START suite=qualcomm_srv trace=srv514_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv514_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2631166 heartbeat IPC: 3.801 cumulative IPC: 3.801 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5055566 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5055566 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5055567 heartbeat IPC: 4.125 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14301999 heartbeat IPC: 1.081 cumulative IPC: 1.081 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 23463071 heartbeat IPC: 1.092 cumulative IPC: 1.087 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 32676973 heartbeat IPC: 1.085 cumulative IPC: 1.086 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 41803916 heartbeat IPC: 1.096 cumulative IPC: 1.088 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 50929701 heartbeat IPC: 1.096 cumulative IPC: 1.09 (Simulation time: 00 hr 07 min 07 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 60090418 heartbeat IPC: 1.092 cumulative IPC: 1.09 (Simulation time: 00 hr 08 min 17 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 69230915 heartbeat IPC: 1.094 cumulative IPC: 1.091 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 78432008 heartbeat IPC: 1.087 cumulative IPC: 1.09 (Simulation time: 00 hr 10 min 40 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv514_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 87598244 heartbeat IPC: 1.091 cumulative IPC: 1.09 (Simulation time: 00 hr 11 min 50 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 91638611 cumulative IPC: 1.091 (Simulation time: 00 hr 12 min 57 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 91638611 cumulative IPC: 1.091 (Simulation time: 00 hr 12 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv514_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.091 instructions: 100000004 cycles: 91638611
CPU 0 Branch Prediction Accuracy: 90.92% MPKI: 15.99 Average ROB Occupancy at Mispredict: 25.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3843
BRANCH_INDIRECT: 0.4182
BRANCH_CONDITIONAL: 13.05
BRANCH_DIRECT_CALL: 0.925
BRANCH_INDIRECT_CALL: 0.599
BRANCH_RETURN: 0.6131


====Backend Stall Breakdown====
ROB_STALL: 123964
LQ_STALL: 0
SQ_STALL: 535902


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.51163
REPLAY_LOAD: 108.49275
NON_REPLAY_LOAD: 27.27615

== Total ==
ADDR_TRANS: 5655
REPLAY_LOAD: 7486
NON_REPLAY_LOAD: 110823

== Counts ==
ADDR_TRANS: 43
REPLAY_LOAD: 69
NON_REPLAY_LOAD: 4063

cpu0->cpu0_STLB TOTAL        ACCESS:    1851245 HIT:    1847047 MISS:       4198 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1851245 HIT:    1847047 MISS:       4198 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 222.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8332893 HIT:    7133520 MISS:    1199373 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6765978 HIT:    5734239 MISS:    1031739 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     562465 HIT:     413207 MISS:     149258 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     996690 HIT:     985625 MISS:      11065 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7760 HIT:        449 MISS:       7311 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14916164 HIT:    8019597 MISS:    6896567 MSHR_MERGE:    1632838
cpu0->cpu0_L1I LOAD         ACCESS:   14916164 HIT:    8019597 MISS:    6896567 MSHR_MERGE:    1632838
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.45 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30368048 HIT:   26806713 MISS:    3561335 MSHR_MERGE:    1488834
cpu0->cpu0_L1D LOAD         ACCESS:   17104763 HIT:   15232617 MISS:    1872146 MSHR_MERGE:     369870
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13254687 HIT:   11573353 MISS:    1681334 MSHR_MERGE:    1118869
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8598 HIT:        743 MISS:       7855 MSHR_MERGE:         95
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.81 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12378000 HIT:   10496334 MISS:    1881666 MSHR_MERGE:     940599
cpu0->cpu0_ITLB LOAD         ACCESS:   12378000 HIT:   10496334 MISS:    1881666 MSHR_MERGE:     940599
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.08 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28780128 HIT:   27561223 MISS:    1218905 MSHR_MERGE:     308726
cpu0->cpu0_DTLB LOAD         ACCESS:   28780128 HIT:   27561223 MISS:    1218905 MSHR_MERGE:     308726
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.949 cycles
cpu0->LLC TOTAL        ACCESS:    1423042 HIT:    1368658 MISS:      54384 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1031739 HIT:    1011396 MISS:      20343 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     149258 HIT:     119583 MISS:      29675 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     234734 HIT:     234471 MISS:        263 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7311 HIT:       3208 MISS:       4103 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3889
  ROW_BUFFER_MISS:      50229
  AVG DBUS CONGESTED CYCLE: 3.458
Channel 0 WQ ROW_BUFFER_HIT:       1035
  ROW_BUFFER_MISS:      22289
  FULL:          0
Channel 0 REFRESHES ISSUED:       7636

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       505753       428451        92366         2618
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           54          377          301
  STLB miss resolved @ L2C                0           35           77          206          102
  STLB miss resolved @ LLC                0           71          173         1734          712
  STLB miss resolved @ MEM                0            3          261         2317         2236

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             161533        48472      1223368       160321          374
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           49          119           29
  STLB miss resolved @ L2C                0           40           37           40            7
  STLB miss resolved @ LLC                0           42          128          445           58
  STLB miss resolved @ MEM                0            0           71          227          112
[2025-09-17 02:50:27] END   suite=qualcomm_srv trace=srv514_ap (rc=0)
