Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 17 13:45:03 2023
| Host         : Irwin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 103 register/latch pins with no clock driven by root clock pin: nolabel_line168/unit1/AB_reg[0]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nolabel_line168/unit1/AB_reg[1]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: nolabel_line168/unit1/AB_reg[2]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nolabel_line168/unit1/AB_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line168/unit2/rainbow_0/clk_divider_1/clk_output_reg/Q (HIGH)

 There are 254 register/latch pins with no clock driven by root clock pin: nolabel_line184/nolabel_line259/nolabel_line71/IMPROVED_CLOCK_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: nolabel_line233/btn_clock_gen/clk_out_reg/Q (HIGH)

 There are 509 register/latch pins with no clock driven by root clock pin: nolabel_line233/circuit_analyser/clk10m_gen/clk_out_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: nolabel_line233/circuit_loader/btn_clock_gen/clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line233/kmap/clk25m_gen/clk_out_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: nolabel_line233/segment/clk1k_gen/clk_out_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: nolabel_line233/segment_circuit_load_clock_gen/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line233/truth_table/clk25m_gen/clk_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: oled_JA/clk6p25m_gen/clk_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: oled_JB/clk6p25m_gen/clk_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: oled_JC/clk6p25m_gen/clk_out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: seven_seg/clk1k_gen/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2742 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.821        0.000                      0                 2946        0.081        0.000                      0                 2946        4.500        0.000                       0                  1450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.821        0.000                      0                 2864        0.081        0.000                      0                 2864        4.500        0.000                       0                  1450  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.314        0.000                      0                   82        1.691        0.000                      0                   82  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.730ns (11.462%)  route 5.639ns (88.538%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 r  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.786    10.657    nolabel_line184/nolabel_line101/btnU0
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.150    10.807 r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate[4]_i_1/O
                         net (fo=5, routed)           0.648    11.455    nolabel_line184/nolabel_line101/FSM_onehot_init_currstate[4]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.428    14.769    nolabel_line184/nolabel_line101/clock_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[4]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X9Y78          FDRE (Setup_fdre_C_R)       -0.637    14.276    nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[4]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.730ns (11.696%)  route 5.511ns (88.304%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 r  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.786    10.657    nolabel_line184/nolabel_line101/btnU0
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.150    10.807 r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate[4]_i_1/O
                         net (fo=5, routed)           0.521    11.328    nolabel_line184/nolabel_line101/FSM_onehot_init_currstate[4]_i_1_n_0
    SLICE_X10Y77         FDRE                                         r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.427    14.768    nolabel_line184/nolabel_line101/clock_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[2]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X10Y77         FDRE (Setup_fdre_C_R)       -0.732    14.180    nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[2]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 nolabel_line184/nolabel_line101/nolabel_line63/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line124/is_cursor_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 2.107ns (29.639%)  route 5.002ns (70.361%))
  Logic Levels:           7  (CARRY4=3 LUT6=4)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.606     5.127    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  nolabel_line184/nolabel_line101/nolabel_line63/ypos_reg[1]/Q
                         net (fo=31, routed)          2.772     8.355    oled_JB/oled/mouse_y[1]
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.479 r  oled_JB/oled/i__carry_i_3__25/O
                         net (fo=1, routed)           0.000     8.479    nolabel_line184/nolabel_line101/nolabel_line124/ypos_reg[3]_0[1]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.012 r  nolabel_line184/nolabel_line101/nolabel_line124/is_cursor6_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.012    nolabel_line184/nolabel_line101/nolabel_line124/is_cursor6_inferred__1/i__carry_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.129 r  nolabel_line184/nolabel_line101/nolabel_line124/is_cursor6_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.129    nolabel_line184/nolabel_line101/nolabel_line124/is_cursor6_inferred__1/i__carry__0_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.452 f  nolabel_line184/nolabel_line101/nolabel_line124/is_cursor6_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.190    10.642    nolabel_line184/nolabel_line101/nolabel_line124/is_cursor6_inferred__1/i__carry__1_n_6
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.306    10.948 r  nolabel_line184/nolabel_line101/nolabel_line124/is_cursor_i_11/O
                         net (fo=1, routed)           0.535    11.482    nolabel_line184/nolabel_line101/nolabel_line124/is_cursor_i_11_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.606 r  nolabel_line184/nolabel_line101/nolabel_line124/is_cursor_i_4/O
                         net (fo=1, routed)           0.505    12.112    nolabel_line184/nolabel_line101/nolabel_line63/ypos_reg[3]_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.124    12.236 r  nolabel_line184/nolabel_line101/nolabel_line63/is_cursor_i_1/O
                         net (fo=1, routed)           0.000    12.236    nolabel_line184/nolabel_line101/nolabel_line124/oled_id_reg
    SLICE_X6Y51          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line124/is_cursor_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.508    14.849    nolabel_line184/nolabel_line101/nolabel_line124/clock_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line124/is_cursor_reg/C
                         clock pessimism              0.271    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)        0.081    15.166    nolabel_line184/nolabel_line101/nolabel_line124/is_cursor_reg
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.730ns (11.966%)  route 5.371ns (88.034%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 r  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.786    10.657    nolabel_line184/nolabel_line101/btnU0
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.150    10.807 r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate[4]_i_1/O
                         net (fo=5, routed)           0.380    11.187    nolabel_line184/nolabel_line101/FSM_onehot_init_currstate[4]_i_1_n_0
    SLICE_X10Y78         FDSE                                         r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.429    14.770    nolabel_line184/nolabel_line101/clock_IBUF_BUFG
    SLICE_X10Y78         FDSE                                         r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[0]/C
                         clock pessimism              0.180    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X10Y78         FDSE (Setup_fdse_C_S)       -0.732    14.182    nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.730ns (11.966%)  route 5.371ns (88.034%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 r  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.786    10.657    nolabel_line184/nolabel_line101/btnU0
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.150    10.807 r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate[4]_i_1/O
                         net (fo=5, routed)           0.380    11.187    nolabel_line184/nolabel_line101/FSM_onehot_init_currstate[4]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.429    14.770    nolabel_line184/nolabel_line101/clock_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[1]/C
                         clock pessimism              0.180    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.732    14.182    nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[1]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.730ns (11.966%)  route 5.371ns (88.034%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 r  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.786    10.657    nolabel_line184/nolabel_line101/btnU0
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.150    10.807 r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate[4]_i_1/O
                         net (fo=5, routed)           0.380    11.187    nolabel_line184/nolabel_line101/FSM_onehot_init_currstate[4]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.429    14.770    nolabel_line184/nolabel_line101/clock_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[3]/C
                         clock pessimism              0.180    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.732    14.182    nolabel_line184/nolabel_line101/FSM_onehot_init_currstate_reg[3]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 nolabel_line184/nolabel_line101/nolabel_line63/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line125/stageinput_2/btn_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 1.226ns (19.428%)  route 5.085ns (80.572%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.605     5.126    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  nolabel_line184/nolabel_line101/nolabel_line63/ypos_reg[11]/Q
                         net (fo=11, routed)          1.585     7.166    nolabel_line184/nolabel_line101/nolabel_line63/btn_pressed_reg[11]
    SLICE_X4Y52          LUT4 (Prop_lut4_I2_O)        0.124     7.290 f  nolabel_line184/nolabel_line101/nolabel_line63/btn_pressed_i_12/O
                         net (fo=1, routed)           0.433     7.724    nolabel_line184/nolabel_line101/nolabel_line63/btn_pressed_i_12_n_0
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.124     7.848 r  nolabel_line184/nolabel_line101/nolabel_line63/btn_pressed_i_4__4/O
                         net (fo=14, routed)          0.924     8.771    nolabel_line184/nolabel_line101/nolabel_line63/btn_pressed_i_4__4_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124     8.895 f  nolabel_line184/nolabel_line101/nolabel_line63/btn_pressed_i_5__2/O
                         net (fo=1, routed)           0.291     9.187    nolabel_line184/nolabel_line101/nolabel_line63/btn_pressed_i_5__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.124     9.311 r  nolabel_line184/nolabel_line101/nolabel_line63/btn_pressed_i_3__16/O
                         net (fo=2, routed)           0.823    10.134    nolabel_line184/nolabel_line101/nolabel_line63/btn_pressed_i_3__16_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  nolabel_line184/nolabel_line101/nolabel_line63/btn_pressed_i_2__20/O
                         net (fo=1, routed)           0.433    10.691    nolabel_line184/nolabel_line194/btn_pressed0_7
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.150    10.841 r  nolabel_line184/nolabel_line194/btn_pressed_i_1__12/O
                         net (fo=1, routed)           0.595    11.436    nolabel_line184/nolabel_line125/stageinput_2/btn_pressed_reg_0
    SLICE_X9Y59          FDRE                                         r  nolabel_line184/nolabel_line125/stageinput_2/btn_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.438    14.779    nolabel_line184/nolabel_line125/stageinput_2/clock_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  nolabel_line184/nolabel_line125/stageinput_2/btn_pressed_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y59          FDRE (Setup_fdre_C_D)       -0.273    14.729    nolabel_line184/nolabel_line125/stageinput_2/btn_pressed_reg
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 0.704ns (11.005%)  route 5.693ns (88.995%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          3.001    10.872    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.124    10.996 r  nolabel_line184/nolabel_line101/nolabel_line63/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.487    11.483    nolabel_line184/nolabel_line101/nolabel_line63/tx_data[7]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.501    14.842    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[1]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.205    14.781    nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 0.704ns (11.005%)  route 5.693ns (88.995%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          3.001    10.872    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.124    10.996 r  nolabel_line184/nolabel_line101/nolabel_line63/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.487    11.483    nolabel_line184/nolabel_line101/nolabel_line63/tx_data[7]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.501    14.842    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[3]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.205    14.781    nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 0.704ns (11.005%)  route 5.693ns (88.995%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          3.001    10.872    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.124    10.996 r  nolabel_line184/nolabel_line101/nolabel_line63/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.487    11.483    nolabel_line184/nolabel_line101/nolabel_line63/tx_data[7]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.501    14.842    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[4]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.205    14.781    nolabel_line184/nolabel_line101/nolabel_line63/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  3.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line184/nolabel_line259/circuit_selected_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line259/nolabel_line129/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.247ns (43.031%)  route 0.327ns (56.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.567     1.450    nolabel_line184/nolabel_line259/clock_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  nolabel_line184/nolabel_line259/circuit_selected_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148     1.598 r  nolabel_line184/nolabel_line259/circuit_selected_reg[2]/Q
                         net (fo=10, routed)          0.109     1.707    nolabel_line184/nolabel_line259/Q[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.099     1.806 r  nolabel_line184/nolabel_line259/nolabel_line129_i_8/O
                         net (fo=1, routed)           0.218     2.024    nolabel_line184/nolabel_line259/nolabel_line129/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y10         RAMB36E1                                     r  nolabel_line184/nolabel_line259/nolabel_line129/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.877     2.005    nolabel_line184/nolabel_line259/nolabel_line129/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  nolabel_line184/nolabel_line259/nolabel_line129/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.944    nolabel_line184/nolabel_line259/nolabel_line129/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line184/btnR_debouncer/debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/btnR_debouncer/debounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.596     1.479    nolabel_line184/btnR_debouncer/clock_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  nolabel_line184/btnR_debouncer/debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line184/btnR_debouncer/debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.770    nolabel_line184/btnR_debouncer/debounce_count_reg[18]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  nolabel_line184/btnR_debouncer/debounce_count_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.926    nolabel_line184/btnR_debouncer/debounce_count_reg[16]_i_1__6_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.979 r  nolabel_line184/btnR_debouncer/debounce_count_reg[20]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.979    nolabel_line184/btnR_debouncer/debounce_count_reg[20]_i_1__6_n_7
    SLICE_X2Y50          FDRE                                         r  nolabel_line184/btnR_debouncer/debounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.864     1.992    nolabel_line184/btnR_debouncer/clock_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line184/btnR_debouncer/debounce_count_reg[20]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    nolabel_line184/btnR_debouncer/debounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line233/clk10_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line233/clk10_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.596     1.479    nolabel_line233/clk10_gen/clock_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  nolabel_line233/clk10_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line233/clk10_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.770    nolabel_line233/clk10_gen/counter_reg[26]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  nolabel_line233/clk10_gen/counter_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.926    nolabel_line233/clk10_gen/counter_reg[24]_i_1__7_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.979 r  nolabel_line233/clk10_gen/counter_reg[28]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.979    nolabel_line233/clk10_gen/counter_reg[28]_i_1__7_n_7
    SLICE_X64Y50         FDRE                                         r  nolabel_line233/clk10_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.864     1.992    nolabel_line233/clk10_gen/clock_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  nolabel_line233/clk10_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    nolabel_line233/clk10_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line184/btnL_debouncer/debounce_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/btnL_debouncer/debounce_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.596     1.479    nolabel_line184/btnL_debouncer/clock_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  nolabel_line184/btnL_debouncer/debounce_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line184/btnL_debouncer/debounce_count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.740    nolabel_line184/btnL_debouncer/debounce_count_reg[23]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  nolabel_line184/btnL_debouncer/debounce_count_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.901    nolabel_line184/btnL_debouncer/debounce_count_reg[20]_i_1__5_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  nolabel_line184/btnL_debouncer/debounce_count_reg[24]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.955    nolabel_line184/btnL_debouncer/debounce_count_reg[24]_i_1__5_n_7
    SLICE_X3Y50          FDRE                                         r  nolabel_line184/btnL_debouncer/debounce_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.864     1.992    nolabel_line184/btnL_debouncer/clock_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  nolabel_line184/btnL_debouncer/debounce_count_reg[24]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    nolabel_line184/btnL_debouncer/debounce_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line184/btnR_debouncer/debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/btnR_debouncer/debounce_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.596     1.479    nolabel_line184/btnR_debouncer/clock_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  nolabel_line184/btnR_debouncer/debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line184/btnR_debouncer/debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.770    nolabel_line184/btnR_debouncer/debounce_count_reg[18]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  nolabel_line184/btnR_debouncer/debounce_count_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.926    nolabel_line184/btnR_debouncer/debounce_count_reg[16]_i_1__6_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.992 r  nolabel_line184/btnR_debouncer/debounce_count_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.992    nolabel_line184/btnR_debouncer/debounce_count_reg[20]_i_1__6_n_5
    SLICE_X2Y50          FDRE                                         r  nolabel_line184/btnR_debouncer/debounce_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.864     1.992    nolabel_line184/btnR_debouncer/clock_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line184/btnR_debouncer/debounce_count_reg[22]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    nolabel_line184/btnR_debouncer/debounce_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line233/clk10_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line233/clk10_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.596     1.479    nolabel_line233/clk10_gen/clock_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  nolabel_line233/clk10_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line233/clk10_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.770    nolabel_line233/clk10_gen/counter_reg[26]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  nolabel_line233/clk10_gen/counter_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.926    nolabel_line233/clk10_gen/counter_reg[24]_i_1__7_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.992 r  nolabel_line233/clk10_gen/counter_reg[28]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.992    nolabel_line233/clk10_gen/counter_reg[28]_i_1__7_n_5
    SLICE_X64Y50         FDRE                                         r  nolabel_line233/clk10_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.864     1.992    nolabel_line233/clk10_gen/clock_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  nolabel_line233/clk10_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    nolabel_line233/clk10_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line184/btnL_debouncer/debounce_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/btnL_debouncer/debounce_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.596     1.479    nolabel_line184/btnL_debouncer/clock_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  nolabel_line184/btnL_debouncer/debounce_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line184/btnL_debouncer/debounce_count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.740    nolabel_line184/btnL_debouncer/debounce_count_reg[23]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  nolabel_line184/btnL_debouncer/debounce_count_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.901    nolabel_line184/btnL_debouncer/debounce_count_reg[20]_i_1__5_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  nolabel_line184/btnL_debouncer/debounce_count_reg[24]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.966    nolabel_line184/btnL_debouncer/debounce_count_reg[24]_i_1__5_n_5
    SLICE_X3Y50          FDRE                                         r  nolabel_line184/btnL_debouncer/debounce_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.864     1.992    nolabel_line184/btnL_debouncer/clock_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  nolabel_line184/btnL_debouncer/debounce_count_reg[26]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    nolabel_line184/btnL_debouncer/debounce_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.596     1.479    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/clock_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[26]/Q
                         net (fo=2, routed)           0.133     1.753    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[26]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.913    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[24]_i_1__2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[28]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.967    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[28]_i_1__2_n_7
    SLICE_X0Y50          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.864     1.992    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/clock_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[28]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line233/clk1_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line233/clk1_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.596     1.479    nolabel_line233/clk1_gen/clock_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  nolabel_line233/clk1_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line233/clk1_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.754    nolabel_line233/clk1_gen/counter_reg[26]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  nolabel_line233/clk1_gen/counter_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.914    nolabel_line233/clk1_gen/counter_reg[24]_i_1__8_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.968 r  nolabel_line233/clk1_gen/counter_reg[28]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.968    nolabel_line233/clk1_gen/counter_reg[28]_i_1__8_n_7
    SLICE_X62Y50         FDRE                                         r  nolabel_line233/clk1_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.864     1.992    nolabel_line233/clk1_gen/clock_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  nolabel_line233/clk1_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    nolabel_line233/clk1_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.596     1.479    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/clock_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[26]/Q
                         net (fo=2, routed)           0.133     1.753    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[26]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.913    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[24]_i_1__2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.978 r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.978    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[28]_i_1__2_n_5
    SLICE_X0Y50          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.864     1.992    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/clock_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[30]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line56/debounce_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   nolabel_line184/nolabel_line259/nolabel_line102/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   nolabel_line184/nolabel_line259/nolabel_line102/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10   nolabel_line184/nolabel_line259/nolabel_line129/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10   nolabel_line184/nolabel_line259/nolabel_line129/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y64    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line72/debounce_count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y64    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line72/debounce_count_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y65    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line72/debounce_count_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y65    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line72/debounce_count_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y65    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line72/debounce_count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y64    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line72/debounce_count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y64    nolabel_line184/nolabel_line101/nolabel_line135/nolabel_line72/debounce_count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39   nolabel_line233/circuit_loader/btn_clock_gen/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39   nolabel_line233/circuit_loader/btn_clock_gen/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39   nolabel_line233/circuit_loader/btn_clock_gen/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   nolabel_line233/circuit_loader/btn_clock_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   nolabel_line233/circuit_loader/btn_clock_gen/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   nolabel_line233/circuit_loader/btn_clock_gen/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   nolabel_line233/circuit_loader/btn_clock_gen/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y41   nolabel_line233/circuit_loader/btn_clock_gen/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83    nolabel_line184/nolabel_line101/nolabel_line63/timeout_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83    nolabel_line184/nolabel_line101/nolabel_line63/timeout_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83    nolabel_line184/nolabel_line101/nolabel_line63/timeout_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y84    nolabel_line184/nolabel_line101/nolabel_line63/timeout_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83    nolabel_line184/nolabel_line101/nolabel_line63/timeout_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83    nolabel_line184/nolabel_line101/nolabel_line63/timeout_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83    nolabel_line184/nolabel_line101/nolabel_line63/timeout_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y84    nolabel_line184/nolabel_line101/nolabel_line63/timeout_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y84    nolabel_line184/nolabel_line101/nolabel_line63/timeout_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y84    nolabel_line184/nolabel_line101/nolabel_line63/timeout_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.580ns (11.190%)  route 4.603ns (88.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.398    10.269    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0
    SLICE_X0Y84          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.503    14.844    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X0Y84          FDCE (Recov_fdce_C_CLR)     -0.405    14.583    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.580ns (11.200%)  route 4.599ns (88.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.394    10.265    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0
    SLICE_X1Y84          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.503    14.844    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X1Y84          FDCE (Recov_fdce_C_CLR)     -0.405    14.583    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.580ns (11.257%)  route 4.572ns (88.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.367    10.239    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X0Y82          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.501    14.842    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[20]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X0Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.581    nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[20]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.580ns (11.257%)  route 4.572ns (88.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.367    10.239    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X0Y82          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.501    14.842    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[21]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X0Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.581    nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[21]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.580ns (11.257%)  route 4.572ns (88.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.367    10.239    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X0Y82          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.501    14.842    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[22]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X0Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.581    nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[22]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.580ns (11.257%)  route 4.572ns (88.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.367    10.239    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X0Y82          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.501    14.842    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[23]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X0Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.581    nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[23]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.580ns (11.257%)  route 4.572ns (88.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.367    10.239    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X0Y82          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.501    14.842    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X0Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.581    nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.580ns (11.257%)  route 4.572ns (88.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.367    10.239    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X0Y82          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.501    14.842    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X0Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.581    nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.580ns (11.257%)  route 4.572ns (88.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.367    10.239    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X0Y82          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.501    14.842    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X0Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.581    nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.580ns (11.257%)  route 4.572ns (88.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.565     5.086    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          2.205     7.747    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.124     7.871 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          2.367    10.239    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X0Y82          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        1.501    14.842    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X0Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.581    nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.186ns (9.847%)  route 1.703ns (90.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.563     1.446    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          1.006     2.593    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     2.638 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          0.697     3.335    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X1Y79          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.852     1.980    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[30]/C
                         clock pessimism             -0.244     1.736    
    SLICE_X1Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.644    nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[32]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.186ns (9.847%)  route 1.703ns (90.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.563     1.446    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          1.006     2.593    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     2.638 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          0.697     3.335    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X1Y79          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.852     1.980    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[32]/C
                         clock pessimism             -0.244     1.736    
    SLICE_X1Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.644    nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.186ns (9.847%)  route 1.703ns (90.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.563     1.446    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          1.006     2.593    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     2.638 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          0.697     3.335    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X1Y79          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.852     1.980    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[33]/C
                         clock pessimism             -0.244     1.736    
    SLICE_X1Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.644    nolabel_line184/nolabel_line101/nolabel_line63/FSM_onehot_state_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/x_new_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.186ns (9.847%)  route 1.703ns (90.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.563     1.446    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          1.006     2.593    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     2.638 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          0.697     3.335    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X1Y79          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/x_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.852     1.980    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/x_new_reg/C
                         clock pessimism             -0.244     1.736    
    SLICE_X1Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.644    nolabel_line184/nolabel_line101/nolabel_line63/x_new_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/y_new_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.186ns (9.847%)  route 1.703ns (90.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.563     1.446    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          1.006     2.593    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     2.638 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          0.697     3.335    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X1Y79          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/y_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.852     1.980    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/y_new_reg/C
                         clock pessimism             -0.244     1.736    
    SLICE_X1Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.644    nolabel_line184/nolabel_line101/nolabel_line63/y_new_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/x_inc_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.186ns (9.824%)  route 1.707ns (90.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.563     1.446    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          1.006     2.593    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     2.638 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          0.701     3.339    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X0Y79          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.852     1.980    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/x_inc_reg[0]/C
                         clock pessimism             -0.244     1.736    
    SLICE_X0Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.644    nolabel_line184/nolabel_line101/nolabel_line63/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/x_inc_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.186ns (9.824%)  route 1.707ns (90.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.563     1.446    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          1.006     2.593    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     2.638 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          0.701     3.339    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X0Y79          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/x_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.852     1.980    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/x_inc_reg[5]/C
                         clock pessimism             -0.244     1.736    
    SLICE_X0Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.644    nolabel_line184/nolabel_line101/nolabel_line63/x_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.186ns (9.685%)  route 1.734ns (90.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.563     1.446    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          1.006     2.593    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     2.638 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          0.729     3.367    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X2Y78          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.851     1.979    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[0]/C
                         clock pessimism             -0.244     1.735    
    SLICE_X2Y78          FDCE (Remov_fdce_C_CLR)     -0.067     1.668    nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.186ns (9.685%)  route 1.734ns (90.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.563     1.446    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          1.006     2.593    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     2.638 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          0.729     3.367    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X2Y78          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.851     1.979    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[1]/C
                         clock pessimism             -0.244     1.735    
    SLICE_X2Y78          FDCE (Remov_fdce_C_CLR)     -0.067     1.668    nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.186ns (9.685%)  route 1.734ns (90.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.563     1.446    clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mode_enable_reg[3]/Q
                         net (fo=12, routed)          1.006     2.593    nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     2.638 f  nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=95, routed)          0.729     3.367    nolabel_line184/nolabel_line101/nolabel_line63/AR[0]
    SLICE_X2Y78          FDCE                                         f  nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1449, routed)        0.851     1.979    nolabel_line184/nolabel_line101/nolabel_line63/clock_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[2]/C
                         clock pessimism             -0.244     1.735    
    SLICE_X2Y78          FDCE (Remov_fdce_C_CLR)     -0.067     1.668    nolabel_line184/nolabel_line101/nolabel_line63/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  1.699    





