URL: http://vlsicad.cs.ucla.edu/~abk/papers/conference/c29.ps
Refering-URL: http://vlsicad.cs.ucla.edu/~abk/publications.html
Root-URL: http://www.cs.ucla.edu
Title: tree delay, average tree delay (i.e., sum of delays to all the pins), or any
Author: C. J. Alpert, T. C. Hu, J. H. Huang, and A. B. Kahng, [] T. Barrera, J. Griffith, S. A. McKee, G. Robins, and T. Zhang, K. D. Boese, J. Cong, A. B. Kahng, K. S. Le-ung, and D. Zhou, K. D. Boese, A. B. Kahng, and G. Robins, [] R. J. Brouwer and P. Banerjee, PHIG-URE: J. Cong, A. B. Kahng, G. Robins, M. Sar-rafzadeh, and C. K. Wong, J. Cong, K. S. Leung, and D. Zhou, [] W. E. Donath, R. J. Norman, B. K. Agrawal, S. E. Bello, S. Y. Han, J. M. Kurtzberg, P. Lowy, and R. I. McMillan, A. E. Dunlop, V. D. Agrawal, D. Deutsch, M. F. Jukl, P. Kozak, and M. Wiesel, [] M. A. B. Jackson, E. S. Kuh, and M. Marek-Sadowska, Timing-Driven I. Lin and D. H. C. Du, Performance-Driven M. Marek-Sadowska and S. P. Lin, [] S. Prasitjutrakul and W. J. Kubitz, B. T. Preas and M. J. Lorenzetti, [] A. J. Rubinstein, P. Penfield, and M. A. Horowitz, D. Zhou, F. Tsui, J. Cong, and D. Gao, 
Address: Potomac, MD, 1979.  Reading, MA, 1980.  Menlo Park, CA, 1988.  
Date: May 1993.  June 1993.  June 1993.  
Note: 7 Acknowledgements References [1]  in to appear in Proc. IEEE Intl. Symp. on Circuits and Systems, Chicago, IL,  in Great Lakes Symposium on VLSI, Kalamazoo, MI, March 1993, pp. 90-94. [3]  Proc. Asia-Pacific Conf. on Circuits and Systems, (1992), pp. 35-40. [4]  Sinks, in to appear in Proc. ACM/IEEE Design Automation Conf., Dallas,  Proc. ACM/IEEE Design Automation Conf., 1990, pp. 650-653. [6]  IEEE Trans. on Computer-Aided Design, 11 (1992), pp. 739-752. [7]  in to appear in ACM/IEEE Design Automation Conf., Dallas,  in Proc. ACM/IEEE Design Automation Conf., 1990, pp. 84-89. [9]  in Proc. ACM/IEEE Design Automation Conf., 1984, pp. 133-136. [10] W. C. Elmore, The  Amplifiers, J. Appl. Phys., 19 (1948), pp. 55-63. [11] S. Even, Graph Algorithms, Computer Science Press, Inc.,  in Proc. IEEE Intl. Symp. on Circuits and Systems, 1987, pp. 518-519. [13]  Constructive Placement, in Proc. ACM/IEEE Design Automation Conf., 1990, pp. 103-106. [14]  in Proc. IEEE Intl. Conf. on Computer-Aided Design, Santa Clara, CA, Novem-ber 1989, pp. 94-97. [15] C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley,  in Proc. IEEE Intl. Conf. on Computer-Aided Design, Santa Clara, CA, November 1990, pp. 48-51. [17]  Physical Design Automation of VLSI Systems, Ben-jamin/Cummings,  Bell Syst. Tech J., 36 (1957), pp. 1389-1401. [19]  IEEE Trans. on Computer-Aided Design, 2 (1983), pp. 202-211. [20] S. Sutanthavibul and E. Shragowitz, An  VLSI, in Proc. ACM/IEEE Design Automation Conf., 1990, pp. 90-95. [21]  Conf., March 1993, pp. 191-197.  
Abstract: Because the typical CAD environment consists of a large network of workstations and servers, there is tremendous potential for improvement of running times through parallel/distributed implementations [2] [5]. We note that algorithms described in this paper are highly parallelizable, e.g. the BBORT method can use p processors to simultaneously explore routing topologies in different regions of the solution space. Similarly, the LDT algorithm can employ separate processors to determine the effects on delay of adding different candidate edges to the growing routing topology. We are grateful to the authors of [21] for use of their simulator code. Many thanks go to Professors Andy Schwab, Hugh Landes, and Michael Shur of the University of Virginia Electrical Engineering Department for their help with SPICE. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> C. J. Alpert, T. C. Hu, J. H. Huang, and A. B. Kahng, </author> <title> A Direct Combination of the Prim and Dijkstra Constructions for Improved Performance-Driven Global Routing, </title> <booktitle> in to appear in Proc. IEEE Intl. Symp. on Circuits and Systems, </booktitle> <address> Chicago, IL, </address> <month> May </month> <year> 1993. </year>
Reference: [2] <author> T. Barrera, J. Griffith, S. A. McKee, G. Robins, and T. Zhang, </author> <title> Toward a Steiner Engine: Enhanced Serial and Parallel Implementations of the Iterated 1-Steiner Algorithm, </title> <booktitle> in Great Lakes Symposium on VLSI, </booktitle> <address> Kalamazoo, MI, </address> <month> March </month> <year> 1993, </year> <pages> pp. 90-94. </pages>
Reference: [3] <author> K. D. Boese, J. Cong, A. B. Kahng, K. S. Le-ung, and D. Zhou, </author> <title> On High-Speed VLSI Interconnects: Analysis and Design, </title> <booktitle> Proc. Asia-Pacific Conf. on Circuits and Systems, </booktitle> <year> (1992), </year> <pages> pp. 35-40. </pages>
Reference: [4] <author> K. D. Boese, A. B. Kahng, and G. Robins, </author> <title> High-Performance Routing Trees With Identified Critical Sinks, </title> <booktitle> in to appear in Proc. ACM/IEEE Design Automation Conf., </booktitle> <address> Dallas, </address> <month> June </month> <year> 1993. </year>
Reference: [5] <author> R. J. Brouwer and P. Banerjee, PHIG-URE: </author> <title> A Parallel Hierarchical Global Router, </title> <booktitle> in Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1990, </year> <pages> pp. 650-653. </pages>
Reference: [6] <author> J. Cong, A. B. Kahng, G. Robins, M. Sar-rafzadeh, and C. K. Wong, </author> <title> Provably Good Performance-Driven Global Routing, </title> <journal> IEEE Trans. on Computer-Aided Design, </journal> <volume> 11 (1992), </volume> <pages> pp. 739-752. </pages>
Reference: [7] <author> J. Cong, K. S. Leung, and D. Zhou, </author> <title> Performance-Driven Interconnect Design Based on Distributed RC Delay Model, </title> <booktitle> in to appear in ACM/IEEE Design Automation Conf., </booktitle> <address> Dallas, </address> <month> June </month> <year> 1993. </year>
Reference: [8] <author> W. E. Donath, R. J. Norman, B. K. Agrawal, S. E. Bello, S. Y. Han, J. M. Kurtzberg, P. Lowy, and R. I. McMillan, </author> <title> Timing Driven Placement Using Complete Path Delays, </title> <booktitle> in Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1990, </year> <pages> pp. 84-89. </pages>
Reference: [9] <author> A. E. Dunlop, V. D. Agrawal, D. Deutsch, M. F. Jukl, P. Kozak, and M. Wiesel, </author> <title> Chip Layout Optimization Using Critical Path Weighting, </title> <booktitle> in Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1984, </year> <pages> pp. 133-136. </pages>
Reference: [10] <author> W. C. </author> <title> Elmore, The Transient Response of Damped Linear Networks with Particular Regard to Wide-Band Amplifiers, </title> <journal> J. Appl. Phys., </journal> <volume> 19 (1948), </volume> <pages> pp. 55-63. </pages>
Reference: [11] <author> S. </author> <title> Even, Graph Algorithms, </title> <publisher> Computer Science Press, Inc., </publisher> <address> Potomac, MD, </address> <year> 1979. </year>
Reference: [12] <author> M. A. B. Jackson, E. S. Kuh, and M. Marek-Sadowska, </author> <title> Timing-Driven Routing for Building Block Layout, </title> <booktitle> in Proc. IEEE Intl. Symp. on Circuits and Systems, </booktitle> <year> 1987, </year> <pages> pp. 518-519. </pages>
Reference: [13] <author> I. Lin and D. H. C. Du, </author> <title> Performance-Driven Constructive Placement, </title> <booktitle> in Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1990, </year> <pages> pp. 103-106. </pages>
Reference: [14] <author> M. Marek-Sadowska and S. P. Lin, </author> <title> Timing Driven Placement, </title> <booktitle> in Proc. IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <address> Santa Clara, CA, </address> <month> Novem-ber </month> <year> 1989, </year> <pages> pp. 94-97. </pages>
Reference: [15] <author> C. Mead and L. Conway, </author> <title> Introduction to VLSI Systems, </title> <publisher> Addison-Wesley, </publisher> <address> Reading, MA, </address> <year> 1980. </year>
Reference: [16] <author> S. Prasitjutrakul and W. J. Kubitz, </author> <title> A Timing-Driven Global Router for Custom Chip Design, </title> <booktitle> in Proc. IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <address> Santa Clara, CA, </address> <month> November </month> <year> 1990, </year> <pages> pp. 48-51. </pages>
Reference: [17] <author> B. T. Preas and M. J. Lorenzetti, </author> <title> Physical Design Automation of VLSI Systems, </title> <address> Ben-jamin/Cummings, Menlo Park, CA, </address> <year> 1988. </year>
Reference: [18] <author> A. Prim, </author> <title> Shortest Connecting Networks and Some Generalizations, </title> <institution> Bell Syst. Tech J., </institution> <month> 36 </month> <year> (1957), </year> <pages> pp. 1389-1401. </pages>
Reference: [19] <author> J. Rubinstein, P. Penfield, and M. A. Horowitz, </author> <title> Signal Delay in RC Tree Networks, </title> <journal> IEEE Trans. on Computer-Aided Design, </journal> <volume> 2 (1983), </volume> <pages> pp. 202-211. </pages>
Reference: [20] <author> S. Sutanthavibul and E. Shragowitz, </author> <title> An Adaptive Timing-Driven Layout for High Speed VLSI, </title> <booktitle> in Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1990, </year> <pages> pp. 90-95. </pages>

References-found: 20

