-- generated by newgenasym Fri Aug 05 14:28:57 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity VTEUALJNF_122P880M is
    port (    
	GND:       INOUT  STD_LOGIC;    
	\n/c\:     INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC;    
	\tri-s\:   INOUT  STD_LOGIC;    
	VCON:      INOUT  STD_LOGIC;    
	VDD:       INOUT  STD_LOGIC);
end VTEUALJNF_122P880M;
