ADS. ARM Developer Suite. ARM Limited. http://www.arm.com/.
AMBA2. Advanced Microcontroller Bus Architecture 2. ARM Limited. http://www.arm.com/.
Kiran Bondalapati, Parallelizing DSP nested loops on reconfigurable architectures using data context switching, Proceedings of the 38th annual Design Automation Conference, p.273-276, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378483]
Timothy J. Callahan , John Wawrzynek, Adapting software pipelining for reconfigurable computing, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.57-64, November 17-19, 2000, San Jose, California, USA[doi>10.1145/354880.354889]
DongbuAnam Semiconductor. http://www.dsemi.com.
Hritam Dutta , Dmitrij Kissler , Frank Hannig , Alexey Kupriyanov , JÃ¼rgen Teich , Bernard Pottier, A holistic approach for tightly coupled reconfigurable parallel processors, Microprocessors & Microsystems, v.33 n.1, p.53-62, February, 2009[doi>10.1016/j.micpro.2008.08.007]
Mohammed Fellahi , Albert Cohen, Software Pipelining in Nested Loops with Prolog-Epilog Merging, Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, January 25-28, 2009, Paphos, Cyprus[doi>10.1007/978-3-540-92990-1_8]
H.264. H.264/AVC JM reference software v15.0. http://iphome.hhi.de/suehring/tml/.
Hannig, F., Dutta, H., and Teich, J. 2004. Mapping of regular nested loop programs to coarse-grained reconfigurable arrays - constraints and methodology. In Proceedings of the 18th International Symposium on Parallel and Distributed Processing. 148.
R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings of the conference on Design, automation and test in Europe, p.642-649, March 2001, Munich, Germany
John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000[doi>10.1109/2.869367]
Jerry Huck , Dale Morris , Jonathan Ross , Allan Knies , Hans Mulder , Rumi Zahir, Introducing the IA-64 Architecture, IEEE Micro, v.20 n.5, p.12-23, September 2000[doi>10.1109/40.877947]
Yoonjin Kim , Mary Kiemb , Chulsoo Park , Jinyong Jung , Kiyoung Choi, Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization, Proceedings of the conference on Design, Automation and Test in Europe, p.12-17, March 07-11, 2005[doi>10.1109/DATE.2005.260]
Yoonjin Kim , Ilhyun Park , Kiyoung Choi , Yunheung Paek, Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165646]
L220. ARM L220 cache controller technical reference manual. ARM Limited. http://infocenter.arm.com/.
Jongeun Lee , Aviral Shrivastava, Static analysis of processor stall cycle aggregation, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450143]
Mei, B., Vernalde, S., Verkest, D., De Man, H., and Lauwereins, R. 2002. DRESC: A retargetable compiler for coarse-grained reconfigurable architectures. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT). 166--173.
Bingfeng Mei , Serge Vernalde , Diederik Verkest , Hugo De Man , Rudy Lauwereins, Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling, Proceedings of the conference on Design, Automation and Test in Europe, p.10296, March 03-07, 2003
Miyamori, T. and Olukotun, K. 1998. Remarc: Reconfigurable multimedia array coprocessor. IEICE Trans. Info. Syst. E82-D, 389--397.
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
Kalyan Muthukumar , Gautam Doshi, Software Pipelining of Nested Loops, Proceedings of the 10th International Conference on Compiler Construction, p.165-181, April 02-06, 2001
Hyunchul Park , Kevin Fan , Scott A. Mahlke , Taewook Oh , Heeseok Kim , Hong-seok Kim, Edge-centric modulo scheduling for coarse-grained reconfigurable architectures, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454140]
Hyunchul Park , Yongjun Park , Scott Mahlke, Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669160]
Yongjun Park , Hyunchul Park , Scott Mahlke, CGRA express: accelerating execution using dynamic operation fusion, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629433]
David A. Patterson , John L. Hennessy, Computer Organization and Design, Fourth Edition, Fourth Edition: The Hardware/Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design), Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
Darin Petkov , Randolph E. Harr , Saman P. Amarasinghe, Efficient Pipelining of Nested Loops: Unroll-and-Squash, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.136, April 15-19, 2002
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192731]
Hongbo Rong , Zhizhong Tang , R. Govindarajan , Alban Douillet , Guang R. Gao, Single-Dimension Software Pipelining for Multi-Dimensional Loops, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.163, March 20-24, 2004, Palo Alto, California
Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000[doi>10.1109/12.859540]
Thoziyoor, S., Muralimanohar, N., Ahn, J., and Jouppi, N. 2008. Cacti 5.1. Tech. rep.
Jian Wang , Guang R. Gao, Pipelining-Dovetailing: A Transformation to Enhance Software Pipelining for Nested Loops, Proceedings of the 6th International Conference on Compiler Construction, p.1-17, April 24-26, 1996
