// Seed: 2549776439
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output tri1 id_2,
    output wand id_3,
    output wor id_4,
    input tri0 id_5
);
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd53,
    parameter id_4  = 32'd75,
    parameter id_8  = 32'd63
) (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    output wand id_3,
    input tri _id_4,
    input tri id_5,
    input wor id_6,
    input supply0 id_7,
    output uwire _id_8
);
  assign id_3 = id_0 <= -1;
  logic _id_10;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_2 = 0;
  logic [id_8 : 1] id_11 = id_7;
  assign id_1 = id_0;
  wire [id_4 : id_10] id_12;
endmodule
