# AHB-Protocol-with-SystemVerilog-Testbench
Implemented AHB bus with master and slave modules; verified functionality using SystemVerilog testbench with transaction-level modeling and coverage-driven validation.
