# RUN: llvm-mc --disassemble %s -triple=i686 | FileCheck %s --check-prefixes=ATT
# RUN: llvm-mc --disassemble %s -triple=i686 -x86-asm-syntax=intel --output-asm-variant=1 | FileCheck %s --check-prefixes=INTEL

# ATT:   vaddph %ymm4, %ymm5, %ymm6
# INTEL: vaddph ymm6, ymm5, ymm4
0x62,0xf5,0x54,0x28,0x58,0xf4

# ATT:   vaddph %xmm4, %xmm5, %xmm6
# INTEL: vaddph xmm6, xmm5, xmm4
0x62,0xf5,0x54,0x08,0x58,0xf4

# ATT:   vaddph  268435456(%esp,%esi,8), %ymm5, %ymm6 {%k7}
# INTEL: vaddph ymm6 {k7}, ymm5, ymmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x2f,0x58,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vaddph  (%ecx){1to16}, %ymm5, %ymm6
# INTEL: vaddph ymm6, ymm5, word ptr [ecx]{1to16}
0x62,0xf5,0x54,0x38,0x58,0x31

# ATT:   vaddph  4064(%ecx), %ymm5, %ymm6
# INTEL: vaddph ymm6, ymm5, ymmword ptr [ecx + 4064]
0x62,0xf5,0x54,0x28,0x58,0x71,0x7f

# ATT:   vaddph  -256(%edx){1to16}, %ymm5, %ymm6 {%k7} {z}
# INTEL: vaddph ymm6 {k7} {z}, ymm5, word ptr [edx - 256]{1to16}
0x62,0xf5,0x54,0xbf,0x58,0x72,0x80

# ATT:   vaddph  268435456(%esp,%esi,8), %xmm5, %xmm6 {%k7}
# INTEL: vaddph xmm6 {k7}, xmm5, xmmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x0f,0x58,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vaddph  (%ecx){1to8}, %xmm5, %xmm6
# INTEL: vaddph xmm6, xmm5, word ptr [ecx]{1to8}
0x62,0xf5,0x54,0x18,0x58,0x31

# ATT:   vaddph  2032(%ecx), %xmm5, %xmm6
# INTEL: vaddph xmm6, xmm5, xmmword ptr [ecx + 2032]
0x62,0xf5,0x54,0x08,0x58,0x71,0x7f

# ATT:   vaddph  -256(%edx){1to8}, %xmm5, %xmm6 {%k7} {z}
# INTEL: vaddph xmm6 {k7} {z}, xmm5, word ptr [edx - 256]{1to8}
0x62,0xf5,0x54,0x9f,0x58,0x72,0x80

# ATT:   vcmpltph %ymm4, %ymm5, %k5
# INTEL: vcmpltph k5, ymm5, ymm4
0x62,0xf3,0x54,0x28,0xc2,0xec,0x01

# ATT:   vcmpunordph %xmm4, %xmm5, %k5
# INTEL: vcmpunordph k5, xmm5, xmm4
0x62,0xf3,0x54,0x08,0xc2,0xec,0x03

# ATT:   vcmpnltph 268435456(%esp,%esi,8), %xmm5, %k5 {%k7}
# INTEL: vcmpnltph k5 {k7}, xmm5, xmmword ptr [esp + 8*esi + 268435456]
0x62,0xf3,0x54,0x0f,0xc2,0xac,0xf4,0x00,0x00,0x00,0x10,0x05

# ATT:   vcmpordph (%ecx){1to8}, %xmm5, %k5
# INTEL: vcmpordph k5, xmm5, word ptr [ecx]{1to8}
0x62,0xf3,0x54,0x18,0xc2,0x29,0x07

# ATT:   vcmpngeph 2032(%ecx), %xmm5, %k5
# INTEL: vcmpngeph k5, xmm5, xmmword ptr [ecx + 2032]
0x62,0xf3,0x54,0x08,0xc2,0x69,0x7f,0x09

# ATT:   vcmpfalseph -256(%edx){1to8}, %xmm5, %k5 {%k7}
# INTEL: vcmpfalseph k5 {k7}, xmm5, word ptr [edx - 256]{1to8}
0x62,0xf3,0x54,0x1f,0xc2,0x6a,0x80,0x0b

# ATT:   vcmpgeph 268435456(%esp,%esi,8), %ymm5, %k5 {%k7}
# INTEL: vcmpgeph k5 {k7}, ymm5, ymmword ptr [esp + 8*esi + 268435456]
0x62,0xf3,0x54,0x2f,0xc2,0xac,0xf4,0x00,0x00,0x00,0x10,0x0d

# ATT:   vcmptrueph (%ecx){1to16}, %ymm5, %k5
# INTEL: vcmptrueph k5, ymm5, word ptr [ecx]{1to16}
0x62,0xf3,0x54,0x38,0xc2,0x29,0x0f

# ATT:   vcmplt_oqph 4064(%ecx), %ymm5, %k5
# INTEL: vcmplt_oqph k5, ymm5, ymmword ptr [ecx + 4064]
0x62,0xf3,0x54,0x28,0xc2,0x69,0x7f,0x11

# ATT:   vcmpunord_sph -256(%edx){1to16}, %ymm5, %k5 {%k7}
# INTEL: vcmpunord_sph k5 {k7}, ymm5, word ptr [edx - 256]{1to16}
0x62,0xf3,0x54,0x3f,0xc2,0x6a,0x80,0x13

# ATT:   vdivph %ymm4, %ymm5, %ymm6
# INTEL: vdivph ymm6, ymm5, ymm4
0x62,0xf5,0x54,0x28,0x5e,0xf4

# ATT:   vdivph %xmm4, %xmm5, %xmm6
# INTEL: vdivph xmm6, xmm5, xmm4
0x62,0xf5,0x54,0x08,0x5e,0xf4

# ATT:   vdivph  268435456(%esp,%esi,8), %ymm5, %ymm6 {%k7}
# INTEL: vdivph ymm6 {k7}, ymm5, ymmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x2f,0x5e,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vdivph  (%ecx){1to16}, %ymm5, %ymm6
# INTEL: vdivph ymm6, ymm5, word ptr [ecx]{1to16}
0x62,0xf5,0x54,0x38,0x5e,0x31

# ATT:   vdivph  4064(%ecx), %ymm5, %ymm6
# INTEL: vdivph ymm6, ymm5, ymmword ptr [ecx + 4064]
0x62,0xf5,0x54,0x28,0x5e,0x71,0x7f

# ATT:   vdivph  -256(%edx){1to16}, %ymm5, %ymm6 {%k7} {z}
# INTEL: vdivph ymm6 {k7} {z}, ymm5, word ptr [edx - 256]{1to16}
0x62,0xf5,0x54,0xbf,0x5e,0x72,0x80

# ATT:   vdivph  268435456(%esp,%esi,8), %xmm5, %xmm6 {%k7}
# INTEL: vdivph xmm6 {k7}, xmm5, xmmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x0f,0x5e,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vdivph  (%ecx){1to8}, %xmm5, %xmm6
# INTEL: vdivph xmm6, xmm5, word ptr [ecx]{1to8}
0x62,0xf5,0x54,0x18,0x5e,0x31

# ATT:   vdivph  2032(%ecx), %xmm5, %xmm6
# INTEL: vdivph xmm6, xmm5, xmmword ptr [ecx + 2032]
0x62,0xf5,0x54,0x08,0x5e,0x71,0x7f

# ATT:   vdivph  -256(%edx){1to8}, %xmm5, %xmm6 {%k7} {z}
# INTEL: vdivph xmm6 {k7} {z}, xmm5, word ptr [edx - 256]{1to8}
0x62,0xf5,0x54,0x9f,0x5e,0x72,0x80

# ATT:   vmaxph %ymm4, %ymm5, %ymm6
# INTEL: vmaxph ymm6, ymm5, ymm4
0x62,0xf5,0x54,0x28,0x5f,0xf4

# ATT:   vmaxph %xmm4, %xmm5, %xmm6
# INTEL: vmaxph xmm6, xmm5, xmm4
0x62,0xf5,0x54,0x08,0x5f,0xf4

# ATT:   vmaxph  268435456(%esp,%esi,8), %ymm5, %ymm6 {%k7}
# INTEL: vmaxph ymm6 {k7}, ymm5, ymmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x2f,0x5f,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vmaxph  (%ecx){1to16}, %ymm5, %ymm6
# INTEL: vmaxph ymm6, ymm5, word ptr [ecx]{1to16}
0x62,0xf5,0x54,0x38,0x5f,0x31

# ATT:   vmaxph  4064(%ecx), %ymm5, %ymm6
# INTEL: vmaxph ymm6, ymm5, ymmword ptr [ecx + 4064]
0x62,0xf5,0x54,0x28,0x5f,0x71,0x7f

# ATT:   vmaxph  -256(%edx){1to16}, %ymm5, %ymm6 {%k7} {z}
# INTEL: vmaxph ymm6 {k7} {z}, ymm5, word ptr [edx - 256]{1to16}
0x62,0xf5,0x54,0xbf,0x5f,0x72,0x80

# ATT:   vmaxph  268435456(%esp,%esi,8), %xmm5, %xmm6 {%k7}
# INTEL: vmaxph xmm6 {k7}, xmm5, xmmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x0f,0x5f,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vmaxph  (%ecx){1to8}, %xmm5, %xmm6
# INTEL: vmaxph xmm6, xmm5, word ptr [ecx]{1to8}
0x62,0xf5,0x54,0x18,0x5f,0x31

# ATT:   vmaxph  2032(%ecx), %xmm5, %xmm6
# INTEL: vmaxph xmm6, xmm5, xmmword ptr [ecx + 2032]
0x62,0xf5,0x54,0x08,0x5f,0x71,0x7f

# ATT:   vmaxph  -256(%edx){1to8}, %xmm5, %xmm6 {%k7} {z}
# INTEL: vmaxph xmm6 {k7} {z}, xmm5, word ptr [edx - 256]{1to8}
0x62,0xf5,0x54,0x9f,0x5f,0x72,0x80

# ATT:   vminph %ymm4, %ymm5, %ymm6
# INTEL: vminph ymm6, ymm5, ymm4
0x62,0xf5,0x54,0x28,0x5d,0xf4

# ATT:   vminph %xmm4, %xmm5, %xmm6
# INTEL: vminph xmm6, xmm5, xmm4
0x62,0xf5,0x54,0x08,0x5d,0xf4

# ATT:   vminph  268435456(%esp,%esi,8), %ymm5, %ymm6 {%k7}
# INTEL: vminph ymm6 {k7}, ymm5, ymmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x2f,0x5d,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vminph  (%ecx){1to16}, %ymm5, %ymm6
# INTEL: vminph ymm6, ymm5, word ptr [ecx]{1to16}
0x62,0xf5,0x54,0x38,0x5d,0x31

# ATT:   vminph  4064(%ecx), %ymm5, %ymm6
# INTEL: vminph ymm6, ymm5, ymmword ptr [ecx + 4064]
0x62,0xf5,0x54,0x28,0x5d,0x71,0x7f

# ATT:   vminph  -256(%edx){1to16}, %ymm5, %ymm6 {%k7} {z}
# INTEL: vminph ymm6 {k7} {z}, ymm5, word ptr [edx - 256]{1to16}
0x62,0xf5,0x54,0xbf,0x5d,0x72,0x80

# ATT:   vminph  268435456(%esp,%esi,8), %xmm5, %xmm6 {%k7}
# INTEL: vminph xmm6 {k7}, xmm5, xmmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x0f,0x5d,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vminph  (%ecx){1to8}, %xmm5, %xmm6
# INTEL: vminph xmm6, xmm5, word ptr [ecx]{1to8}
0x62,0xf5,0x54,0x18,0x5d,0x31

# ATT:   vminph  2032(%ecx), %xmm5, %xmm6
# INTEL: vminph xmm6, xmm5, xmmword ptr [ecx + 2032]
0x62,0xf5,0x54,0x08,0x5d,0x71,0x7f

# ATT:   vminph  -256(%edx){1to8}, %xmm5, %xmm6 {%k7} {z}
# INTEL: vminph xmm6 {k7} {z}, xmm5, word ptr [edx - 256]{1to8}
0x62,0xf5,0x54,0x9f,0x5d,0x72,0x80

# ATT:   vmulph %ymm4, %ymm5, %ymm6
# INTEL: vmulph ymm6, ymm5, ymm4
0x62,0xf5,0x54,0x28,0x59,0xf4

# ATT:   vmulph %xmm4, %xmm5, %xmm6
# INTEL: vmulph xmm6, xmm5, xmm4
0x62,0xf5,0x54,0x08,0x59,0xf4

# ATT:   vmulph  268435456(%esp,%esi,8), %ymm5, %ymm6 {%k7}
# INTEL: vmulph ymm6 {k7}, ymm5, ymmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x2f,0x59,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vmulph  (%ecx){1to16}, %ymm5, %ymm6
# INTEL: vmulph ymm6, ymm5, word ptr [ecx]{1to16}
0x62,0xf5,0x54,0x38,0x59,0x31

# ATT:   vmulph  4064(%ecx), %ymm5, %ymm6
# INTEL: vmulph ymm6, ymm5, ymmword ptr [ecx + 4064]
0x62,0xf5,0x54,0x28,0x59,0x71,0x7f

# ATT:   vmulph  -256(%edx){1to16}, %ymm5, %ymm6 {%k7} {z}
# INTEL: vmulph ymm6 {k7} {z}, ymm5, word ptr [edx - 256]{1to16}
0x62,0xf5,0x54,0xbf,0x59,0x72,0x80

# ATT:   vmulph  268435456(%esp,%esi,8), %xmm5, %xmm6 {%k7}
# INTEL: vmulph xmm6 {k7}, xmm5, xmmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x0f,0x59,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vmulph  (%ecx){1to8}, %xmm5, %xmm6
# INTEL: vmulph xmm6, xmm5, word ptr [ecx]{1to8}
0x62,0xf5,0x54,0x18,0x59,0x31

# ATT:   vmulph  2032(%ecx), %xmm5, %xmm6
# INTEL: vmulph xmm6, xmm5, xmmword ptr [ecx + 2032]
0x62,0xf5,0x54,0x08,0x59,0x71,0x7f

# ATT:   vmulph  -256(%edx){1to8}, %xmm5, %xmm6 {%k7} {z}
# INTEL: vmulph xmm6 {k7} {z}, xmm5, word ptr [edx - 256]{1to8}
0x62,0xf5,0x54,0x9f,0x59,0x72,0x80

# ATT:   vsubph %ymm4, %ymm5, %ymm6
# INTEL: vsubph ymm6, ymm5, ymm4
0x62,0xf5,0x54,0x28,0x5c,0xf4

# ATT:   vsubph %xmm4, %xmm5, %xmm6
# INTEL: vsubph xmm6, xmm5, xmm4
0x62,0xf5,0x54,0x08,0x5c,0xf4

# ATT:   vsubph  268435456(%esp,%esi,8), %ymm5, %ymm6 {%k7}
# INTEL: vsubph ymm6 {k7}, ymm5, ymmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x2f,0x5c,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vsubph  (%ecx){1to16}, %ymm5, %ymm6
# INTEL: vsubph ymm6, ymm5, word ptr [ecx]{1to16}
0x62,0xf5,0x54,0x38,0x5c,0x31

# ATT:   vsubph  4064(%ecx), %ymm5, %ymm6
# INTEL: vsubph ymm6, ymm5, ymmword ptr [ecx + 4064]
0x62,0xf5,0x54,0x28,0x5c,0x71,0x7f

# ATT:   vsubph  -256(%edx){1to16}, %ymm5, %ymm6 {%k7} {z}
# INTEL: vsubph ymm6 {k7} {z}, ymm5, word ptr [edx - 256]{1to16}
0x62,0xf5,0x54,0xbf,0x5c,0x72,0x80

# ATT:   vsubph  268435456(%esp,%esi,8), %xmm5, %xmm6 {%k7}
# INTEL: vsubph xmm6 {k7}, xmm5, xmmword ptr [esp + 8*esi + 268435456]
0x62,0xf5,0x54,0x0f,0x5c,0xb4,0xf4,0x00,0x00,0x00,0x10

# ATT:   vsubph  (%ecx){1to8}, %xmm5, %xmm6
# INTEL: vsubph xmm6, xmm5, word ptr [ecx]{1to8}
0x62,0xf5,0x54,0x18,0x5c,0x31

# ATT:   vsubph  2032(%ecx), %xmm5, %xmm6
# INTEL: vsubph xmm6, xmm5, xmmword ptr [ecx + 2032]
0x62,0xf5,0x54,0x08,0x5c,0x71,0x7f

# ATT:   vsubph  -256(%edx){1to8}, %xmm5, %xmm6 {%k7} {z}
# INTEL: vsubph xmm6 {k7} {z}, xmm5, word ptr [edx - 256]{1to8}
0x62,0xf5,0x54,0x9f,0x5c,0x72,0x80
