module counter(
    input clk,
    input rst,
    output reg [7:0] count
);

always @(posedge clk, posedge rst) begin
    if (rst) begin
        count <= 0;
    end else begin
        count <= count + 1;
    end
end

endmodule
