// Seed: 151114026
module module_0 (
    id_1
);
  input wire id_1;
  id_2(
      id_1 << 1'b0, id_1 + 1'd0
  );
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    output wor id_2,
    input uwire id_3,
    output uwire id_4,
    input wand id_5,
    input tri0 id_6
    , id_12,
    output wor void id_7,
    output supply0 id_8,
    output tri id_9,
    output tri id_10
);
  assign id_9 = 1;
  module_0(
      id_12
  );
  wire id_13;
endmodule
