[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MT25QU256ABA1EW9-0SIT production of MICRON TECHNOLOGY from the text:Micron Serial NOR Flash Memory\n1.8V, Multiple I/O, 4KB, 32KB, 64KB, Sector Erase\nMT25QU256ABA\nFeatures\n•SPI-compatible serial bus interface\n•Single and double transfer rate (STR/DTR)\n•Clock frequency\n-166 MHz (MAX) for all protocols in STR\n-90 MHz (MAX) for all protocols in DTR\n•Dual/quad I/O commands for increased\nthroughput up to 90 MB/s\n•Supported protocols in both STR and DTR\n-Extended I/O protocol\n-Dual I/O protocol\n-Quad I/O protocol\n•Execute-in-place (XIP)\n•PROGRAM/ERASE SUSPEND operations\n•Volatile and nonvolatile configuration settings\n•Software reset\n•Additional reset pin for selected part numbers\n•3-byte and 4-byte address modes: enable memory\naccess beyond 128Mb\n•Dedicated 64-byte OTP area outside main memory\n-Readable and user-lockable\n-Permanent lock with PROGRAM OTP command\n•Erase capability\n-Bulk erase\n-Sector erase 64KB uniform granularity\n-Subsector erase 4KB, 32KB granularity\n•Erase performance: 400KB/sec (64KB sector)\n•Erase performance: 80KB/sec (4KB sub-sector)\n•Program performance: 2MB/sec\n•Security and write protection\n-Volatile and nonvolatile locking and software\nwrite protection for each 64KB sector\n-Nonvolatile configuration locking\n-Password protection\n-Hardware write protection: nonvolatile bits\n(BP[3:0] and TB) define protected area size\n-Program/erase protection during power-up\n-CRC detects accidental changes to raw data\n•Electronic signature\n-JEDEC-standard 3-byte signature (BB19h)\n-Extended device ID: two additional bytes identify\ndevice factory options\n•JESD47H-compliant\n-Minimum 100,000 ERASE cycles per sector\n-Data retention: 20 years (TYP)Options Marking\n•Voltage\n-1.7–2.0V U\n•Density\n-256Mb 256\n•Device stacking\n-Monolithic A\n•Device generation B\n•Die revision A\n•Pin configuration\n-RESET# and HOLD# 8\n•Sector Size\n-64KB E\n•Packages – JEDEC-standard, RoHS-\ncompliant\n-24-ball T-PBGA 05/6mm x 8mm \n(5 x 5 array)12\n-Wafer level chip-scale package,\n23 balls, 9 active balls (XFWLBGA\n0.5P)55\n-16-pin SOP2, 300 mils\n(S016W, S016-Wide, SOIC-16)SF\n-W-PDFN-8 6mm x 5mm\n(MLP8 6mm x 5mm)W7\n-W-PDFN-8 8mm x 6mm\n(MLP8 8mm x 6mm)W9\n•Security features\n-Standard security 0\n-Advanced security 1\n-RPMC enabled M\n•Special options\n-Standard S\n-Automotive A\n•Operating temperature range\n-From –40°C to +85°C IT\n-From –40°C to +105°C AT\n-From –40°C to +125°C UT256Mb, 1.8V Multiple I/O Serial Flash Memory\nFeatures\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 1Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nProducts and specifications discussed herein are subject to change by Micron without notice.\nPart Number Ordering\nMicron Serial NOR Flash devices are available in different configurations and densities. Verify valid part numbers\nby using Micron’s part catalog search at www.micron.com . To compare features and specifications by device\ntype, visit www.micron.com/products . Contact the factory for devices not found.\nFigure 1: Part Number Ordering Information\nProduction Status\nBlank = Production\nES = Engineering samples\nQS = Qualification samples\nOperating Temperature\nIT = –40°C to +85°C\nAT = –40°C to +105°C\nSpecial Options\nS = Standard\nA = Automotive grade AEC-Q100\nSecurity Features\n0 = Standard default security\nSector size\nE = 64KB sectors, 4KB and 32KB sub-sectorsMicron Technology\nPart Family\n25Q = SPI NOR\nVoltage\nL = 2.7–3.6V\nU = 1.7–2.0V\nDensity\nStack\nA = 1 die/1 S#\nB = 2 die/1 S#\nDevice Generation\nB = 2nd generation\nDie Revision\nB = Rev. B\nPin Configuration Option\n1 = HOLD# pin\n8 = RESET# and HOLD# pinMT25Q Lxxx A BA 1 ESF IT 0- S ES\nUT = –40°C to +125°C\nPackage Codes\n12 = 24-ball T -PBGA, 05/6 x 8mm (5 x 5 array)\nSF = 16-pin SOP2, 300 mils\nW7 = 8-pin W-PDFN, 6 x 5mm\n5x = WLCSP package1W9 = 8-pin W-PDFN, 8 x 6mmSE = 8-pin SOP2, 208 mils\nA = Rev. AC = 4 die/1 S#128 = 128Mb (16MB)\n256 = 256Mb (32MB)\n512 = 512Mb (64MB)\n01G = 1Gb (128MB)\n02G = 2Gb (256MB)\n1 = Advanced security\nM = RPMC enabled\nNote: 1. WLCSP package codes, package size, and availability are density-specific. Contact the factory for availability.256Mb, 1.8V Multiple I/O Serial Flash Memory\nFeatures\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 2Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nContents\nFeatures............................................................................................................................................................................... 1\nPart Number Ordering.................................................................................................................................................... 2\nContents.............................................................................................................................................................................. 3\nList of Tables........................................................................................................................................................................7\nList of Figures...................................................................................................................................................................... 5\nImportant Notes and Warnings ........................................................................................................................................ 8\nDevice Description............................................................................................................................................................. 9\nDevice Logic Diagram...................................................................................................................................................... 10\nAdvanced Security Protection..........................................................................................................................................10\nSignal Assignments – Package Code: 12..........................................................................................................................11\nSignal Assignments – Package Code: 55..........................................................................................................................12\nSignal Assignments – Package Code: SF..........................................................................................................................12\nSignal Assignments – Package Code: W7, W9................................................................................................................. 13\nSignal Descriptions...........................................................................................................................................................14\nPackage Dimensions – Package Code: 12........................................................................................................................15\nPackage Dimensions – Package Code: 55........................................................................................................................16\nPackage Dimensions – Package Code: SF....................................................................................................................... 17\nPackage Dimensions – Package Code: W7...................................................................................................................... 18\nPackage Dimensions – Package Code: W9...................................................................................................................... 19\nMemory Map – 256Mb Density....................................................................................................................................... 20\nStatus Register................................................................................................................................................................... 21\nBlock Protection Settings................................................................................................................................................. 22\nFlag Status Register........................................................................................................................................................... 23\nExtended Address Register...............................................................................................................................................24\nInternal Configuration Register....................................................................................................................................... 25\nNonvolatile Configuration Register.................................................................................................................................26\nVolatile Configuration Register........................................................................................................................................27\nSupported Clock Frequencies..........................................................................................................................................28\nEnhanced Volatile Configuration Register......................................................................................................................30\nSecurity Registers..............................................................................................................................................................31\nSector Protection Security Register................................................................................................................................. 32\nNonvolatile and Volatile Sector Lock Bits Security........................................................................................................ 33\nVolatile Lock Bit Security Register................................................................................................................................... 33\nDevice ID Data.................................................................................................................................................................. 34\nSerial Flash Discovery Parameter Data........................................................................................................................... 35\nCommand Definitions......................................................................................................................................................36\nSoftware RESET Operations.............................................................................................................................................41\nRESET ENABLE and RESET MEMORY Commands....................................................................................................41\nREAD ID Operations..................................................................................................................................................... 42\nREAD ID and MULTIPLE I/O READ ID Commands................................................................................................42\nREAD SERIAL FLASH DISCOVERY PARAMETER Operation..................................................................................... 43\nREAD SERIAL FLASH DISCOVERY PARAMETER Command................................................................................. 43\nREAD MEMORY Operations......................................................................................................................................... 44\n4-BYTE READ MEMORY Operations........................................................................................................................... 45\nREAD MEMORY Operations Timings.......................................................................................................................... 46\nWRITE ENABLE/DISABLE Operations........................................................................................................................... 52\nREAD REGISTER Operations........................................................................................................................................... 53\nWRITE REGISTER Operations......................................................................................................................................... 54\nCLEAR FLAG STATUS REGISTER Operation.................................................................................................................. 56\nPROGRAM Operations..................................................................................................................................................... 57\n4-BYTE PROGRAM Operations........................................................................................................................................58\nPROGRAM Operations Timings.......................................................................................................................................58256Mb, 1.8V Multiple I/O Serial Flash Memory\nContents\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 3Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nERASE Operations.............................................................................................................................................................61\nSUSPEND/RESUME Operations..................................................................................................................................... 63\nPROGRAM/ERASE SUSPEND Operations...................................................................................................................63\nPROGRAM/ERASE RESUME Operations.................................................................................................................... 63\nONE-TIME PROGRAMMABLE Operations.....................................................................................................................65\nREAD OTP ARRAY Command.......................................................................................................................................65\nPROGRAM OTP ARRAY Command.............................................................................................................................. 65\nADDRESS MODE Operations ..........................................................................................................................................67\nENTER and EXIT 4-BYTE ADDRESS MODE Command............................................................................................ 67\nDEEP POWER-DOWN Operations...................................................................................................................................67\nENTER DEEP POWER-DOWN Command...................................................................................................................67\nRELEASE FROM DEEP POWER-DOWN Command................................................................................................... 67\nDEEP POWER-DOWN Timings........................................................................................................................................68\nQUAD PROTOCOL Operations........................................................................................................................................ 70\nENTER or RESET QUAD INPUT/OUTPUT MODE Command..................................................................................70\nCYCLIC REDUNDANCY CHECK Operations................................................................................................................. 71\nState Table......................................................................................................................................................................... 73\nXIP Mode........................................................................................................................................................................... 74\nActivate and Terminate XIP Using Volatile Configuration Register...........................................................................74\nActivate and Terminate XIP Using Nonvolatile Configuration Register....................................................................74\nConfirmation Bit Settings Required to Activate or Terminate XIP............................................................................ 75\nTerminating XIP After a Controller and Memory Reset..............................................................................................75\nPower-Up and Power-Down.............................................................................................................................................76\nPower-Up and Power-Down Requirements................................................................................................................ 76\nActive, Standby, and Deep Power-Down Modes............................................................................................................ 78\nPower Loss and Interface Rescue.....................................................................................................................................78\nRecovery......................................................................................................................................................................... 78\nPower Loss Recovery..................................................................................................................................................... 78\nInterface Rescue............................................................................................................................................................ 78\nInitial Delivery Status....................................................................................................................................................... 79\nAbsolute Ratings and Operating Conditions.................................................................................................................. 80\nDC Characteristics and Operating Conditions...............................................................................................................82\nAC Characteristics and Operating Conditions............................................................................................................... 83\nAC Reset Specifications.................................................................................................................................................... 85\nProgram/Erase Specifications..........................................................................................................................................89\nRevision History................................................................................................................................................................ 90\nRev. L – 02/2024............................................................................................................................................................. 90\nRev. K – 07/2018............................................................................................................................................................. 90\nRev. J – 03/2018.............................................................................................................................................................. 90\nRev. I – 07/2017.............................................................................................................................................................. 90\nRev. H – 05/2017.............................................................................................................................................................90\nRev. G – 07/2016.............................................................................................................................................................90\nRev. F – 06/2016............................................................................................................................................................. 90\nRev. E – 01/2016............................................................................................................................................................. 90\nRev. D – 10/2015.............................................................................................................................................................90\nRev. C – 09/2015............................................................................................................................................................. 90\nRev. B – 08/2015............................................................................................................................................................. 91\nRev. A – 07/2014............................................................................................................................................................. 91256Mb, 1.8V Multiple I/O Serial Flash Memory\nContents\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 4Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nList of Figures\nFigure 1: Part Number Ordering Information...................................................................................................................2\nFigure 2: Block Diagram..................................................................................................................................................... 9\nFigure 3: Logic Diagram................................................................................................................................................... 10\nFigure 4: 24-Ball T-BGA, 5 x 5 (Balls Down).................................................................................................................... 11\nFigure 5: 23-Ball XFWLBGA (Top View).......................................................................................................................... 12\nFigure 6: 16-Pin, Plastic Small Outline – SO16 (Top View)............................................................................................ 12\nFigure 7: 8-Pin, SOP2 or W-PDFN (Top View)................................................................................................................ 13\nFigure 8: 24-Ball T-PBGA (5 x 5 ball grid array) – 6mm x 8mm......................................................................................15\nFigure 9: 23-Ball XFWLBGA..............................................................................................................................................16\nFigure 10: 16-Pin SOP2 – 300 Mils Body Width...............................................................................................................17\nFigure 11: W-PDFN-8 (MLP8) – 6mm x 5mm................................................................................................................. 18\nFigure 12: W-PDFN-8 (MLP8) – 8mm x 6mm................................................................................................................. 19\nFigure 13: Memory Array Segments................................................................................................................................ 24\nFigure 14: Internal Configuration Register..................................................................................................................... 25\nFigure 15: Sector and Password Protection.....................................................................................................................31\nFigure 16: RESET ENABLE and RESET MEMORY Command....................................................................................... 41\nFigure 17: READ ID and MULTIPLE I/O READ ID Commands.....................................................................................42\nFigure 18: READ SERIAL FLASH DISCOVERY PARAMETER Command – 5Ah............................................................ 43\nFigure 19: READ – 03h/13h3............................................................................................................................................. 46\nFigure 20: FAST READ – 0Bh/0Ch3.................................................................................................................................. 46\nFigure 21: DUAL OUTPUT FAST READ – 3Bh/3Ch3.......................................................................................................47\nFigure 22: DUAL INPUT/OUTPUT FAST READ – BBh/BCh3........................................................................................ 47\nFigure 23: QUAD OUTPUT FAST READ – 6Bh/6Ch3...................................................................................................... 48\nFigure 24: QUAD INPUT/OUTPUT FAST READ – EBh/ECh3........................................................................................48\nFigure 25: QUAD INPUT/OUTPUT WORD READ – E7h3.............................................................................................. 49\nFigure 26: DTR FAST READ – 0Dh/0Eh3..........................................................................................................................49\nFigure 27: DTR DUAL OUTPUT FAST READ – 3Dh3...................................................................................................... 50\nFigure 28: DTR DUAL INPUT/OUTPUT FAST READ – BDh3........................................................................................ 50\nFigure 29: DTR QUAD OUTPUT FAST READ – 6Dh3......................................................................................................51\nFigure 30: DTR QUAD INPUT/OUTPUT FAST READ – EDh3........................................................................................51\nFigure 31: WRITE ENABLE and WRITE DISABLE Timing............................................................................................. 52\nFigure 32: READ REGISTER Timing.................................................................................................................................53\nFigure 33: WRITE REGISTER Timing...............................................................................................................................55\nFigure 34: CLEAR FLAG STATUS REGISTER Timing...................................................................................................... 56\nFigure 35: PAGE PROGRAM Command.......................................................................................................................... 58\nFigure 36: DUAL INPUT FAST PROGRAM Command................................................................................................... 59\nFigure 37: EXTENDED DUAL INPUT FAST PROGRAM Command.............................................................................. 59\nFigure 38: QUAD INPUT FAST PROGRAM Command...................................................................................................60\nFigure 39: EXTENDED QUAD INPUT FAST PROGRAM Command............................................................................. 60\nFigure 40: SUBSECTOR and SECTOR ERASE Timing.................................................................................................... 62\nFigure 41: BULK ERASE Timing....................................................................................................................................... 62\nFigure 42: PROGRAM/ERASE SUSPEND and RESUME Timing................................................................................... 64\nFigure 43: READ OTP ARRAY Command Timing............................................................................................................65\nFigure 44: PROGRAM OTP Command Timing............................................................................................................... 66\nFigure 45: ENTER DEEP POWER-DOWN Timing...........................................................................................................68\nFigure 46: RELEASE FROM DEEP POWER-DOWN Timing........................................................................................... 69\nFigure 47: XIP Mode Directly After Power-On................................................................................................................ 74\nFigure 48: Power-Up Timing............................................................................................................................................ 76\nFigure 49: AC Timing Input/Output Reference Levels...................................................................................................81\nFigure 50: Reset AC Timing During PROGRAM and ERASE Cycle................................................................................ 86\nFigure 51: Reset Enable and Reset Memory Timing.......................................................................................................86\nFigure 52: Serial Input Timing STR..................................................................................................................................86256Mb, 1.8V Multiple I/O Serial Flash Memory\nList of Figures\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 5Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 53: Serial Input Timing DTR................................................................................................................................. 86\nFigure 54: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1)....................... 87\nFigure 55: Hold Timing..................................................................................................................................................... 87\nFigure 56: Output Timing for STR....................................................................................................................................87\nFigure 57: Output Timing for DTR...................................................................................................................................88256Mb, 1.8V Multiple I/O Serial Flash Memory\nList of Figures\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 6Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nList of Tables\nTable 1: Signal Descriptions............................................................................................................................................. 14\nTable 2: Memory Map.......................................................................................................................................................20\nTable 3: Status Register..................................................................................................................................................... 21\nTable 4: Protected Area..................................................................................................................................................... 22\nTable 5: Flag Status Register............................................................................................................................................. 23\nTable 6: Extended Address Register................................................................................................................................. 24\nTable 7: Nonvolatile Configuration Register...................................................................................................................26\nTable 8: Volatile Configuration Register.......................................................................................................................... 27\nTable 9: Sequence of Bytes During Wrap........................................................................................................................ 27\nTable 10: Clock Frequencies – STR (in MHz).................................................................................................................. 28\nTable 11: Clock Frequencies – DTR (in MHz)................................................................................................................. 28\nTable 12: Enhanced Volatile Configuration Register......................................................................................................30\nTable 13: Sector Protection Register................................................................................................................................ 32\nTable 14: Global Freeze Bit............................................................................................................................................... 32\nTable 15: Nonvolatile and Volatile Lock Bits................................................................................................................... 33\nTable 16: Volatile Lock Bit Register.................................................................................................................................. 33\nTable 17: Device ID Data.................................................................................................................................................. 34\nTable 18: Extended Device ID Data, First Byte............................................................................................................... 34\nTable 19: Command Set....................................................................................................................................................36\nTable 20: RESET ENABLE and RESET MEMORY Operations........................................................................................ 41\nTable 21: READ ID and MULTIPLE I/O READ ID Operations....................................................................................... 42\nTable 22: READ MEMORY Operations............................................................................................................................ 44\nTable 23: 4-BYTE READ MEMORY Operations...............................................................................................................45\nTable 24: WRITE ENABLE/DISABLE Operations............................................................................................................52\nTable 25: READ REGISTER Operations........................................................................................................................... 53\nTable 26: WRITE REGISTER Operations......................................................................................................................... 54\nTable 27: CLEAR FLAG STATUS REGISTER Operation.................................................................................................. 56\nTable 28: PROGRAM Operations......................................................................................................................................57\nTable 29: 4-BYTE PROGRAM Operations........................................................................................................................58\nTable 30: ERASE Operations.............................................................................................................................................61\nTable 31: SUSPEND/RESUME Operations..................................................................................................................... 63\nTable 32: OTP Control Byte (Byte 64)...............................................................................................................................66\nTable 33: ENTER and EXIT 4-BYTE ADDRESS MODE Operations............................................................................... 67\nTable 34: DEEP POWER-DOWN Operations...................................................................................................................67\nTable 35: ENTER and RESET QUAD PROTOCOL Operations....................................................................................... 70\nTable 36: CRC Command Sequence on Entire Device................................................................................................... 71\nTable 37: CRC Command Sequence on a Range............................................................................................................ 72\nTable 38: Operations Allowed/Disallowed During Device States..................................................................................73\nTable 39: XIP Confirmation Bit........................................................................................................................................ 75\nTable 40: Effects of Running XIP in Different Protocols.................................................................................................75\nTable 41: Power-Up Timing and V WI Threshold............................................................................................................. 77\nTable 42: Absolute Ratings............................................................................................................................................... 80\nTable 43: Operating Conditions....................................................................................................................................... 80\nTable 44: Input/Output Capacitance...............................................................................................................................80\nTable 45: AC Timing Input/Output Conditions.............................................................................................................. 81\nTable 46: DC Current Characteristics and Operating Conditions.................................................................................82\nTable 47: DC Voltage Characteristics and Operating Conditions..................................................................................82\nTable 48: AC Characteristics and Operating Conditions................................................................................................83\nTable 49: AC RESET Conditions....................................................................................................................................... 85\nTable 50: Program/Erase Specifications..........................................................................................................................89256Mb, 1.8V Multiple I/O Serial Flash Memory\nList of Tables\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 7Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nImportant Notes and Warnings\nMicron Technology, Inc. ("Micron") reserves the right to make changes to information published in this\ndocument, including without limitation specifications and product descriptions. This document supersedes and\nreplaces all information supplied prior to the publication hereof. You may not rely on any information set forth in\nthis document if you obtain the product described herein from any unauthorized distributor or other source not\nauthorized by Micron.\nAutomotive Applications.  Products are not designed or intended for use in automotive applications unless\nspecifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/\ndistributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all\nclaims, costs, damages, and expenses and reasonable attorneys\' fees arising out of, directly or indirectly, any\nclaim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use\nof non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms\nand conditions of sale between customer/distributor and any customer of distributor/customer (1) state that\nMicron products are not designed or intended for use in automotive applications unless specifically designated\nby Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/\ncustomer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and\nreasonable attorneys\' fees arising out of, directly or indirectly, any claim of product liability, personal injury,\ndeath, or property damage resulting from any use of non-automotive-grade products in automotive applications.\nCritical Applications.  Products are not authorized for use in applications in which failure of the Micron\ncomponent could result, directly or indirectly in death, personal injury, or severe property or environmental\ndamage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and\nenvironmental damage by incorporating safety design measures into customer\'s applications to ensure that\nfailure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or\nsell any Micron component for any critical application, customer and distributor shall indemnify and hold\nharmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of\neach against all claims, costs, damages, and expenses and reasonable attorneys\' fees arising out of, directly or\nindirectly, any claim of product liability, personal injury, or death arising in any way out of such critical\napplication, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design,\nmanufacture, or warning of the Micron product.\nCustomer Responsibility.  Customers are responsible for the design, manufacture, and operation of their systems,\napplications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT\nFAILURE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER\'S SOLE RESPONSIBILITY TO\nDETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER\'S SYSTEM,\nAPPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating\nsafeguards are included in customer\'s applications and products to eliminate the risk that personal injury, death,\nor severe property or environmental damages will result from failure of any semiconductor component.\nLimited Warranty.  In no event shall Micron be liable for any indirect, incidental, punitive, special or\nconsequential damages (including without limitation lost profits, lost savings, business interruption, costs\nrelated to the removal or replacement of any products or rework charges) whether or not such damages are based\non tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed\nby Micron\'s duly authorized representative.256Mb, 1.8V Multiple I/O Serial Flash Memory\nImportant Notes and Warnings\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 8Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nDevice Description\nThe MT25Q is a high-performance multiple input/output serial Flash memory device. It features a\nhigh-speed SPI-compatible bus interface, execute-in-place (XIP) functionality, advanced write\nprotection mechanisms, and extended address access. Innovative, high-performance, dual and quad\ninput/output commands enable double or quadruple the transfer bandwidth for READ and\nPROGRAM operations.\nFigure 2: Block Diagram\nHOLD#\nS#W#Control logicHigh voltage\ngenerator\nMemoryAddress register\nand counter256 byte\ndata buffer\n256 bytes (page size)\nX decoderY decoderC\nStatus\nregister64 OTP bytes\nI/O shift registerDQ0\nDQ1\nDQ2\nDQ3RESET#\nNote: 1. Each page of memory can be individually programmed, but the device is not page-erasable.256Mb, 1.8V Multiple I/O Serial Flash Memory\nDevice Description\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 9Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nDevice Logic Diagram\nFigure 3: Logic Diagram\nDQ[3:0]VCC\nC\nVSSS#\nW#\nRESET#\nHOLD#\nNote: 1. A separate RESET pin is available on dedicated part numbers (see Part Numbering Ordering Information).\nAdvanced Security Protection\nThe device offers an advanced security protection scheme where each sector can be independently\nlocked by either volatile or nonvolatile locking features. The nonvolatile locking configuration can\nalso be locked, as well password-protected. See Block Protection Settings  and Security Registers  for\nmore details.\nFor MT25QU256ABA, in addition to the part numbers featuring the standard, default security, are\navailable also part numbers with enhanced security options, for example, the Secure part numbers\n(MT25Qxxxxxxxxxxx-1xxT) and the part numbers with replay protected monotonic counter (RPMC)\nenabled (MT25Qxxxxxxxxxxx-MxxT). The description of the enhanced security options can be found\nin the dedicated data sheets addendum, available on micron.com (under NDA).256Mb, 1.8V Multiple I/O Serial Flash Memory\nAdvanced Security Protection\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 10Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nSignal Assignments – Package Code: 12\nFigure 4: 24-Ball T-BGA, 5 x 5 (Balls Down)\nA\nB\nC\nD\nE1             2              3             4              5\nMT25QXXXXXXX 8E12-XXXXRESET#\nVCC\nW#/DQ2\nDQ3/HOLD#\nRFUNC\nC\nS#\nDQ1\nRFURFU\nVSS\nRFU\nDQ0\nRFURFU\nRFU\nRFU\nRFURFU\nRFU\nRFU\nRFU\nRFU\nNotes: 1. HOLD# signal shares ball D4 with DQ3. When using single and dual I/O commands on these parts, DQ3 must be\ndriven HIGH by the host or an external pull-up resistor must be placed on the PCB to avoid allowing the HOLD#\ninput to float.\n2. Ball A4 (RESET#): This signal has an internal pull-up resistor and may be left unconnected if not used.\n3. MT25QXXXXXXX1EXX-XXXX not available on BGA package.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSignal Assignments – Package Code: 12\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 11Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nSignal Assignments – Package Code: 55\nFigure 5: 23-Ball XFWLBGA (Top View)\nA\nB\nC\nD\nE\nF6 5 4 3 2 1\nTop view (ball side down)\nNote: 1. For detail information about this package option, contact the factory to request the data sheet addendum.\nSignal Assignments – Package Code: SF\nFigure 6: 16-Pin, Plastic Small Outline – SO16 (Top View)\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9C\nDQ0\nVSS\nW#/DQ2DQ3/HOLD#\nVCC\nRESET#\nDNU\nDNU\nDNUDNU\nDNU\nDNU\nDNU\nS#\nDQ1\nMT25QXXXXXXX 8EXX-XXXX\nNotes: 1. The HOLD# signal shares pin 1 with DQ3. When using single and dual I/O commands on these parts, DQ3 must be\ndriven HIGH by the host or an external pull-up resistor must be placed on the PCB to avoid allowing the HOLD#\ninput to float.\n2. Pin 3 = RESET#: This signal has an internal pull-up resistor and may be left unconnected if not used.\n3. MT25QXXXXXXX1EXX-XXXX not available on SO16 package.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSignal Assignments – Package Code: SF\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 12Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nSignal Assignments – Package Code: W7, W9\nFigure 7: 8-Pin, SOP2 or W-PDFN (Top View)\n1\n2\n3\n48\n7\n6\n5S#\nDQ1\nW#/DQ2\nVSS\nMT25QXXXXXXX 1EXX-XXXXVCC\nDQ3/HOLD#\nC\nDQ0\nNotes: 1. HOLD# signal shares Pin 7 with DQ3. When using single and dual I/O commands on these parts, DQ3 must be\ndriven HIGH by the host or an external pull-up resistor must be placed on the PCB to avoid allowing the HOLD#\ninput to float.\n2. On the underside of the W-PDFN package, there is an exposed central pad that is pulled internally to V SS. It can\nbe left floating or can be connected to V SS. It must not be connected to any other voltage or signal line on the\nPCB.\n3. MT25QXXXXXXX8EXX-XXXX is not available on 8 pin package.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSignal Assignments – Package Code: W7, W9\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 13Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nSignal Descriptions\nThe signal description table below is a comprehensive list of signals for the MT25Q family devices. All\nsignals listed may not be supported on this device. See Signal Assignments for information specific to\nthis device.\nTable 1: Signal Descriptions\nSymbol Type Description\nS# Input Chip select:  When S# is driven HIGH, the device will enter standby mode, unless an internal\nPROGRAM, ERASE, or WRITE STATUS REGISTER cycle is in progress. All other input pins are\nignored and the output pins are tri-stated. On parts with the pin configuration offering a\ndedicated RESET# pin, however, the RESET# input pin remains active even when S# is HIGH.\nDriving S# LOW enables the device, placing it in the active mode.\nAfter power-up, a falling edge on S# is required prior to the start of any command.\nC Input Clock:  Provides the timing of the serial interface. Command inputs are latched on the rising\nedge of the clock. In STR commands or protocol, address and data inputs are latched on the\nrising edge of the clock, while data is output on the falling edge of the clock. In DTR\ncommands or protocol, address and data inputs are latched on both edges of the clock, and\ndata is output on both edges of the clock.\nRESET# Input RESET#:  When RESET# is driven LOW, the device is reset and the outputs are tri-stated. If\nRESET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress,\ndata may be lost.\nHOLD# Input HOLD:  Pauses serial communications with the device without deselecting or resetting the\ndevice. Outputs are tri-stated and inputs are ignored. The HOLD# functionality can be\ndisabled using bit 4 of the nonvolatile configuration register or bit 4 of the enhanced\nvolatile configuration register. The HOLD# functionality is disabled in QIO-SPI mode or when\nDTR operation is enabled.\nW# Input Write protect:  Freezes the status register in conjunction with the enable/disable bit of the\nstatus register. When the enable/disable bit of the status register is set to 1 and the W#\nsignal is driven LOW, the status register nonvolatile bits become read-only and the WRITE\nSTATUS REGISTER operation will not execute. During the extended-SPI protocol with QOFR\nand QIOFR instructions, and with QIO-SPI protocol, this pin function is an input/output as\nDQ2 functionality. This signal does not have internal pull-ups, it cannot be left floating and\nmust be driven, even if none of W#/DQ2 function is used.\nDQ[3:0] I/O Serial I/O:  The bidirectional DQ signals transfer address, data, and command information.\nWhen using legacy (x1) SPI commands in extended I/O protocol (XIO-SPI), DQ0 is an input\nand DQ1 is an output. DQ[3:2] are not used.\nWhen using dual commands in XIO-SPI or when using DIO-SPI, DQ[1:0] are I/O. DQ[3:2] are\nnot used.\nWhen using quad commands in XIO-SPI or when using QIO-SPI, DQ[3:0] are I/O.\nVCC Supply Core and I/O power supply.\nVSS Supply Core and I/O ground connection.\nDNU – Do not use:  Do not connect to any other signal, or power supply; must be left floating.\nRFU – Reserved for future use:  Reserved by Micron for future device functionality and\nenhancement. Recommend that these be left floating. May be connected internally, but\nexternal connections will not affect operation.\nNC – No connect:  No internal connection; can be driven or floated.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSignal Descriptions\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 14Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nPackage Dimensions – Package Code: 12\nFigure 8: 24-Ball T-PBGA (5 x 5 ball grid array) – 6mm x 8mm\n0.3 ±0.051.1 ±0.1\n4 CTR\n6 ±0.11 TYP8 ±0.1\n1 TYPBall A1 ID Ball A1 IDSeating plane\n0.1AA\n24X Ø0.4\nDimensions\napply to solder\nballs post-reflow\non Ø0.40 SMD\nball pads.\n4 CTRA\nB\nC\nD\nE1 3 5 2 4\nNotes: 1. All dimensions are in millimeters.\n2. See Part Number Ordering Information for complete package names and details.256Mb, 1.8V Multiple I/O Serial Flash Memory\nPackage Dimensions – Package Code: 12\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 15Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nPackage Dimensions – Package Code: 55\nFigure 9: 23-Ball XFWLBGA\nA\nB\nC\nD\nE\nFSeating plane\nA A 0.05\nBall A1 ID\n1 2 3 4 5 6\nNote: 1. For detail information about this package option, contact the factory to request the data sheet addendum.256Mb, 1.8V Multiple I/O Serial Flash Memory\nPackage Dimensions – Package Code: 55\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 16Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nPackage Dimensions – Package Code: SF\nFigure 10: 16-Pin SOP2 – 300 Mils Body Width\n16\n0.23 MIN/\n0.32 MAX\n1 89\n0.40 MIN/\n1.27 MAX0.20 ±0.1 2.5 ±0.1510.30 ±0.20\n7.50 ±0.1010.00 MIN/\n10.65 MAX\n0.33 MIN/\n0.51 MAX0.1 Z0° MIN/8° MAX\n1.27 TYPh x 45°\nZ\nNotes: 1. All dimensions are in millimeters.\n2. See Part Number Ordering Information for complete package names and details.256Mb, 1.8V Multiple I/O Serial Flash Memory\nPackage Dimensions – Package Code: SF\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 17Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nPackage Dimensions – Package Code: W7\nFigure 11: W-PDFN-8 (MLP8) – 6mm x 5mm\n5 ±0.16 ±0.1\n0 MIN0.75 ±0.051.27\nTYP3 ±0.1\nCTR\n3 ±0.1\nCTR8X 0.4 ±0.05\nCTR8X 0.6 ±0.05Pin A1 IDPin A1 ID\n3.81\nCTR\nExposed die\nattach pad.Seating plane\n0.08 AA\nNotes: 1. All dimensions are in millimeters.\n2. See Part Number Ordering Information for complete package names and details.256Mb, 1.8V Multiple I/O Serial Flash Memory\nPackage Dimensions – Package Code: W7\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 18Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nPackage Dimensions – Package Code: W9\nFigure 12: W-PDFN-8 (MLP8) – 8mm x 6mm\nSeating plane\n0.08 A A\n0 MIN0.75 ±0.053.81\nCTR6 ±0.18X 0.5 ±0.058 ±0.1\n1.27\nTYP 8X 0.4 ±0.05\nCTRPin A1 ID\n4.3 ±0.1\nCTR3.4 ±0.1\nCTR\nExposed die\nattach pad.Pin A1 ID\nMicron logo\nto be lazed.4321\n5678\nNotes: 1. All dimensions are in millimeters.\n2. See Part Number Ordering Information for complete package names and details.256Mb, 1.8V Multiple I/O Serial Flash Memory\nPackage Dimensions – Package Code: W9\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 19Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nMemory Map – 256Mb Density\nTable 2: Memory Map\nSector Subsector (32KB) Subsector (4KB)Address Range\nStart End\n511 1023 8191 01FF F000h 01FF FFFFh\n. . . . . . . . .\n8184 01FF 8000h 01FF 8FFFh\n1022 8183 01FF 7000h 01FF 7FFFh\n. . . . . . . . .\n8176 01FF 0000h 01FF 0FFFh\n. . . . . . . . . . . . . . .\n255 511 4095 00FF F000h 00FF FFFFh\n. . . . . . . . .\n4088 00FF 8000h 00FF 8FFFh\n510 4087 00FF 7000h 00FF 7FFFh\n. . . . . . . . .\n4080 00FF 0000h 00FF 0FFFh\n. . . . . . . . . . . . . . .\n127 255 2047 007F F000h 007F FFFFh\n. . . . . . . . .\n2040 007F 8000h 007F 8FFFh\n254 2039 007F 7000h 007F 7FFFh\n. . . . . . . . .\n2032 007F 0000h 007F 0FFFh\n. . . . . . . . . . . . . . .\n0 1 15 0000 F000h 0000 FFFFh\n. . . . . . . . .\n8 0000 8000h 0000 8FFFh\n0 7 0000 7000h 0000 7FFFh\n. . . . . . . . .\n0 0000 0000h 0000 0FFFh\nNote: 1. See Part Number Ordering Information, Sector Size – Part Numbers table for options.256Mb, 1.8V Multiple I/O Serial Flash Memory\nMemory Map – 256Mb Density\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 20Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nStatus Register\nStatus register bits can be read from or written to using READ STATUS REGISTER or WRITE STATUS\nREGISTER commands, respectively. When the status register enable/disable bit (bit 7) is set to 1 and\nW# is driven LOW, the status register nonvolatile bits become read-only and the WRITE STATUS\nREGISTER operation will not execute. The only way to exit this hardware-protected mode is to drive\nW# HIGH.\nTable 3: Status Register\nBit Name Settings Description Notes\n7 Status register \nwrite enable/\ndisable0 = Enabled (default) \n1 = DisabledNonvolatile control bit:  Used with W# to enable or\ndisable writing to the status register.1\n5 Top/bottom 0 = Top (default) \n1 = BottomNonvolatile control bit:  Determines whether the\nprotected memory area defined by the block protect\nbits starts from the top or bottom of the memory array.–\n6, 4:2 BP[3:0] See Protected Area\ntablesNonvolatile control bit:  Defines memory to be\nsoftware protected against PROGRAM or ERASE\noperations. When one or more block protect bits is set\nto 1, a designated memory area is protected from\nPROGRAM and ERASE operations.2\n1 Write enable latch 0 = Clear (default) \n1 = SetVolatile control bit:  The device always powers up\nwith this bit cleared to prevent inadvertent WRITE,\nPROGRAM, or ERASE operations. To enable these\noperations, the WRITE ENABLE operation must be\nexecuted first to set this bit.–\n0 Write in progress 0 = Ready (default) \n1 = BusyVolatile status bit:  Indicates if one of the following\ncommand cycles is in progress: \nWRITE STATUS REGISTER \nWRITE NONVOLATILE CONFIGURATION REGISTER \nPROGRAM \nERASE3\nNotes: 1. On MT25Q Secure MPNs (MT25Qxxxxxxxxxxx-1xxT), the status register write enable/disable bit is OTP and once\nit‘s set (for example, programmed to 1), it permanently and irreversibly disables writing to the status register,\nirrespectively of the status of W# signal. Refer to the MT25Q security addendum for a complete information.\n2. The BULK ERASE command is executed only if all bits = 0.\n3. Status register bit 0 is the inverse of flag status register bit 7.256Mb, 1.8V Multiple I/O Serial Flash Memory\nStatus Register\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 21Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nBlock Protection Settings\nTable 4: Protected Area\nStatus Register Content Protected Area\nTop/Bottom BP3 BP2 BP1 BP0 64KB Sectors\n0 0 0 0 0 None\n0 0 0 0 1 511:511\n0 0 0 1 0 511:510\n0 0 0 1 1 511:508\n0 0 1 0 0 511:504\n0 0 1 0 1 511:496\n0 0 1 1 0 511:480\n0 0 1 1 1 511:448\n0 1 0 0 0 511:384\n0 1 0 0 1 511:256\n0 1 0 1 0 511:0\n0 1 0 1 1 511:0\n0 1 1 0 0 511:0\n0 1 1 0 1 511:0\n0 1 1 1 0 511:0\n0 1 1 1 1 511:0\n1 0 0 0 0 None\n1 0 0 0 1 0:0\n1 0 0 1 0 1:0\n1 0 0 1 1 3:0\n1 0 1 0 0 7:0\n1 0 1 0 1 15:0\n1 0 1 1 0 31:0\n1 0 1 1 1 63:0\n1 1 0 0 0 127:0\n1 1 0 0 1 255:0\n1 1 0 1 0 511:0\n1 1 0 1 1 511:0\n1 1 1 0 0 511:0\n1 1 1 0 1 511:0\n1 1 1 1 0 511:0\n1 1 1 1 1 511:0256Mb, 1.8V Multiple I/O Serial Flash Memory\nBlock Protection Settings\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 22Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFlag Status Register\nFlag status register bits are read by using READ FLAG STATUS REGISTER command. All bits are\nvolatile and are reset to zero on power-up.\nStatus bits are set and reset automatically by the internal controller. Error bits must be cleared\nthrough the CLEAR STATUS REGISTER command.\nTable 5: Flag Status Register\nBit Name Settings Description\n7 Program or\nerase\ncontroller0 = Busy\n1 = ReadyStatus bit:  Indicates whether one of the following \ncommand cycles is in progress: WRITE STATUS \nREGISTER, WRITE NONVOLATILE CONFIGURATION\nREGISTER, PROGRAM, or ERASE.\n6 Erase suspend 0 = Clear\n1 = SuspendStatus bit:  Indicates whether an ERASE operation has\nbeen or is going to be suspended.\n5 Erase 0 = Clear\n1 = Failure or protection errorError bit:  Indicates whether an ERASE operation has\nsucceeded or failed.\n4 Program 0 = Clear\n1 = Failure or protection errorError bit:  Indicates whether a PROGRAM operation has\nsucceeded or failed. It also indicates whether a CRC check\nhas succeeded or failed.\n3 Reserved 0 Reserved\n2 Program\nsuspend0 = Clear\n1 = SuspendStatus bit:  Indicates whether a PROGRAM operation has\nbeen or is going to be suspended.\n1 Protection 0 = Clear\n1 = Failure or protection errorError bit:  Indicates whether an ERASE or PROGRAM\noperation has attempted to modify the protected array\nsector, or whether a PROGRAM operation has attempted\nto access the locked OTP space.\n0 Addressing 0 = 3-byte addressing\n1 = 4-byte addressingStatus bit:  Indicates whether 3-byte or 4-byte address\nmode is enabled.256Mb, 1.8V Multiple I/O Serial Flash Memory\nFlag Status Register\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 23Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nExtended Address Register\nThe 3-byte address mode can only access 128Mb of memory. To access the full device in 3-byte\naddress mode, the device includes an extended address register that indirectly provides a fourth\naddress byte A[31:25]. The extended address register bit A0 operates as memory address bit A24 to\nselect one of the two 128Mb segments of the memory array.\nIf 4-byte addressing is enabled, the extended address register settings are ignored.\nTable 6: Extended Address Register\nBit Name Settings Description\n7:1 A[31:25] 0000000 Reserved\n0 A24 1 = Highest 128Mb segment\n0 = Lowest 128Mb segment (default)Enables specified 128Mb memory segment. The\ndefault (lowest) setting can be changed to the\nhighest 128Mb segment using bit 1 of the\nnonvolatile configuration register.\nFigure 13: Memory Array Segments\nA24 = 0A24 = 1\n00FFFFFFh\n00000000h01FFFFFFh\n01000000h\nThe PROGRAM and ERASE operations act upon the 128Mb segment selected in the extended address\nregister. The BULK ERASE operation erases the entire device.\nThe READ operation begins reading in the selected 128Mb segment, but is not bound by it.\nIn a continuous READ, when the last byte of the segment is read, the next byte output is the first byte\nof the next segment. The operation wraps to 0000000h; therefore, a download of the whole array is\npossible with one READ operation.\nThe value of the extended address register does not change when a READ operation crosses the\nselected 128Mb boundary.256Mb, 1.8V Multiple I/O Serial Flash Memory\nExtended Address Register\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 24Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nInternal Configuration Register\nThe memory configuration is set by an internal configuration register that is not directly accessible to\nusers.\nThe user can change the default configuration at power up by using the WRITE NONVOLATILE\nCONFIGURATION REGISTER. Information from the nonvolatile configuration register overwrites the\ninternal configuration register during power-on or after a reset.\nThe user can change the configuration during operation by using the WRITE VOLATILE\nCONFIGURATION REGISTER or the WRITE ENHANCED VOLATILE CONFIGURATION REGISTER\ncommands. Information from the volatile configuration registers overwrite the internal configuration\nregister immediately after the WRITE command completes.\nFigure 14: Internal Configuration Register\nRegister download is executed only during\nthe power-on phase or after a reset,\noverwriting configuration register settings\non the internal configuration register.Register download is executed after a\nWRITE VOLATILE OR ENHANCED VOLATILE\nCONFIGURATION REGISTER command,\noverwriting configuration register\nsettings on the internal configuration register.Nonvolatile configuration register\nInternal configuration\nregister\nDevice behaviorVolatile configuration register and\nenhanced volatile configuration register256Mb, 1.8V Multiple I/O Serial Flash Memory\nInternal Configuration Register\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 25Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nNonvolatile Configuration Register\nThis register is read from and written to using the READ NONVOLATILE CONFIGURATION REGISTER\nand the WRITE NONVOLATILE CONFIGURATION REGISTER commands, respectively. A register\ndownload is executed during power-on or after reset, overwriting the internal configuration register\nsettings that determine device behavior.\nA WRITE NONVOLATILE CONFIGURATION REGISTER command to a reserved setting is ignored, flag\nstatus register bit 1 is set, and the write enable latch bit is cleared.\nTable 7: Nonvolatile Configuration Register\nBit Name Settings Description Notes\n15:12 Number of\ndummy clock cycles0000 = Identical to 1111\n0001 = 1\n0010 = 2 \nΩ\n1101 = 13\n1110 = 14\n1111 = DefaultSets the number of dummy clock cycles\nsubsequent to all FAST READ commands.\n(See the Command Set Table for default\nsetting values.)1\n11:9 XIP mode at\npower-on reset000 = XIP: Fast read\n001 = XIP: Dual output fast read\n010 = XIP: Dual I/O fast read\n011 = XIP: Quad output fast read\n100 = XIP: Quad I/O fast read\n101 = Reserved\n110 = Reserved\n111 = Disabled (default)Enables the device to operate in the\nselected XIP mode immediately after\npower-on reset.\n8:6 Output driver strength 000 = Reserved \n001 = 90 ohms\n010 = Reserved\n011 = 45 ohms\n100 = Reserved\n101 = 20 ohms\n110 = Reserved\n111 = 30 ohms (default)Optimizes the impedance at V CC/2\noutput voltage.\n5 Double transfer\nrate protocol0 = Enabled\n1 = Disabled (default)Set DTR protocol as current one. Once\nenabled, all commands will work in DTR.\n4 Hold 0 = Disabled\n1 = Enabled (default)Enables or disables HOLD# on DQ3.\n3 Quad I/O protocol 0 = Enabled\n1 = Disabled (default)Enables or disables quad I/O command\ninput (4-4-4 mode).2\n2 Dual I/O protocol 0 = Enabled\n1 = Disabled (default)Enables or disables dual I/O command\ninput (2-2-2 mode).2\n1 128Mb segment select 0 = Highest 128Mb segment\n1 = Lowest 128Mb segment\n(default)Selects the power-on default 128Mb\nsegment for 3-byte address operations.\nSee also the extended address register.\n0 Number of address\nbytes during command\nentry0 = Enable 4-byte address mode\n1 = Enable 3-byte address mode\n(default)Defines the number of address bytes for\na command.\nNotes: 1. The number of cycles must be set to accord with the clock frequency, which varies by the type of FAST READ\ncommand (See Supported Clock Frequencies). Insufficient dummy clock cycles for the operating frequency\ncauses the memory to read incorrect data.\n2. When bits 2 and 3 are both set to 0, the device operates in quad I/O protocol.256Mb, 1.8V Multiple I/O Serial Flash Memory\nNonvolatile Configuration Register\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 26Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nVolatile Configuration Register\nThis register is read from and written to by the READ VOLATILE CONFIGURATION REGISTER and the\nWRITE VOLATILE CONFIGURATION REGISTER commands, respectively. A register download is\nexecuted after these commands, overwriting the internal configuration register settings that\ndetermine device memory behavior.\nTable 8: Volatile Configuration Register\nBit Name Settings Description Notes\n7:4 Number of\ndummy\nclock cycles0000 = Identical to 1111\n0001 = 1\n0010 = 2 \nΩ\n1101 = 13\n1110 = 14 \n1111 = DefaultSets the number of dummy clock cycles subsequent to all\nFAST READ commands.\n(See the Command Set Table for default setting values.)1\n3 XIP 0 = Enable\n1 = Disable (default)Enables or disables XIP.\n2 Reserved 0 0b = Fixed value.\n1:0 Wrap 00 = 16-byte boundary\naligned16-byte wrap: Output data wraps within an aligned 16-byte\nboundary starting from the 3-byte address issued after the\ncommand code.2\n01 = 32-byte boundary\naligned32-byte wrap: Output data wraps within an aligned 32-byte\nboundary starting from the 3-byte address issued after the\ncommand code.\n10 = 64-byte boundary\naligned64-byte wrap: Output data wraps within an aligned 64-byte\nboundary starting from the 3-byte address issued after the\ncommand code.\n11 = Continuous (default) Continuously sequences addresses through the entire array.\nNotes: 1. The number of cycles must be set according to and sufficient for the clock frequency, which varies by the type of\nFAST READ command, as shown in the Supported Clock Frequencies table. An insufficient number of dummy\nclock cycles for the operating frequency causes the memory to read incorrect data.\n2. See the Sequence of Bytes During Wrap table.\nTable 9: Sequence of Bytes During Wrap\nStarting Address 16-Byte Wrap 32-Byte Wrap 64-Byte Wrap\n0 0-1-2- . . . -15-0-1- . . 0-1-2- . . . -31-0-1- . . 0-1-2- . . . -63-0-1- . .\n1 1-2- . . . -15-0-1-2- . . 1-2- . . . -31-0-1-2- . . 1-2- . . . -63-0-1-2- . .\n. . . . . . . . . . . .\n15 15-0-1-2-3- . . . -15-0-1- . . 15-16-17- . . . -31-0-1- . . 15-16-17- . . . -63-0-1- . .\n. . . . . . . . . . . .\n31 – 31-0-1-2-3- . . . -31-0-1- . . 31-32-33- . . . -63-0-1- . .\n. . . . . . . . . . . .\n63 – – 63-0-1- . . . -63-0-1- . .256Mb, 1.8V Multiple I/O Serial Flash Memory\nVolatile Configuration Register\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 27Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nSupported Clock Frequencies\nTable 10: Clock Frequencies – STR (in MHz)\nNotes apply to entire table\nNumber of Dummy\nClock Cycles FAST READDUAL OUTPUT\nFAST READDUAL I/O FAST\nREADQUAD OUTPUT\nFAST READQUAD I/O FAST\nREAD\n1 94 79 60 44 39\n2 112 97 77 61 48\n3 129 106 86 78 58\n4 146 115 97 97 69\n5 162 125 106 106 78\n6 166 134 115 115 86\n7 166 143 125 125 97\n8 166 152 134 134 106\n9 166 162 143 143 115\n10 166 166 152 152 125\n11 166 166 162 162 134\n12 166 166 166 166 143\n13 166 166 166 166 156\n14 166 166 166 166 166\nNotes: 1. Values are guaranteed by characterization and not 100% tested in production.\n2. A tuning data pattern (TDP) capability provides applications with data patterns for adjusting the data latching\npoint at the host end when the clock frequency is set higher than 133 MHz in STR mode and higher than 66\nMHz in double transfer rate (DTR) mode. For additional details, refer to TN-25-07: Tuning Data Pattern for\nMT25Q and MT25T Devices.\nTable 11: Clock Frequencies – DTR (in MHz)\nNotes apply to entire table\nNumber of Dummy\nClock Cycles FAST READDUAL OUTPUT\nFAST READDUAL I/O FAST\nREADQUAD OUTPUT\nFAST READQUAD I/O FAST\nREAD\n1 59 45 40 26 20\n2 73 59 49 40 30\n3 82 68 59 59 39\n4 90 76 65 65 49\n5 90 83 75 75 58\n6 90 90 83 83 68\n7 90 90 90 90 78\n8 90 90 90 90 85\n9 90 90 90 90 90\n10 : 14 90 90 90 90 90\nNotes: 1. Values are guaranteed by characterization and not 100% tested in production.\n2. A tuning data pattern (TDP) capability provides applications with data patterns for adjusting the data latching\npoint at the host end when the clock frequency is set higher than 133 MHz in STR mode and higher than 66256Mb, 1.8V Multiple I/O Serial Flash Memory\nSupported Clock Frequencies\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 28Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nMHz in double transfer rate (DTR) mode. For additional details, refer to TN-25-07: Tuning Data Pattern for\nMT25Q and MT25T Devices.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSupported Clock Frequencies\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 29Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nEnhanced Volatile Configuration Register\nThis register is read from and written to using the READ ENHANCED VOLATILE CONFIGURATION\nREGISTER and the WRITE ENHANCED VOLATILE CONFIGURATION REGISTER commands,\nrespectively. A register download is executed after these commands, overwriting the internal\nconfiguration register settings that determine device memory behavior.\nTable 12: Enhanced Volatile Configuration Register\nBit Name Settings Description Notes\n7 Quad I/O protocol 0 = Enabled\n1 = Disabled (default)Enables or disables quad I/O command input\n(4-4-4 mode).1\n6 Dual I/O protocol 0 = Enabled\n1 = Disabled (default)Enables or disables dual I/O command input\n(2-2-2 mode).1\n5 Double transfer rate\nprotocol0 = Enabled\n1 = Disabled (default,\nsingle transfer rate)Set DTR protocol as current one. Once\nenabled, all commands will work in DTR.\n4 Hold 0 = Disabled\n1 = Enabled (default)Enables or disables HOLD# on DQ3.\n(Available only on specified part numbers.)\n3 Reserved 1\n2:0 Output driver strength 000 = Reserved \n001 = 90 ohms\n010 = Reserved\n011 = 45 ohms\n100 = Reserved\n101 = 20 ohms\n110 = Reserved\n111 = 30 ohms (default)Optimizes the impedance at V CC/2 output\nvoltage.\nNote: 1. When bits 6 and 7 are both set to 0, the device operates in quad I/O protocol. When either bit 6 or 7 is set to 0,\nthe device operates in dual I/O or quad I/O respectively. When a bit is set, the device enters the selected protocol\nimmediately after the WRITE ENHANCED VOLATILE CONFIGURATION REGISTER command. The device returns to\nthe default protocol after the next power-on or reset. Also, the rescue sequence or another WRITE ENHANCED\nVOLATILE CONFIGURATION REGISTER command will return the device to the default protocol.256Mb, 1.8V Multiple I/O Serial Flash Memory\nEnhanced Volatile Configuration Register\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 30Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nSecurity Registers\nSecurity registers enable sector and password protection on multiple levels using nonvolatile and\nvolatile register and bit settings (shown below). The applicable register tables follow.\nFigure 15: Sector and Password Protection\n.\n.\n. n nSector Protection Register\n15 13 14 2 0 1\nGlobal Freeze Bit\nn1st sector 00\n1111\n2nd sector3rd sector Last sectorMemory Sectors\n.\n.\n..\n.\n.\n00\n0110\nVolatile\nLock Bits.\n.\n.locked\nlockedlocked\nlocked\nNonvolatile\nLock Bits(See Note 1)\n(See Note 2)\n(See Note 3) (See Note 4)\nNotes: 1. Sector protection register.  This 16-bit nonvolatile register includes two active bits[2:1] to enable sector and\npassword protection.\n2.Global freeze bit.  This volatile bit protects the settings in all nonvolatile lock bits.\n3.Nonvolatile lock bits.  Each nonvolatile bit corresponds to and provides nonvolatile protection for an\nindividual memory sector, which remains locked (protection enabled) until its corresponding bit is cleared to 1.\n4.Volatile lock bits.  Each volatile bit corresponds to and provides volatile protection for an individual memory\nsector, which is locked temporarily (protection is cleared when the device is reset or powered down).\n5. The first and last sectors will have volatile protections at the 4KB subsector level. Each 4KB subsector in these\nsectors can be individually locked by volatile lock bits setting; nonvolatile protections granularity remain at the\nsector level.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSecurity Registers\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 31Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nSector Protection Security Register\nTable 13: Sector Protection Register\nBits Name Settings Description Notes\n15:3 Reserved 1 = Default – –\n2 Password \nprotection \nlock1 = Disabled (default)\n0 = EnabledNonvolatile bit:  When set to 1, password protection is\ndisabled. When set to 0, password protection is enabled\npermanently; the 64-bit password cannot be retrieved or\nreset.1, 2\n1 Sector \nprotection \nlock1 = Enabled, with password\nprotection (default)\n0 = Enabled, without\npassword protectionNonvolatile bit:  When set to 1, nonvolatile lock bits can\nbe set to lock/unlock their corresponding memory sectors;\nbit 2 can be set to 0, enabling password protection\npermanently.\nWhen set to 0, nonvolatile lock bits can be set to lock/\nunlock their corresponding memory sectors; bit 2 must\nremain set to 1, disabling password protection\npermanently.1, 3, 4\n0 Reserved 1 = Default – –\nNotes: 1. Bits 2 and 1 are user-configurable, one-time-programmable, and mutually exclusive in that only one of them\ncan be set to 0. It is recommended that one of the bits be set to 0 when first programming the device.\n2. The 64-bit password must be programmed and verified before this bit is set to 0 because after it is set, password\nchanges are not allowed, thus providing protection from malicious software. When this bit is set to 0, a 64-bit\npassword is required to reset the global freeze bit from 0 to 1. In addition, if the password is incorrect or lost,\nthe global freeze bit can no longer be set and nonvolatile lock bits cannot be changed. (See the Sector and\nPassword Protection figure and the Global Freeze Bit Definition table).\n3. Whether this bit is set to 1 or 0, it enables programming or erasing nonvolatile lock bits (which provide memory\nsector protection). The password protection bit must be set beforehand because setting this bit will either\nenable password protection permanently (bit 2 = 0) or disable password protection permanently (bit 1 = 0).\n4. By default, all sectors are unlocked when the device is shipped from the factory. Sectors are locked, unlocked,\nread, or locked down as explained in the Nonvolatile and Volatile Lock Bits table and the Volatile Lock Bit\nRegister Bit Definitions table.\nTable 14: Global Freeze Bit\nBits Name Settings Description\n7:1 Reserved 0 Bit values are 0\n0 Global\nfreeze bit1 = Disabled \n(default) \n0 = EnabledVolatile bit:  When set to 1, all nonvolatile lock bits can be set to enable\nor disable locking their corresponding memory sectors.\nWhen set to 0, nonvolatile lock bits are protected from PROGRAM or\nERASE commands. This bit should not be set to 0 until the nonvolatile lock\nbits are set.\nNote: 1. The READ GLOBAL FREEZE BIT command enables reading this bit. When password protection is enabled, this bit\nis locked upon device power-up or reset. It cannot be changed without the password. After the password is\nentered, the UNLOCK PASSWORD command resets this bit to 1, enabling programing or erasing the nonvolatile\nlock bits. After the bits are changed, the WRITE GLOBAL FREEZE BIT command sets this bit to 0, protecting the\nnonvolatile lock bits from PROGRAM or ERASE operations.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSector Protection Security Register\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 32Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nNonvolatile and Volatile Sector Lock Bits Security\nTable 15: Nonvolatile and Volatile Lock Bits\nBit\nDetails Nonvolatile Lock Bit Volatile Lock Bit\nDescription Each sector of memory has one corresponding\nnonvolatile lock bitEach sector of memory has one corresponding\nvolatile lock bit; this bit is the sector write lock bit\ndescribed in the Volatile Lock Bit Register table.\nFunction When set to 0, locks and protects its corresponding\nmemory sector from PROGRAM or ERASE\noperations. Because this bit is nonvolatile, the sector\nremains locked, protection enabled, until the bit is\ncleared to 1.When set to 1, locks and protects its corresponding\nmemory sector from PROGRAM or ERASE\noperations. Because this bit is volatile, protection is\ntemporary. The sector is unlocked, protection\ndisabled, upon device reset or power-down.\nSettings 1 = Lock disabled\n0 = Lock enabled0 = Lock disabled\n1 = Lock enabled\nEnabling\nprotectionThe bit is set to 0 by the WRITE NONVOLATILE LOCK\nBITS command, enabling protection for designated\nlocked sectors. Programming a sector lock bit\nrequires the typical byte programming time.The bit is set to 1 by the WRITE VOLATILE LOCK BITS\ncommand, enabling protection for designated\nlocked sectors.\nDisabling\nprotectionAll bits are cleared to 1 by the ERASE NONVOLATILE\nLOCK BITS command, unlocking and disabling\nprotection for all sectors simultaneously. Erasing all\nsector lock bits requires typical sector erase time.All bits are set to 0 upon reset or power-down,\nunlocking and disabling protection for all sectors.\nReading\nthe bitBits are read by the READ NONVOLATILE LOCK BITS\ncommand.Bits are read by the READ VOLATILE LOCK BITS\ncommand.\nVolatile Lock Bit Security Register\nOne volatile lock bit register is associated with each sector of memory. It enables the sector to be\nlocked, unlocked, or locked-down with the WRITE VOLATILE LOCK BITS command, which executes\nonly when sector lock down (bit 1) is set to 0. Each register can be read with the READ VOLATILE\nLOCK BITS command. This register is compatible with and provides the same locking capability as\nthe lock register in the Micron N25Q SPI NOR family.\nTable 16: Volatile Lock Bit Register\nBit Name Settings Description\n7:2 Reserved 0 Bit values are 0.\n1Sector\nlock down0 = Lock-down disabled (default)\n1 = Lock-down enabledVolatile bit:  Device always powers up with this bit set to 0 so\nthat sector lock down and sector write lock bits can be set to 1.\nWhen this bit set to 1, neither of the two volatile lock bits can be\nwritten to until the next power cycle, hardware, or software\nreset.\n0Sector\nwrite lock0 = Write lock disabled (default)\n1 = Write lock enabledVolatile bit:  Device always powers up with this bit set to 0 so\nthat PROGRAM and ERASE operations in this sector can be\nexecuted and sector content modified. When this bit is set to 1,\nPROGRAM and ERASE operations in this sector are not executed.256Mb, 1.8V Multiple I/O Serial Flash Memory\nVolatile Lock Bit Security Register\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 33Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nDevice ID Data\nThe device ID data shown in the tables here is read by the READ ID and MULTIPLE I/O READ ID\noperations.\nTable 17: Device ID Data\nByte# Name Content Value Assigned By\nManufacturer ID  (1 byte total)\n1 Manufacturer ID (1 byte) 20h JEDEC\nDevice ID  (2 bytes total)\n2 Memory type (1 byte) BAh = 3V Manufacturer\nBBh = 1.8V\n3 Memory capacity (1 byte) 22h = 2Gb\n21h = 1Gb\n20h = 512Mb\n19h = 256Mb\n18h = 128Mb\n17h = 64Mb\nUnique ID  (17 bytes total)\n4 Indicates the number of remaining ID bytes (1\nbyte)10h Factory\n5 Extended device ID (1 byte) See Extended Device ID table\n6 Device configuration information (1 byte) 00h = Standard\n7:20 Customized factory data (14 bytes) Unique ID code (UID)\nTable 18: Extended Device ID Data, First Byte\nBit 7 Bit 6 Bit 51Bit 4 Bit 3 Bit 22Bit 1 Bit 0\nReserved Device\nGeneration\n1 = 2nd\ngeneration1 = Alternate BP\nscheme \n0 = Standard BP\nschemeReserved HOLD#/RESET#:\n0 = HOLD\n1 = RESETAdditional HW\nRESET#:\n1 = Available\n0 = Not availableSector size:\n00 = Uniform\n64KB\nNotes: 1. For alternate BP scheme information, contact the factory.\n2. Available for specific part numbers. See Part Number Ordering Information for details.256Mb, 1.8V Multiple I/O Serial Flash Memory\nDevice ID Data\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 34Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nSerial Flash Discovery Parameter Data\nThe serial Flash discovery parameter (SFDP) provides a standard, consistent method to describe serial\nFlash device functions and features using internal parameter tables. The parameter tables can be\ninterrogated by host system software, enabling adjustments to accommodate divergent features from\nmultiple vendors. The SFDP standard defines a common parameter table that describes important\ndevice characteristics and serial access methods used to read the parameter table data.\nMicron\'s SFDP table information aligns with JEDEC-standard JESD216 for serial Flash discoverable\nparameters. The latest JEDEC standard includes revision 1.6. Beginning week 42 (2014), Micron\'s\nMT25Q production parts will include SFDP data that aligns with revision 1.6.\nRefer to JEDEC-standard JESD216B for a complete overview of the SFDP table definition.\nData in the SFDP tables is read by the READ SERIAL FLASH DISCOVERY PARAMETER operation.\nSee Micron TN-25-06: Serial Flash Discovery Parameters for MT25Q Family for serial Flash discovery\nparameter data.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSerial Flash Discovery Parameter Data\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 35Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nCommand Definitions\nTable 19: Command Set\nNotes 1 and 2 apply to the entire table\nCommand CodeCommand-Address-Data\nAddress\nBytesDummy Clock Cycles\nData\nBytes NotesExtended\nSPIDual \nSPIQuad \nSPIExtended \nSPIDual \nSPIQuad \nSPI\nSoftware RESET Operations\nRESET ENABLE 66h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nRESET MEMORY 99h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nREAD ID Operations\nREAD ID 9E/9Fh 1-0-1 0 0 1 to 20 –\nMULTIPLE I/O READ ID AFh 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to 20 –\nREAD SERIAL FLASH DISCOVERY\nPARAMETER5Ah 1-1-1 2-2-2 4-4-4 3 8 8 8 1 to ∞ 3\nREAD MEMORY Operations\nREAD 03h 1-1-1 3 (4) 0 1 to ∞ 4\nFAST READ 0Bh 1-1-1 2-2-2 4-4-4 3 (4) 8 (STR)\n6 (DTR)8 (STR)\n6 (DTR)10 (STR)\n8 (DTR)1 to ∞ 4, 5\nDUAL OUTPUT FAST READ 3Bh 1-1-2 2-2-2 3 (4) 8 (STR)\n6 (DTR)8 (STR)\n6 (DTR)1 to ∞ 4, 5\nDUAL INPUT/OUTPUT FAST READ BBh 1-2-2 2-2-2 3 (4) 8 (STR)\n6 (DTR)8 (STR)\n6 (DTR)1 to ∞ 4, 5\nQUAD OUTPUT FAST READ 6Bh 1-1-4 4-4-4 3 (4) 8 (STR)\n6 (DTR)10 (STR)\n8 (DTR)1 to ∞ 4, 5\nQUAD INPUT/OUTPUT FAST READ EBh 1-4-4 4-4-4 3 (4) 10 (STR)\n8 (DTR)10 (STR)\n8 (DTR)1 to ∞ 4, 5\nDTR FAST READ 0Dh 1-1-1 2-2-2 4-4-4 3 (4) 6 6 8 1 to ∞ 4, 5\nDTR DUAL OUTPUT FAST READ 3Dh 1-1-2 2-2-2 3 (4) 6 6 1 to ∞ 4, 5\nDTR DUAL INPUT/OUTPUT FAST\nREADBDh 1-2-2 2-2-2 3 (4) 6 6 1 to ∞ 4, 5\nDTR QUAD OUTPUT FAST READ 6Dh 1-1-4 4-4-4 3 (4) 6 8 1 to ∞ 4, 5\nDTR QUAD INPUT/OUTPUT FAST\nREADEDh 1-4-4 4-4-4 3 (4) 8 8 1 to ∞ 4, 5256Mb, 1.8V Multiple I/O Serial Flash Memory\nCommand Definitions\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 36Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nTable 19: Command Set (Continued)\nCommand CodeCommand-Address-Data\nAddress\nBytesDummy Clock Cycles\nData\nBytes NotesExtended\nSPIDual \nSPIQuad \nSPIExtended \nSPIDual \nSPIQuad \nSPI\nQUAD INPUT/OUTPUT WORD\nREADE7h 1-4-4 4-4-4 3 (4) 4 4 1 to ∞ 4, 11\nREAD MEMORY Operations with 4-Byte Address\n4-BYTE READ 13h 1-1-1 4 0 1 to ∞ 5\n4-BYTE FAST READ 0Ch 1-1-1 2-2-2 4-4-4 4 8 (STR)\n6 (DTR)8 (STR)\n6 (DTR)10 (STR)\n8 (DTR)1 to ∞ 5\n4-BYTE DUAL OUTPUT FAST READ 3Ch 1-1-2 2-2-2 4 8 (STR)\n6 (DTR)8 (STR)\n6 (DTR)1 to ∞ 5\n4-BYTE DUAL INPUT/OUTPUT FAST\nREADBCh 1-2-2 2-2-2 4 8 (STR)\n6 (DTR)8 (STR)\n6 (DTR)1 to ∞ 5\n4-BYTE QUAD OUTPUT FAST READ 6Ch 1-1-4 4-4-4 4 8 (STR)\n6 (DTR)10 (STR)\n8 (DTR)1 to ∞ 5\n4-BYTE QUAD INPUT/OUTPUT\nFAST READECh 1-4-4 4-4-4 4 10 (STR)\n8 (DTR)10 (STR)\n8 (DTR)1 to ∞ 5\n4-BYTE DTR FAST READ 0Eh 1-1-1 2-2-2 4-4-4 4 6 6 8 1 to ∞ 5\n4-BYTE DTR DUAL INPUT/OUTPUT\nFAST READBEh 1-2-2 2-2-2 4 6 6 1 to ∞ 5\n4-BYTE DTR QUAD INPUT/OUTPUT\nFAST READEEh 1-4-4 4-4-4 4 8 8 1 to ∞ 5\nWRITE Operations\nWRITE ENABLE 06h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nWRITE DISABLE 04h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nREAD REGISTER Operations\nREAD STATUS REGISTER 05h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to ∞ –\nREAD FLAG STATUS REGISTER 70h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to ∞ –\nREAD NONVOLATILE\nCONFIGURATION REGISTERB5h 1-0-1 2-0-2 4-0-4 0 0 0 0 2 to ∞ –\nREAD VOLATILE CONFIGURATION\nREGISTER85h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to ∞ –\nREAD ENHANCED VOLATILE\nCONFIGURATION REGISTER65h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to ∞ –256Mb, 1.8V Multiple I/O Serial Flash Memory\nCommand Definitions\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 37Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nTable 19: Command Set (Continued)\nCommand CodeCommand-Address-Data\nAddress\nBytesDummy Clock Cycles\nData\nBytes NotesExtended\nSPIDual \nSPIQuad \nSPIExtended \nSPIDual \nSPIQuad \nSPI\nREAD EXTENDED ADDRESS\nREGISTERC8h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to ∞ –\nREAD GENERAL PURPOSE READ\nREGISTER96h 1-0-1 2-0-2 4-0-4 0 8 8 8 1 to ∞ 6, 7\nWRITE REGISTER Operations\nWRITE STATUS REGISTER 01h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 8\nWRITE NONVOLATILE\nCONFIGURATION REGISTERB1h 1-0-1 2-0-2 4-0-4 0 0 0 0 2 8\nWRITE VOLATILE CONFIGURATION\nREGISTER81h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 8\nWRITE ENHANCED VOLATILE\nCONFIGURATION REGISTER61h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 8\nWRITE EXTENDED ADDRESS\nREGISTERC5h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 8\nCLEAR FLAG STATUS REGISTER Operation\nCLEAR FLAG STATUS REGISTER 50h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nPROGRAM Operations\nPAGE PROGRAM 02h 1-1-1 2-2-2 4-4-4 3 (4) 0 0 0 1 to 256 8\nDUAL INPUT FAST PROGRAM A2h 1-1-2 2-2-2 3 (4) 0 0 1 to 256 4, 8\nEXTENDED DUAL INPUT FAST\nPROGRAMD2h 1-2-2 2-2-2 3 (4) 0 0 1 to 256 4, 8\nQUAD INPUT FAST PROGRAM 32h 1-1-4 4-4-4 3 (4) 0 0 1 to 256 4, 8\nEXTENDED QUAD INPUT FAST\nPROGRAM38h 1-4-4 4-4-4 3 (4) 0 0 1 to 256 4, 8\nPROGRAM Operations with 4-Byte Address\n4-BYTE PAGE PROGRAM 12h 1-1-1 2-2-2 4-4-4 4 0 0 0 1 to 256 8\n4-BYTE QUAD INPUT FAST\nPROGRAM34h 1-1-4 4-4-4 4 0 0 1 to 256 8\n4-BYTE QUAD INPUT EXTENDED\nFAST PROGRAM3Eh 1-4-4 4-4-4 4 0 0 1 to 256 8\nERASE Operations\n32KB SUBSECTOR ERASE 52h 1-1-0 2-2-0 4-4-0 3 (4) 0 0 0 0 4, 8256Mb, 1.8V Multiple I/O Serial Flash Memory\nCommand Definitions\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 38Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nTable 19: Command Set (Continued)\nCommand CodeCommand-Address-Data\nAddress\nBytesDummy Clock Cycles\nData\nBytes NotesExtended\nSPIDual \nSPIQuad \nSPIExtended \nSPIDual \nSPIQuad \nSPI\n4KB SUBSECTOR ERASE 20h 1-1-0 2-2-0 4-4-0 3 (4) 0 0 0 0 4, 8\nSECTOR ERASE D8h 1-1-0 2-2-0 4-4-0 3 (4) 0 0 0 0 4, 8\nBULK ERASE C7h/60h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 8\nERASE Operations with 4-Byte Address\n4-BYTE SECTOR ERASE DCh 1-1-0 2-2-0 4-4-0 4 0 0 0 0 8\n4-BYTE 4KB SUBSECTOR ERASE 21h 1-1-0 2-2-0 4-4-0 4 0 0 0 0 8\nSUSPEND/RESUME Operations\nPROGRAM/ERASE SUSPEND 75h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nPROGRAM/ERASE RESUME 7Ah 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nONE-TIME PROGRAMMABLE (OTP) Operations\nREAD OTP ARRAY 4Bh 1-1-1 2-2-2 4-4-4 3 (4) 8 8 10 1 to 64 4, 5\nPROGRAM OTP ARRAY 42h 1-1-1 2-2-2 4-4-4 3 (4) 0 0 0 1 to 64 4, 8\n4-BYTE ADDRESS MODE Operations\nENTER 4-BYTE ADDRESS MODE B7h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nEXIT 4-BYTE ADDRESS MODE E9h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nQUAD PROTOCOL Operations\nENTER QUAD INPUT/OUTPUT\nMODE35h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nRESET QUAD INPUT/OUTPUT\nMODEF5h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nDeep Power-Down Operations\nENTER DEEP POWER DOWN B9h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nRELEASE FROM DEEP POWER-\nDOWNABh 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nADVANCED SECTOR PROTECTION Operations\nREAD SECTOR PROTECTION 2Dh 1-0-1 0 0 1 to ∞ –\nPROGRAM SECTOR PROTECTION 2Ch 1-0-1 2-0-2 4-0-4 0 0 0 0 2 8\nREAD VOLATILE LOCK BITS E8h 1-1-1 2-2-2 4-4-4 3 (4) 0 0 0 1 to ∞ 4, 9\nWRITE VOLATILE LOCK BITS E5h 1-1-1 2-2-2 4-4-4 3 (4) 0 0 0 1 4, 8, 10\nREAD NONVOLATILE LOCK BITS E2h 1-1-1 2-2-2 4-4-4 4 0 0 0 1 to ∞ –256Mb, 1.8V Multiple I/O Serial Flash Memory\nCommand Definitions\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 39Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nTable 19: Command Set (Continued)\nCommand CodeCommand-Address-Data\nAddress\nBytesDummy Clock Cycles\nData\nBytes NotesExtended\nSPIDual \nSPIQuad \nSPIExtended \nSPIDual \nSPIQuad \nSPI\nWRITE NONVOLATILE LOCK BITS E3h 1-1-0 2-2-0 4-4-0 4 0 0 0 0 8\nERASE NONVOLATILE LOCK BITS E4h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 8\nREAD GLOBAL FREEZE BIT A7h 1-0-1 0 0 1 to ∞ –\nWRITE GLOBAL FREEZE BIT A6h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 8\nREAD PASSWORD 27h 1-0-1 0 0 1 to ∞ –\nWRITE PASSWORD 28h 1-0-1 2-0-2 4-0-4 0 0 0 0 8 8\nUNLOCK PASSWORD 29h 1-0-1 2-0-2 4-0-4 0 0 0 0 8 –\nADVANCED SECTOR PROTECTION Operations with 4-Byte Address\n4-BYTE READ VOLATILE LOCK BITS E0h 1-1-1 2-2-2 4-4-4 4 0 0 0 1 to ∞ –\n4-BYTE WRITE VOLATILE LOCK\nBITSE1h 1-1-1 2-2-2 4-4-4 4 0 0 0 1 8\nADVANCED FUNCTION INTERFACE Operations\nINTERFACE ACTIVATION 9Bh 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nCYCLIC REDUNDANCY CHECK 9Bh/27h 1-0-1 2-0-2 4-0-4 0 0 0 0 10 or 18 –\nNotes: 1. Micron extended SPI protocol is the standard SPI protocol with additional commands that extend functionality and enable address or data\ntransmission on multiple DQn lines.\n2. The command code is always transmitted on DQn = 1, 2, or 4 lines according to the standard, dual, or quad protocol respectively. However, a\ncommand may be able to transmit address and data on multiple DQn lines regardless of protocol. The protocol columns show the number of DQn\nlines a command uses to transmit command, address, and data information as shown in these examples: command-address-data = 1-1-1, or 1-2-2,\nor 2-4-4, and so on.\n3. The READ SERIAL FLASH DISCOVERY PARAMETER operation accepts only 3-byte address even if the device is configured to 4-byte address mode.\n4. Requires 4 bytes of address if the device is configured to 4-byte address mode.\n5. The number of dummy clock cycles required when shipped from Micron factories. The user can modify the dummy clock cycle number via the\nnonvolatile configuration register and the volatile configuration register.\n6. The number of dummy cycles for the READ GENERAL PURPOSE READ REGISTER command is fixed (8 dummy cycles) and is not affected by dummy\ncycle settings in the nonvolatile configuration register and volatile configuration register.\n7. The general purpose read register is 64 bytes. After the first 64 bytes, the device outputs 00h and does not wrap.\n8. The WRITE ENABLE command must be issued first before this operation can be executed.\n9. Formerly referred to as the READ LOCK REGISTER operation.\n10. Formerly referred to as the WRITE LOCK REGISTER operation.\n11. QUAD INPUT/OUTPUT WORD READ command is not supported in DTR.256Mb, 1.8V Multiple I/O Serial Flash Memory\nCommand Definitions\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 40Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nSoftware RESET Operations\nRESET ENABLE and RESET MEMORY Commands\nTo initiate these commands, S# is driven LOW and the command code is input on DQn. A minimum\nde-selection time of tSHSL2 must come between RESET ENABLE and RESET MEMORY or reset is not\nguaranteed. Then, S# must be driven HIGH for the device to enter power-on reset. A time of tSHSL3 is\nrequired before the device can be re-selected by driving S# LOW.\nTable 20: RESET ENABLE and RESET MEMORY Operations\nOperation Name Description/Conditions\nRESET ENABLE (66h) To reset the device, the RESET ENABLE command must be followed by the RESET\nMEMORY command. When the two commands are executed, the device enters a power-\non reset condition. It is recommended to exit XIP mode before executing these two\ncommands.\nAll volatile lock bits, the volatile configuration register, the enhanced volatile\nconfiguration register, and the extended address register are reset to the power-on reset\ndefault condition according to nonvolatile configuration register settings.\nIf a reset is initiated while a WRITE, PROGRAM, or ERASE operation is in progress or\nsuspended, the operation is aborted and data may be corrupted.\nReset is effective after the flag status register bit 7 outputs 1 with at least one byte\noutput. A RESET ENABLE command is not accepted during WRITE STATUS REGISTER and\nWRITE NONVOLATILE CONFIGURATION REGISTER operations.RESET MEMORY (99h)\nFigure 16: RESET ENABLE and RESET MEMORY Command\nC\nS#\nDQ00 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7\nReset enable Reset memory\nNote: 1. Above timing diagram is showed for Extended-SPI Protocol case, however these commands are available in all\nprotocols. In DIO-SPI protocol, the instruction bits are transmitted on both DQ0 and DQ1 pins. In QIO-SPI\nprotocol the instruction bits are transmitted on all four data pins. In Extended-DTR-SPI protocol, the instruction\nbits are transmitted on DQ0 pin in double transfer rate mode. In DIO-DTR-SPI protocol, the instruction bits are\ntransmitted on both DQ0 and DQ1 pins in double transfer rate mode. In QIO-DTR-SPI protocol, the instruction\nbits are transmitted on all four data pins in double transfer rate mode.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 41Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nREAD ID Operations\nREAD ID and MULTIPLE I/O READ ID Commands\nTo initiate these commands, S# is driven LOW and the command code is input on DQ n. When S# is\ndriven HIGH, the device goes to standby. The operation is terminated by driving S# HIGH at any time\nduring data output.\nTable 21: READ ID and MULTIPLE I/O READ ID Operations\nOperation Name Description/Conditions\nREAD ID (9Eh/9Fh) Outputs information shown in the Device ID Data tables. If an ERASE or PROGRAM cycle\nis in progress when the command is initiated, the command is not decoded and the\ncommand cycle in progress is not affected.MULTIPLE I/O READ ID (AFh)\nFigure 17: READ ID and MULTIPLE I/O READ ID Commands\nUID Device\nidentificationManufacturer\nidentificationHigh-Z DQ1\nMSB MSBDOUTDOUTDOUTDOUTLSB LSB7 8 15 16 32 31 0\nC\nMSBDQ0LSB\nCommand\nMSBDOUTDOUTLSBExtended (READ ID)\nDual (MULTIPLE I/O READ ID )\nQuad (MULTIPLE I/O READ ID )\nDon’t Care3 4 7 8 15 0\nC\nMSBDQ[1:0]LSB\nCommand\nDevice\nidentificationManufacturer\nidentificationMSB MSBDOUTDOUTDOUTDOUTLSB LSB\n1 2 3 4 7 0\nC\nMSBDQ[3:0]LSB\nCommand\nDevice\nidentificationManufacturer\nidentificationMSB MSBDOUTDOUTDOUTDOUTLSB LSB\nNote: 1. S# not shown.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 42Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nREAD SERIAL FLASH DISCOVERY PARAMETER Operation\nREAD SERIAL FLASH DISCOVERY PARAMETER Command\nTo execute READ SERIAL FLASH DISCOVERY PARAMETER command, S# is driven LOW. The\ncommand code is input on DQ0, followed by three address bytes and eight dummy clock cycles\n(address is always 3 bytes, even if the device is configured to work in 4-byte address mode). The device\noutputs the information starting from the specified address. When the 2048-byte boundary is\nreached, the data output wraps to address 0 of the serial Flash discovery parameter table. The\noperation is terminated by driving S# HIGH at any time during data output.\nNote:  The operation always executes in continuous mode so the read burst wrap setting in the volatile\nconfiguration register does not apply.\nFigure 18: READ SERIAL FLASH DISCOVERY PARAMETER Command – 5Ah\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDummy cycles\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesExtended\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDOUTDOUTDOUTDOUT\nDummy cyclesDual\nQuadDQ1 High-Z\nDon’t Care\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1); For dual protocol, C x = 3 + (A[MAX] + 1)/2; For quad protocol, C x =\n1 + (A[MAX] + 1)/4.\n2. S# not shown.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 43Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nREAD MEMORY Operations\nTo initiate a command, S# is driven LOW and the command code is input on DQ n, followed by input\nof the address bytes on DQ n. The operation is terminated by driving S# HIGH at any time during data\noutput.\nTable 22: READ MEMORY Operations\nOperation Name Description/Conditions\nREAD (03h) The device supports 3-byte addressing (default), with A[23:0] input\nduring address cycle. After any READ command is executed, the device\nwill output data from the selected address. After the boundary is\nreached, the device will start reading again from the beginning.\nEach address bit is latched in during the rising edge of the clock. The\naddressed byte can be at any location, and the address automatically\nincrements to the next address after each byte of data is shifted out;\ntherefore, a die can be read with a single command.\nFAST READ can operate at a higher frequency (fC).\nDTR commands function in DTR protocol regardless of settings in the\nnonvolatile configuration register or enhanced volatile configuration\nregister; other commands function in DTR protocol only after DTR\nprotocol is enabled by the register settings.\nE7h is similar to the QUAD I/O FAST READ command except that the\nlowest address bit (A0) must equal 0 and only four dummy clocks are\nrequired prior to the data output. This command is supported in\nextended-SPI and quad-SPI protocols, but not in the DTR protocol; it is\nignored it in dual-SPI protocol.FAST READ (0Bh)\nDUAL OUTPUT FAST READ (3Bh)\nDUAL INPUT/OUTPUT FAST READ (BBh)\nQUAD OUTPUT FAST READ (6Bh)\nQUAD INPUT/OUTPUT FAST READ (EBh)\nDTR FAST READ (0Dh)\nDTR DUAL OUTPUT FAST READ (3Dh)\nDTR DUAL INPUT/OUTPUT FAST READ (BDh)\nDTR QUAD OUTPUT FAST READ (6Dh)\nDTR QUAD INPUT/OUTPUT FAST READ (EDh)\nQUAD INPUT/OUTPUT WORD READ (E7h)256Mb, 1.8V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 44Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\n4-BYTE READ MEMORY Operations\nTable 23: 4-BYTE READ MEMORY Operations\nOperation Name Description/Conditions\n4-BYTE READ (13h) READ MEMORY operations can be extended to a 4-byte address range,\nwith [A31:0] input during address cycle.\nSelection of the 3-byte or 4-byte address range can be enabled in two\nways: through the nonvolatile configuration register or through the\nENABLE 4-BYTE ADDRESS MODE/EXIT 4-BYTE ADDRESS MODE\ncommands.\nEach address bit is latched in during the rising edge of the clock. The\naddressed byte can be at any location, and the address automatically\nincrements to the next address after each byte of data is shifted out;\ntherefore, a die can be read with a single command.\nFAST READ can operate at a higher frequency (fC).\n4-BYTE commands and DTR 4-BYTE commands function in 4-BYTE and\nDTR 4-BYTE protocols regardless of settings in the nonvolatile\nconfiguration register or enhanced volatile configuration register; other\ncommands function in 4-BYTE and DTR protocols only after the specific\nprotocol is enabled by the register settings.4-BYTE FAST READ (0Ch)\n4-BYTE DUAL OUTPUT FAST READ (3Ch)\n4-BYTE DUAL INPUT/OUTPUT FAST READ\n(BCh)\n4-BYTE QUAD OUTPUT FAST READ (6Ch)\n4-BYTE QUAD INPUT/OUTPUT FAST READ\n(ECh)\nDTR 4-BYTE FAST READ (0Eh)\nDTR 4-BYTE DUAL INPUT/OUTPUT FAST READ\n(BEh)\nDTR 4-BYTE QUAD INPUT/OUTPUT FAST READ\n(EEh)256Mb, 1.8V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 45Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nREAD MEMORY Operations Timings\nFigure 19: READ – 03h/13h3\nDon’t CareMSBDQ[0]LSB\nCommand\nA[MAX]A[MIN]7 8 Cx0\nCExtended\nHigh-Z DQ1\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDOUTDOUTDOUTDOUT\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1); For dual protocol, C x = 3 + (A[MAX] + 1)/2; For quad protocol, C x =\n1 + (A[MAX] + 1)/4.\n2. S# not shown.\n3. READ and 4-BYTE READ commands.\nFigure 20: FAST READ – 0Bh/0Ch3\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDummy cycles\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesExtended\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDOUTDOUTDOUTDOUT\nDummy cyclesDual\nQuadDQ1 High-Z\nDon’t Care\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1); For dual protocol, C x = 3 + (A[MAX] + 1)/2; For quad protocol, C x =\n1 + (A[MAX] + 1)/4.\n2. S# not shown.\n3. FAST READ and 4-BYTE FAST READ commands.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 46Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 21: DUAL OUTPUT FAST READ – 3Bh/3Ch3\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand DOUTLSB\nDQ1 DOUTA[MAX]\nHigh-ZA[MIN]\nDOUT\nMSBDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUT\nDummy cycles\nDQ[1:0]DualExtended\n3 4 Cx0\nC\nMSBLSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDummy cycles\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1); For dual protocol, C x = 3 + (A[MAX] + 1)/2.\n2. S# not shown.\n3. DUAL OUTPUT FAST READ and 4-BYTE DUAL OUTPUT FAST READ commands.\nFigure 22: DUAL INPUT/OUTPUT FAST READ – BBh/BCh3\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand DOUTLSB\nDQ1 DOUT High-ZA[MIN]\nDOUT\nMSBDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUT\nA[MAX]\nDummy cycles\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDummy cyclesDualExtended\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/2; For dual protocol, \nCx = 3 + (A[MAX] + 1)/2.\n2. S# not shown.\n3. DUAL INPUT/OUTPUT FAST READ and 4-BYTE DUAL INPUT/OUTPUT FAST READ commands.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 47Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 23: QUAD OUTPUT FAST READ – 6Bh/6Ch3\nDummy cycles7 8 Cx0\nC\nMSBDQ0LSB\nCommand DOUTLSB\nDQ[2:1] DOUTA[MAX]\nHigh-ZA[MIN]\nDOUT\nDOUTDOUT\nDOUT\nDQ3 DOUT ‘1’\nMSBDOUTDOUT\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesQuadExtended\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1); For quad protocol, \nCx = 1 + (A[MAX] + 1)/4.\n2. S# not shown.\n3. QUAD OUTPUT FAST READ and 4-BYTE QUAD OUTPUT FAST READ commands.\nFigure 24: QUAD INPUT/OUTPUT FAST READ – EBh/ECh3\nDummy cycles7 8 Cx0\nC\nMSBDQ0LSB\nCommand DOUTLSB\nDQ[2:1] DOUT High-ZA[MIN]\nDOUT\nDOUTDOUT\nDOUT\nDQ3 DOUT ‘1’\nMSBDOUTDOUT\nA[MAX]\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesQuadExtended\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/4; For quad protocol, \nCx = 1 + (A[MAX] + 1)/4.\n2. S# not shown.\n3. QUAD INPUT/OUTPUT FAST READ and 4-BYTE QUAD INPUT/OUTPUT FAST READ commands.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 48Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 25: QUAD INPUT/OUTPUT WORD READ – E7h3\nFour dummy cycles7 8 Cx0\nC\nMSBDQ0Extended\nLSB\nCommand DOUTLSB\nDQ[3:1] DOUT High-ZA[MIN]\nDOUT\nDOUTDOUT\nDOUT\nMSB A[MAX]\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesQuad\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/4; For quad protocol, \nCx = 1 + (A[MAX] + 1)/4.\n2. S# not shown.\n3. QUAD INPUT/OUTPUT WORD READ and 4-BYTE QUAD INPUT/OUTPUT WORD READ commands.\nFigure 26: DTR FAST READ – 0Dh/0Eh3\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBLSB\nDummy cycles\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBLSB\nDummy cyclesExtended\nMSBLSB\nDummy cyclesDual\nQuadDQ1 High-Z\nDon’t CareDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/2; For dual protocol, \nCx = 3 + (A[MAX] + 1)/4; For quad protocol, C x = 1 + (A[MAX] + 1)/8.\n2. S# not shown.\n3. DTR FAST READ and 4-BYTE DTR FAST READ commands.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 49Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 27: DTR DUAL OUTPUT FAST READ – 3Dh3\n7 8 Cx0\nC\nDQ0LSB\nDQ1Extended\nA[MAX]\nHigh-ZA[MIN]\nMSB\nDummy cyclesDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT\nMSBLSB\nDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommandMSBLSB\nCommand\nA[MAX]A[MIN]\nDummy cyclesDual\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/2; For dual protocol, \nCx = 3 + (A[MAX] + 1)/4.\n2. S# not shown.\n3. DTR DUAL OUTPUT FAST READ and 4-BYTE DTR DUAL OUTPUT FAST READ commands.\nFigure 28: DTR DUAL INPUT/OUTPUT FAST READ – BDh3\nC\nDQ0\nDQ17 8 Cx0\nMSBLSB\nCommand DOUTLSB\nDOUT High-ZA[MIN]\nDOUT\nMSBDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUT\nA[MAX]\nDummy cyclesDual\nC\nDQ[1:0]3 4 Cx0\nMSBLSB\nCommand\nA[MAX]A[MIN]\nMSBLSB\nDummy cyclesDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUTExtended\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/4; For dual protocol, \nCx = 3 + (A[MAX] + 1)/8.\n2. S# not shown.\n3. DTR DUAL INPUT/OUTPUT FAST READ and 4-BYTE DTR DUAL INPUT/OUTPUT FAST READ commands.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 50Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 29: DTR QUAD OUTPUT FAST READ – 6Dh3\nC\nDQ0\nDQ[2:1]\nDQ3\nDummy cycles7 8 Cx0\nMSBLSB\nCommandLSB\nA[MAX]\nHigh-ZA[MIN]\n‘1’\nMSBDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUT\nC\nDQ[3:0]QuadExtended\n1 2 Cx0\nMSBLSB\nCommand\nA[MAX]A[MIN]\nMSBLSB\nDummy cyclesDOUTDOUTDOUTDOUT\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/2; For quad protocol, \nCx = 1 + (A[MAX] + 1)/8.\n2. S# not shown.\n3. DTR QUAD OUTPUT FAST READ and 4-BYTE DTR QUAD OUTPUT FAST READ commands.\nFigure 30: DTR QUAD INPUT/OUTPUT FAST READ – EDh3\nC\nDQ0\nDQ[2:1]Extended\nDQ3\nDummy cycles7 8 Cx0\nMSBLSB\nCommandLSB\nHigh-ZA[MIN]\n‘1’\nMSB A[MAX]DOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUT\nC\nDQ[3:0]Quad\n1 2 Cx0\nMSBLSB\nCommand\nA[MAX]A[MIN]\nMSBLSB\nDummy cyclesDOUTDOUTDOUTDOUT\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/8; For quad protocol, \nCx = 1 + (A[MAX] + 1)/8.\n2. S# not shown.\n3. DTR QUAD INPUT/OUTPUT FAST READ and 4-BYTE DTR QUAD INPUT/OUTPUT FAST READ commands.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 51Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nWRITE ENABLE/DISABLE Operations\nTo initiate a command, S# is driven LOW and held LOW until the eighth bit of the command code has\nbeen latched in, after which it must be driven HIGH. For extended-, dual-, and quad-SPI protocols\nrespectively, the command code is input on DQ0, DQ[1:0], and DQ[3:0]. If S# is not driven HIGH after\nthe command code has been latched in, the command is not executed, flag status register error bits\nare not set, and the write enable latch remains cleared to its default setting of 0, providing protection\nagainst errant data modification.\nTable 24: WRITE ENABLE/DISABLE Operations\nOperation Name Description/Conditions\nWRITE ENABLE (06h) Sets the write enable latch bit before each PROGRAM, ERASE, and WRITE command.\nWRITE DISABLE (04h) Clears the write enable latch bit. In case of a protection error, WRITE DISABLE will not clear\nthe bit. Instead, a CLEAR FLAG STATUS REGISTER command must be issued to clear both flags.\nFigure 31: WRITE ENABLE and WRITE DISABLE Timing\nDQ0\nMSBLSBDual\nDon’t CareCommand BitsDQ00 1 2 4 5 3 7 6\nCExtended\nHigh-Z DQ1MSBLSB\n0 0 0 0 0 0 1 1Command BitsS#\nS#\n0 0 1 0\nMSB1 0\nC\nLSB\nDQ1\nDQ2Quad\nCommand BitsS#\n0\n0\nDQ3 0 0DQ0 0 0\n1\n1DQ1 0 0 0 11 2 0\nC3\nNote: 1. WRITE ENABLE command sequence and code, shown here, is 06h (0000 0110 binary); WRITE DISABLE is identical,\nbut its command code is 04h (0000 0100 binary).256Mb, 1.8V Multiple I/O Serial Flash Memory\nWRITE ENABLE/DISABLE Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 52Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nREAD REGISTER Operations\nTo initiate a command, S# is driven LOW. For extended SPI protocol, input is on DQ0, output on DQ1.\nFor dual SPI protocol, input/output is on DQ[1:0] and for quad SPI protocol, input/output is on\nDQ[3:0]. The operation is terminated by driving S# HIGH at any time during data output.\nTable 25: READ REGISTER Operations\nOperation Name Description/Conditions Note\nREAD STATUS REGISTER (05h) Can be read continuously and at any time, including during a\nPROGRAM, ERASE, or WRITE operation. If one of these operations is\nin progress, checking the write in progress bit or P/E controller bit is\nrecommended before executing the command.READ FLAG STATUS REGISTER (70h)\nREAD NONVOLATILE CONFIGURATION\nREGISTER (B5h)Can be read continuously. After all 16 bits of the register have been\nread, a 0 is output. All reserved fields output a value of 1.1\nREAD VOLATILE CONFIGURATION\nREGISTER (85h)When the register is read continuously, the same byte is output\nrepeatedly.\nREAD ENHANCED VOLATILE\nCONFIGURATION REGISTER (65h)\nREAD EXTENDED ADDRESS REGISTER\n(C8h)\nNote: 1. The operation will have output data starting from the least significant byte.\nFigure 32: READ REGISTER Timing\nHigh-Z DQ17 8 9 10 11 12 13 14 15 0\nC\nMSBDQ0LSB\nCommand\n3 4 5 6 7 0\nC\nMSBDQ[1:0]LSB\nCommand\nMSBDOUTDOUTDOUTDOUTDOUTLSBExtended\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDOUTDOUTDOUTDOUT\nDual\nQuad\n1 2 3 0\nC\nMSBDQ[3:0]LSB\nCommand\nMSBDOUTDOUTDOUTLSB\nDon’t Care\nNotes: 1. Supports all READ REGISTER commands except DYNAMIC PROTECTION BITS READ.\n2. A READ NONVOLATILE CONFIGURATION REGISTER operation will output data starting from the least significant\nbyte.\n3. S# not shown.256Mb, 1.8V Multiple I/O Serial Flash Memory\nREAD REGISTER Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 53Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nWRITE REGISTER Operations\nBefore a WRITE REGISTER command is initiated, the WRITE ENABLE command must be executed to\nset the write enable latch bit to 1. To initiate a command, S# is driven LOW and held LOW until the\neighth bit of the last data byte has been latched in, after which it must be driven HIGH; for the WRITE\nNONVOLATILE CONFIGURATION REGISTER command, S# is held LOW until the 16th bit of the last\ndata byte has been latched in. For the extended, dual, and quad SPI protocols respectively, input is on\nDQ0, DQ[1:0], and DQ[3:0], followed by the data bytes. If S# is not driven HIGH, the command is not\nexecuted, flag status register error bits are not set, and the write enable latch remains set to 1. The\noperation is self-timed and its duration is tW for WRITE STATUS REGISTER and tNVCR for WRITE\nNONVOLATILE CONFIGURATION REGISTER.\nTable 26: WRITE REGISTER Operations\nOperation Name Description/Conditions Note\nWRITE STATUS REGISTER (01h) The WRITE STATUS REGISTER command writes new values to\nstatus register bits 7:2, enabling software data protection. The\nstatus register can also be combined with the W# signal to\nprovide hardware data protection. This command has no effect on\nstatus register bits 1:0.1\nWRITE NONVOLATILE CONFIGURATION\nREGISTER (B1h)For the WRITE STATUS REGISTER and WRITE NONVOLATILE\nCONFIGURATION REGISTER commands, when the operation is in\nprogress, the write in progress bit is set to 1. The write enable\nlatch bit is cleared to 0, whether the operation is successful or not.\nThe status register and flag status register can be polled for the\noperation status. When the operation completes, the write in\nprogress bit is cleared to 0, whether the operation is successful or\nnot.\nWRITE VOLATILE CONFIGURATION\nREGISTER (81h)Because register bits are volatile, change to the bits is immediate.\nReserved bits are not affected by this command.\nWRITE ENHANCED VOLATILE\nCONFIGURATION REGISTER (61h)\nWRITE EXTENDED ADDRESS REGISTER\n(C5h)\nNote: 1. The WRITE NONVOLATILE CONFIGURATION REGISTER operation must have input data starting from the least\nsignificant byte.256Mb, 1.8V Multiple I/O Serial Flash Memory\nWRITE REGISTER Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 54Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 33: WRITE REGISTER Timing\n7 8 9 10 11 12 13 14 15 0\nC\nMSBDQ0LSB\nCommand\n3 4 5 6 7 0\nC\nMSBDQ[1:0]LSB\nCommand\nMSBDINDINDINDINDINLSBExtended\nMSBLSB\nDINDINDINDINDINDINDINDINDIN\nDual\nQuad1 2 3 0\nC\nMSBDQ[3:0]LSB\nCommand\nMSBDINDINDINLSB\nNotes: 1. Supports all WRITE REGISTER commands except WRITE LOCK REGISTER.\n2. Data is two bytes for a WRITE NONVOLATILE CONFIGURATION REGISTER operation, input starting from the least\nsignificant byte.\n3. S# not shown.256Mb, 1.8V Multiple I/O Serial Flash Memory\nWRITE REGISTER Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 55Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nCLEAR FLAG STATUS REGISTER Operation\nTo initiate a command, S# is driven LOW. For the extended-, dual-, and quad-SPI protocols\nrespectively, input is on DQ0, DQ[1:0], and DQ[3:0]. The operation is terminated by driving S# HIGH\nat any time.\nTable 27: CLEAR FLAG STATUS REGISTER Operation\nOperation Name Description/Conditions\nCLEAR FLAG STATUS\nREGISTER (50h)Resets the error bits (erase, program, and protection)\nFigure 34: CLEAR FLAG STATUS REGISTER Timing\n7 0\nC\nMSBDQ0LSB\nCommand\n3 0\nC\nMSBDQ[1:0]LSB\nCommand\n1 0\nC\nMSBDQ[3:0]LSB\nCommandExtended\nDual\nQuad\nNote: 1. S# not shown.256Mb, 1.8V Multiple I/O Serial Flash Memory\nCLEAR FLAG STATUS REGISTER Operation\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 56Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nPROGRAM Operations\nBefore a PROGRAM command is initiated, the WRITE ENABLE command must be executed to set the\nwrite enable latch bit to 1. To initiate a command, S# is driven LOW and held LOW until the eighth bit\nof the last data byte has been latched in, after which it must be driven HIGH. If S# is not driven HIGH,\nthe command is not executed, flag status register error bits are not set, and the write enable latch\nremains set to 1. Each address bit is latched in during the rising edge of the clock. When a command\nis applied to a protected sector, the command is not executed, the write enable latch bit remains set\nto 1, and flag status register bits 1 and 4 are set. If the operation times out, the write enable latch bit is\nreset and the program fail bit is set to 1.\nNote:  The manner of latching data shown and explained in the timing diagrams ensures that the\nnumber of clock pulses is a multiple of one byte before command execution, helping reduce the\neffects of noisy or undesirable signals and enhancing device data protection.\nTable 28: PROGRAM Operations\nOperation Name Description/Conditions\nPAGE PROGRAM (02h) A PROGRAM operation changes a bit from 1 to 0.\nWhen the operation is in progress, the write in progress bit is set to 1.\nThe write enable latch bit is cleared to 0, whether the operation is\nsuccessful or not. The status register and flag status register can be\npolled for the operation status. When the operation completes, the\nwrite in progress bit is cleared to 0. An operation can be paused or\nresumed by the PROGRAM/ERASE SUSPEND or PROGRAM/ERASE\nRESUME command, respectively.\nIf the bits of the least significant address, which is the starting address,\nare not all zero, all data transmitted beyond the end of the current\npage is programmed from the starting address of the same page. If the\nnumber of bytes sent to the device exceed the maximum page size,\npreviously latched data is discarded and only the last maximum page-\nsize number of data bytes are guaranteed to be programmed correctly\nwithin the same page. If the number of bytes sent to the device is less\nthan the maximum page size, they are correctly programmed at the\nspecified addresses without any effect on the other bytes of the same\npage.DUAL INPUT FAST PROGRAM (A2h)\nEXTENDED DUAL INPUT FAST PROGRAM (D2h)\nQUAD INPUT FAST PROGRAM (32h)\nEXTENDED QUAD INPUT FAST PROGRAM (38h)256Mb, 1.8V Multiple I/O Serial Flash Memory\nPROGRAM Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 57Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\n4-BYTE PROGRAM Operations\nTable 29: 4-BYTE PROGRAM Operations\nOperation Name Description/Conditions\n4-BYTE PAGE PROGRAM (12h) PROGRAM operations can be extended to a 4-byte address range, with\n[A31:0] input during address cycle.\nSelection of the 3-byte or 4-byte address range can be enabled in two\nways: through the nonvolatile configuration register or through the\nENABLE 4-BYTE ADDRESS MODE/EXIT 4-BYTE ADDRESS MODE\ncommands.\n4-BYTE commands and DTR 4-BYTE commands function in 4-BYTE and\nDTR 4-BYTE protocol regardless of settings in the nonvolatile\nconfiguration register or enhanced volatile configuration register;\nother commands function in 4-BYTE and DTR protocols only after the\nspecific protocol is enabled by the register settings.4-BYTE QUAD INPUT FAST PROGRAM (34h)\n4-BYTE EXTENDED QUAD INPUT FAST\nPROGRAM (3Eh)\nPROGRAM Operations Timings\nFigure 35: PAGE PROGRAM Command\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINDINDINLSB\nDINDINDINDIN\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINDINDINLSB\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINLSBExtended\nDual\nQuad\nNotes: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1); For dual-SPI protocol, \nCx = 3 + (A[MAX] + 1)/2; For quad-SPI protocol, C x = 1 + (A[MAX] + 1)/4.\n2. S# not shown. The operation is self-timed, and its duration is tPP.256Mb, 1.8V Multiple I/O Serial Flash Memory\nPROGRAM Operations Timings\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 58Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 36: DUAL INPUT FAST PROGRAM Command\nExtended\nDual3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand DINLSB\nA[MAX]A[MIN]\nMSBDINDINDINDIN7 8 Cx0\nC\nMSBDQ0LSB\nCommand DINLSB\nDQ1 DINA[MAX]\nHigh-ZA[MIN]\nDIN\nMSBDINDIN\nDINDIN\nDINDIN\nDIN\nNotes: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1); For dual-SPI protocol, \nCx = 3 + (A[MAX] + 1)/2.\n2. S# not shown.\nFigure 37: EXTENDED DUAL INPUT FAST PROGRAM Command\nExtended\nDual3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand DINLSB\nA[MAX]A[MIN]\nMSBDINDINDINDIN7 8 Cx0\nC\nMSBDQ0LSB\nCommand DINLSB\nDQ1 DIN High-ZA[MIN]\nA[MAX]DIN\nMSBDINDIN\nDINDIN\nDINDIN\nDIN\nNotes: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1)/2; For dual-SPI protocol, \nCx = 3 + (A[MAX] + 1)/2.\n2. S# not shown.256Mb, 1.8V Multiple I/O Serial Flash Memory\nPROGRAM Operations Timings\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 59Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 38: QUAD INPUT FAST PROGRAM Command\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand DINLSB\nDQ[3:1] DINA[MAX]\nHigh-ZA[MIN]\nDIN\nMSBDINDIN\nDINExtended\nQuad1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand DINLSB\nA[MAX]A[MIN]\nMSBDINDIN\nNotes: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1); For quad-SPI protocol, \nCx = 1 + (A[MAX] + 1)/4.\n2. S# not shown.\nFigure 39: EXTENDED QUAD INPUT FAST PROGRAM Command\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand DINLSB\nDQ[2:1] DIN High-ZA[MIN]\nA[MAX]DIN\nDINDIN\nDIN\nDQ3 DIN ‘1’\nMSBDINDINExtended\nQuad\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand DINLSB\nA[MAX]A[MIN]\nMSBDINDIN\nNotes: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1)/4; For quad-SPI protocol, \nCx = 1 + (A[MAX] + 1)/4.\n2. S# not shown.256Mb, 1.8V Multiple I/O Serial Flash Memory\nPROGRAM Operations Timings\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 60Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nERASE Operations\nAn ERASE operation changes a bit from 0 to 1. Before any ERASE command is initiated, the WRITE\nENABLE command must be executed to set the write enable latch bit to 1; if not, the device ignores\nthe command and no error bits are set to indicate operation failure. S# is driven LOW and held LOW\nuntil the eighth bit of the last data byte has been latched in, after which it must be driven HIGH. The\noperations are self-timed, and duration is tSSE, tSE, or tBE according to command.\nIf S# is not driven HIGH, the command is not executed, flag status register error bits are not set, and\nthe write enable latch remains set to 1. A command applied to a protected subsector is not executed.\nInstead, the write enable latch bit remains set to 1, and flag status register bits 1 and 5 are set.\nWhen the operation is in progress, the program or erase controller bit of the flag status register is set\nto 0. In addition, the write in progress bit is set to 1. When the operation completes, the write in\nprogress bit is cleared to 0. The write enable latch bit is cleared to 0, whether the operation is\nsuccessful or not. If the operation times out, the write enable latch bit is reset and the erase error bit is\nset to 1.\nThe status register and flag status register can be polled for the operation status. When the operation\ncompletes, these register bits are cleared to 1.\nNote:  For all ERASE operations, noisy or undesirable signal effects can be reduced and device data\nprotection enhanced by holding S# LOW until the eighth bit of the last data byte has been latched in;\nthis ensures that the number of clock pulses is a multiple of one byte before command execution.\nTable 30: ERASE Operations\nOperation Name Description/Conditions\nSUBSECTOR ERASE (52h/20h) Sets the selected subsector or sector bits to FFh. Any address within the subsector is\nvalid for entry. Each address bit is latched in during the rising edge of the clock. The\noperation can be suspended and resumed by the PROGRAM/ERASE SUSPEND and\nPROGRAM/ERASE RESUME commands, respectively.SECTOR ERASE (D8h)\nBULK ERASE (C7h/60h) Sets the device bits to FFh. \nThe command is not executed if any sector is locked. Instead, the write enable latch bit\nremains set to 1, and flag status register bits 1 and 5 are set.256Mb, 1.8V Multiple I/O Serial Flash Memory\nERASE Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 61Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 40: SUBSECTOR and SECTOR ERASE Timing\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\n3 4 Cx0\nC\nMSBDQ0[1:0]LSB\nCommand\nA[MAX]A[MIN]\n1 2 Cx0\nC\nMSBDQ0[3:0]LSB\nCommand\nA[MAX]A[MIN]Extended\nDual\nQuad\nNotes: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1); For dual-SPI protocol, C x = 3 + (A[MAX] + 1)/2; For quad-SPI\nprotocol, C x = 1 + (A[MAX] + 1)/4.\n2. S# not shown.\nFigure 41: BULK ERASE Timing\n7 0\nC\nMSBDQ0LSB\nCommand\n3 0\nC\nMSBDQ[1:0]LSB\nCommand\n1 0\nC\nMSBDQ[3:0]LSB\nCommandExtended\nDual\nQuad\nNote: 1. S# not shown.256Mb, 1.8V Multiple I/O Serial Flash Memory\nERASE Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 62Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nSUSPEND/RESUME Operations\nPROGRAM/ERASE SUSPEND Operations\nA PROGRAM/ERASE SUSPEND command enables the memory controller to interrupt and suspend\nan array PROGRAM or ERASE operation within the program/erase latency. To initiate the command,\nS# is driven LOW, and the command code is input on DQn. The operation is terminated by the\nPROGRAM/ERASE RESUME command.\nFor a PROGRAM SUSPEND, the flag status register bit 2 is set to 1. For an ERASE SUSPEND, the flag\nstatus register bit 6 is set to 1.\nAfter an erase/program latency time, the flag status register bit 7 is also set to 1, but the device is\nconsidered in suspended state once bit 7 of the flag status register outputs 1 with at least one byte\noutput. In the suspended state, the device is waiting for any operation.\nIf the time remaining to complete the operation is less than the suspend latency, the device completes\nthe operation and clears the flag status register bits 2 or 6, as applicable. Because the suspend state is\nvolatile, if there is a power cycle, the suspend state information is lost and the flag status register\npowers up as 80h.\nIt is possible to nest a PROGRAM/ERASE SUSPEND operation inside a PROGRAM/ERASE SUSPEND\noperation just once. Issue an ERASE command and suspend it. Then issue a PROGRAM command\nand suspend it also. With the two operations suspended, the next PROGRAM/ERASE RESUME\ncommand resumes the latter operation, and a second PROGRAM/ERASE RESUME command\nresumes the former (or first) operation.\nPROGRAM/ERASE RESUME Operations\nA PROGRAM/ERASE RESUME operation terminates the PROGRAM/ERASE RESUME command. To\ninitiate the command, S# is driven LOW, and the command code is input on DQn. The operation is\nterminated by driving S# HIGH.\nTable 31: SUSPEND/RESUME Operations\nOperation Name Description/Conditions\nPROGRAM SUSPEND (75h) A READ operation is possible in any page except the one in a suspended state. Reading\nfrom a sector that is in a suspended state will output indeterminate data.\nERASE SUSPEND (75h) A PROGRAM or READ operation is possible in any sector except the one in a suspended\nstate. Reading from a sector that is in a suspended state will output indeterminate\ndata.\nDuring a SUSPEND SUBSECTOR ERASE operation, reading an address in the sector that\ncontains the suspended subsector could output indeterminate data.\nThe device ignores a PROGRAM command to a sector that is in an erase suspend state;\nit also sets the flag status register bit 4 to 1 (program failure/protection error) and\nleaves the write enable latch bit unchanged.\nWhen the ERASE resumes, it does not check the new lock status of the WRITE\nVOLATILE LOCK BITS command.\nPROGRAM RESUME (7Ah) The status register write in progress bit is set to 1 and the flag status register program\nerase controller bit is set to 0. The command is ignored if the device is not in a\nsuspended state.\nWhen the operation is in progress, the program or erase controller bit of the flag\nstatus register is set to 0. The flag status register can be polled for the operation\nstatus. When the operation completes, that bit is cleared to 1.ERASE RESUME (7Ah)\nNote: 1. See the Operations Allowed/Disallowed During Device States table.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSUSPEND/RESUME Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 63Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 42: PROGRAM/ERASE SUSPEND and RESUME Timing\n7 0\nC\nMSBDQ0LSB\nCommand\n3 0\nC\nMSBDQ[1:0]LSB\nCommand\n1 0\nC\nMSBDQ[3:0]LSB\nCommandExtended\nDual\nQuad\nNote: 1. S# not shown.256Mb, 1.8V Multiple I/O Serial Flash Memory\nSUSPEND/RESUME Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 64Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nONE-TIME PROGRAMMABLE Operations\nREAD OTP ARRAY Command\nTo initiate a READ OTP ARRAY command, S# is driven LOW. The command code is input on DQ0,\nfollowed by address bytes and dummy clock cycles. Each address bit is latched in during the rising\nedge of C. Data is shifted out on DQ1, beginning from the specified address and at a maximum\nfrequency of fC (MAX) on the falling edge of the clock. The address increments automatically to the\nnext address after each byte of data is shifted out. There is no rollover mechanism; therefore, if read\ncontinuously, after location 0x40, the device continues to output data at location 0x40. The operation\nis terminated by driving S# HIGH at any time during data output.\nFigure 43: READ OTP ARRAY Command Timing\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDummy cycles\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesExtended\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDOUTDOUTDOUTDOUT\nDummy cyclesDual\nQuadDQ1 High-Z\nDon’t Care\nNote: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1); For dual-SPI protocol, C x = 3 + (A[MAX] + 1)/2; For quad-SPI\nprotocol, C x = 1 + (A[MAX] + 1)/4.\nPROGRAM OTP ARRAY Command\nTo initiate the PROGRAM OTP ARRAY command, the WRITE ENABLE command must be issued to set\nthe write enable latch bit to 1; otherwise, the PROGRAM OTP ARRAY command is ignored and flag\nstatus register bits are not set. S# is driven LOW and held LOW until the eighth bit of the last data byte\nhas been latched in, after which it must be driven HIGH. The command code is input on DQ0,\nfollowed by address bytes and at least one data byte. Each address bit is latched in during the rising\nedge of the clock. When S# is driven HIGH, the operation, which is self-timed, is initiated; its duration\nis tPOTP . There is no rollover mechanism; therefore, after a maximum of 65 bytes are latched in the\nsubsequent bytes are discarded.\nPROGRAM OTP ARRAY programs, at most, 64 bytes to the OTP memory area and one OTP control\nbyte. When the operation is in progress, the write in progress bit is set to 1. The write enable latch bit\nis cleared to 0, whether the operation is successful or not, and the status register and flag status\nregister can be polled for the operation status. When the operation completes, the write in progress\nbit is cleared to 0.\nIf the operation times out, the write enable latch bit is reset and the program fail bit is set to 1. If S# is\nnot driven HIGH, the command is not executed, flag status register error bits are not set, and the write\nenable latch remains set to 1. The operation is considered complete once bit 7 of the flag status\nregister outputs 1 with at least one byte output.256Mb, 1.8V Multiple I/O Serial Flash Memory\nONE-TIME PROGRAMMABLE Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 65Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nThe OTP control byte (byte 64) is used to permanently lock the OTP memory array.\nTable 32: OTP Control Byte (Byte 64)\nBit Name Settings Description\n0 OTP control byte 0 = Locked\n1 = Unlocked (default)Used to permanently lock the 64-byte OTP array. When bit 0 =\n1, the 64-byte OTP array can be programmed. When bit 0 = 0,\nthe 64-byte OTP array is read only.\nOnce bit 0 has been programmed to 0, it can no longer be\nchanged to 1. Program OTP array is ignored, the write enable\nlatch bit remains set, and flag status register bits 1 and 4 are\nset.\nFigure 44: PROGRAM OTP Command Timing\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINDINDINLSB\nDINDINDINDIN\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINDINDINLSB\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINLSBExtended\nDual\nQuad\nNote: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1); For dual-SPI protocol, C x = 3 + (A[MAX] + 1)/2; For quad-SPI\nprotocol, C x = 1 + (A[MAX] + 1)/4.256Mb, 1.8V Multiple I/O Serial Flash Memory\nONE-TIME PROGRAMMABLE Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 66Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nADDRESS MODE Operations\nENTER and EXIT 4-BYTE ADDRESS MODE Command\nTo initiate these commands, S# is driven LOW, and the command is input on DQ n.\nTable 33: ENTER and EXIT 4-BYTE ADDRESS MODE Operations\nOperation Name Description/Conditions\nENTER 4-BYTE ADDRESS MODE (B7h) The effect of the command is immediate. The default address mode is three\nbytes, and the device returns to the default upon exiting the 4-byte address\nmode.EXIT 4-BYTE ADDRESS MODE (E9h)\nDEEP POWER-DOWN Operations\nENTER DEEP POWER-DOWN Command\nTo execute ENTER DEEP POWER-DOWN, S# must be driven HIGH after the eighth bit of the\ncommand code is latched in, after which, tDP time must elapse before the supply current is reduced\nto I CC2.. Any attempt to execute ENTER DEEP POWER-DOWN during a WRITE operation is rejected\nwithout affecting the operation.\nIn deep power-down mode, no device error bits are set, the WEL state is unchanged, and the device\nignores all commands except RELEASE FROM DEEP POWER-DOWN, RESET ENABLE, RESET,\nhardware reset, and power-loss rescue sequence commands.\nRELEASE FROM DEEP POWER-DOWN Command\nTo execute the RELEASE FROM DEEP POWER-DOWN command, S# is driven LOW, followed by the\ncommand code. Sending additional clock cycles on C while S# is driven LOW voids the command.\nRELEASE FROM DEEP POWER-DOWN is terminated by driving S# HIGH. The device enters standby\nmode after S# is driven HIGH followed by a delay of tRDP . S# must remain HIGH during this time.\nTable 34: DEEP POWER-DOWN Operations\nOperation Name Description/Conditions\nENTER DEEP\nPOWER-DOWN (B9h)The command is used to place the device in deep power-down mode for the lowest\ndevice power consumption, with device current reduced to I CC2. This command can also\nbe used as a software protection mechanism while the device is not in active use.\nRELEASE FROM\nDEEP POWER-DOWN (ABh)The command is used to exit from deep power-down mode. The device also exits deep\npower-down mode upon:\nA power-down, entering standby mode with the next power-up. \nA hardware or software reset operation, entering standby mode with a recovery time as\nspecified in the AC Reset Specifications.256Mb, 1.8V Multiple I/O Serial Flash Memory\nDEEP POWER-DOWN Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 67Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nDEEP POWER-DOWN Timings\nFigure 45: ENTER DEEP POWER-DOWN Timing\nExtended\ntDP\nMSBLSB\nCommand DQ0CS#\n7 0\nDeep\nPower-Down\nMode Standby\nMode \nQuad\nMSBLSB\nCommand DQ0[3:0]CS#\nDeep\nPower-Down\nMode Standby\nMode Dual\nMSBLSB\nCommand DQ0[1:0]S#\nDeep\nPower-Down\nMode Standby\nMode C3 0\n1 0tDP\ntDP256Mb, 1.8V Multiple I/O Serial Flash Memory\nDEEP POWER-DOWN Timings\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 68Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 46: RELEASE FROM DEEP POWER-DOWN Timing\nExtended\nMSBLSB\nCommand DQ0CS#\n7 0\nDeep\nPower-Down\nMode Standby\nMode \nQuad\nMSBLSB\nCommand DQ[3:0]CS#Dual\nMSBLSB\nCommand DQ[1:0]S#\nC3 0\n1 0Deep\nPower-Down\nMode Standby\nMode \nDeep\nPower-Down\nMode Standby\nMode tRDP\ntRDP\ntRDP256Mb, 1.8V Multiple I/O Serial Flash Memory\nDEEP POWER-DOWN Timings\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 69Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nQUAD PROTOCOL Operations\nENTER or RESET QUAD INPUT/OUTPUT MODE Command\nTo initiate these commands, the WRITE ENABLE command must not be executed. S# must be driven\nLOW, and the command must be input on DQ n.\nTable 35: ENTER and RESET QUAD PROTOCOL Operations\nOperation Name Description/Conditions\nENTER QUAD INPUT/OUTPUT MODE (35h) The effect of the command is immediate.\nRESET QUAD INPUT/OUTPUT MODE (F5h)256Mb, 1.8V Multiple I/O Serial Flash Memory\nQUAD PROTOCOL Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 70Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nCYCLIC REDUNDANCY CHECK Operations\nA CYCLIC REDUNDANCY CHECK (CRC) operation is a hash function designed to detect accidental\nchanges to raw data and is used commonly in digital networks and storage devices such as hard disk\ndrives. A CRC-enabled device calculates a short, fixed-length binary sequence, known as the CRC\ncode or just CRC, for each block of data. CRC can be a higher performance alternative to reading data\ndirectly in order to verify recently programmed data. Or, it can be used to check periodically the data\nintegrity of a large block of data against a stored CRC reference over the life of the product. CRC helps\nimprove test efficiency for programmer or burn-in stress tests. No system hardware changes are\nrequired to enable CRC.\nThe CRC-64 operation follows the ECMA standard. The generating polynomial is:\nG(x) = x64 + x62 + x57 + x55 + x54 + x53 + x52 + x47 + x46 + x45 + x40 + x39 + x38 + x37 + x35 + x33\n+ x32 + x31 + x29 + x27 + x24 + x23 + x22 + x21 + x19 + x17 + x13 + x12 + x10 + x9 + x7 + x4 + x + 1\nNote:  The data stream sequence is from LSB to MSB and the default initial CRC value is all zero.\nThe device CRC operation generates the CRC result of the entire device or of an address range\nspecified by the operation. Then the CRC result is compared with the expected CRC data provided in\nthe sequence. Finally the device indicates a pass or fail through the bit #4 of FLAG STATUS REGISTER.\nIf the CRC fails, it is possible to take corrective action such as verifying with a normal read mode or by\nrewriting the array data.\nCRC operation supports CRC data read back when CRC check fails; the CRC data generated from the\ntarget address range or entire device will be stored in a dedicated register: general purpose read\nregister (GPRR) only when CRC check fails, and it can be read out through the GPRR read sequence\nwith command 96h, least significant byte first. GPRR is reset to default all 0 at the beginning of the\nCRC operation, and so customer will read all 0 if CRC operation pass.\nNote that the GPRR is a volatile register. It is cleared to all 0s on power-up and hardware/software\nreset. Read GPRR starts from the first location, when clocked continuously, will output 00h after\nlocation 64.\nThe CYCLIC REDUNDANCY CHECK operation command sequences are shown in the tables below,\nfor an entire die or for a selected range.\nTable 36: CRC Command Sequence on Entire Device\nCommand Sequence\nDescription Byte# Data\n1 9Bh Command code for interface activation\n2 27h Sub-command code for CRC operation\n3 FFh CRC operation option selection (CRC operation on entire device)\n4 CRC[7:0] 1st byte of expected CRC value\n5–10 CRC[55:8] 2nd to 7th byte of expected CRC value\n11 CRC[63:56] 8th byte of expected CRC value\nDrive S# HIGH Operation sequence confirmed; CRC operation starts256Mb, 1.8V Multiple I/O Serial Flash Memory\nCYCLIC REDUNDANCY CHECK Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 71Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nTable 37: CRC Command Sequence on a Range\nCommand Sequence Description\nByte# Data\n1 9Bh Command code for interface activation\n2 27h Sub-command code for CRC operation\n3 FEh CRC operation option selection (CRC operation on a range)\n4 CRC[7:0] 1st byte of expected CRC value\n5–10 CRC[55:8] 2nd to 7th byte of expected CRC value\n11 CRC[63:56] 8th byte of expected CRC value\n12 Start Address [7:0] Specifies the starting byte address for CRC operation\n13–14 Start Address [23:8]\n15 Start Address [31:24]\n16 Stop Address [7:0] Specifies the ending byte address for CRC operation\n17–18 Stop Address [23:8]\n19 Stop Address [31:24]\nDrive S# HIGH Operation sequence confirmed; CRC operation starts256Mb, 1.8V Multiple I/O Serial Flash Memory\nCYCLIC REDUNDANCY CHECK Operations\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 72Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nState Table\nThe device can be in only one state at a time. Depending on the state of the device, some operations\nas shown in the table below are allowed (Yes) and others are not (No). For example, when the device is\nin the standby state, all operations except SUSPEND are allowed in any sector. For all device states\nexcept the erase suspend state, if an operation is allowed or disallowed in one sector, it is allowed or\ndisallowed in all other sectors. In the erase suspend state, a PROGRAM operation is allowed in any\nsector except the one in which an ERASE operation has been suspended.\nTable 38: Operations Allowed/Disallowed During Device States\nOperationStandby\nStateProgram or\nErase StateSubsector Erase Suspend or\nProgram Suspend StateErase Suspend\nState Notes\nREAD (memory) Yes No Yes Yes 1\nREAD\n(status/flag status\nregisters)Yes Yes Yes Yes 6\nPROGRAM Yes No No Yes/No 2\nERASE\n(sector/subsector)Yes No No No 3\nWRITE Yes No No No 4\nWRITE Yes No Yes Yes 5\nSUSPEND No Yes No No 7\nNotes: 1. All READ operations except READ STATUS REGISTER and READ FLAG REGISTER. When issued to a sector or\nsubsector that is simultaneously in an erase suspend state, the READ operation is accepted, but the data output\nis not guaranteed until the erase has completed.\n2. All PROGRAM operations except PROGRAM OTP. In the erase suspend state, a PROGRAM operation is allowed in\nany sector (Yes) except the sector (No) in which an ERASE operation has been suspended.\n3. Applies to the SECTOR ERASE or SUBSECTOR ERASE operation.\n4. Applies to the following operations: WRITE STATUS REGISTER, WRITE NONVOLATILE CONFIGURATION REGISTER,\nPROGRAM OTP, and BULK ERASE.\n5. Applies to the WRITE VOLATILE CONFIGURATION REGISTER, WRITE ENHANCED VOLATILE CONFIGURATION\nREGISTER, WRITE ENABLE, WRITE DISABLE, CLEAR FLAG STATUS REGISTER, WRITE EXTENDED ADDRESS\nREGISTER, or WRITE LOCK REGISTER operation.\n6. Applies to the READ STATUS REGISTER or READ FLAG STATUS REGISTER operation.\n7. Applies to the PROGRAM SUSPEND or ERASE SUSPEND operation.256Mb, 1.8V Multiple I/O Serial Flash Memory\nState Table\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 73Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nXIP Mode\nExecute-in-place (XIP) mode allows the memory to be read by sending an address to the device and\nthen receiving the data on one, two, or four pins in parallel, depending on the customer requirements.\nXIP mode offers maximum flexibility to the application, saves instruction overhead, and reduces\nrandom access time.\nActivate and Terminate XIP Using Volatile Configuration Register\nApplications that boot in SPI and must switch to XIP use the volatile configuration register. XIP\nprovides faster memory READ operations by requiring only an address to execute, rather than a\ncommand code and an address.\nTo activate XIP requires two steps. First, enable XIP by setting volatile configuration register bit 3 to 0.\nNext, drive the XIP confirmation bit to 0 during the next FAST READ operation. XIP is then active.\nOnce in XIP , any command that occurs after S# is toggled requires only address bits to execute; a\ncommand code is not necessary, and device operations use the SPI protocol that is enabled. XIP is\nterminated by driving the XIP confirmation bit to 1. The device automatically resets volatile\nconfiguration register bit 3 to 1.\nActivate and Terminate XIP Using Nonvolatile Configuration Register\nApplications that must boot directly in XIP use the nonvolatile configuration register. To enable a\ndevice to power-up in XIP using this register, set nonvolatile configuration register bits [11:9]. Settings\nvary according to protocol, as explained in the Nonvolatile Configuration Register section. Because\nthe device boots directly in XIP , after the power cycle, no command code is necessary. XIP is\nterminated by driving the XIP confirmation bit to 1.\nFigure 47: XIP Mode Directly After Power-On\nC\nVCC\nS#\nDQ0\nDQ[3:1]DOUT Xb DOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUTDOUT0 1 2 3 4 5 6 7 8 910 11 12 13 14 15 16\ntVSI (<100µ)\nNVCR check:\nXIP enabled\nDummy cyclesMode 3\nMode 0\nA[MAX] MSBA[MIN] LSB\nNote: 1. Xb is the XIP confirmation bit and should be set as follows: 0 to keep XIP state; 1 to exit XIP mode and return to\nstandard read mode.256Mb, 1.8V Multiple I/O Serial Flash Memory\nXIP Mode\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 74Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nConfirmation Bit Settings Required to Activate or Terminate XIP\nThe XIP confirmation bit setting activates or terminates XIP after it has been enabled or disabled. This\nbit is the value on DQ0 during the first dummy clock cycle in the FAST READ operation. In dual I/O\nXIP mode, the value of DQ1 during the first dummy clock cycle after the addresses is always Don\'t\nCare. In quad I/O XIP mode, the values of DQ3, DQ2, and DQ1 during the first dummy clock cycle\nafter the addresses are always Don\'t Care.\nTable 39: XIP Confirmation Bit\nBit Value Description\n0 Activates XIP: While this bit is 0, XIP remains activated.\n1 Terminates XIP: When this bit is set to 1, XIP is terminated and the device returns to SPI.\nTable 40: Effects of Running XIP in Different Protocols\nProtocol Effect\nExtended I/O\nand Dual I/OIn a device with a dedicated part number where RESET# is enabled, a LOW pulse on that pin\nresets XIP and the device to the state it was in previous to the last power-up, as defined by the\nnonvolatile configuration register.\nDual I/O Values of DQ1 during the first dummy clock cycle are Don\'t Care.\nQuad I/O1Values of DQ[3:1] during the first dummy clock cycle are Don\'t Care. In a device with a\ndedicated part number, it is only possible to reset memory when the device is deselected.\nNote: 1. In a device with a dedicated part number where RESET# is enabled, a LOW pulse on that pin resets XIP and the\ndevice to the state it was in previous to the last power-up, as defined by the nonvolatile configuration register\nonly when the device is deselected.\nTerminating XIP After a Controller and Memory Reset\nThe system controller and the device can become out of synchronization if, during the life of the\napplication, the system controller is reset without the device being reset. In such a case, the controller\ncan reset the memory to power-on reset if the memory has reset functionality. (Reset is available in\ndevices with a dedicated part number.)\n• 7 clock cycles within S# LOW (S# becomes HIGH before 8th clock cycle)\n• + 9 clock cycles within S# LOW (S# becomes HIGH before 10th clock cycle)\n• + 13 clock cycles within S# LOW (S# becomes HIGH before 14th clock cycle)\n• + 17 clock cycles within S# LOW (S# becomes HIGH before 18th clock cycle)\n• + 25 clock cycles within S# LOW (S# becomes HIGH before 26th clock cycle)\n• + 33 clock cycles within S# LOW (S# becomes HIGH before 34th clock cycle)\nThese sequences cause the controller to set the XIP confirmation bit to 1, thereby terminating XIP .\nHowever, it does not reset the device or interrupt PROGRAM/ERASE operations that may be in\nprogress. After terminating XIP , the controller must execute RESET ENABLE and RESET MEMORY to\nimplement a software reset and reset the device.256Mb, 1.8V Multiple I/O Serial Flash Memory\nXIP Mode\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 75Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nPower-Up and Power-Down\nPower-Up and Power-Down Requirements\nAt power-up and power-down, the device must not be selected; that is, S# must follow the voltage\napplied on V CC until V CC reaches the correct values: V CC,min  at power-up and V SS at power-down.\nTo provide device protection and prevent data corruption and inadvertent WRITE operations during\npower-up, a power-on reset circuit is included. The logic inside the device is held to RESET while V CC\nis less than the power-on reset threshold voltage shown here; all operations are disabled, and the\ndevice does not respond to any instruction. During a standard power-up phase, the device ignores all\ncommands except READ STATUS REGISTER and READ FLAG STATUS REGISTER. These operations\ncan be used to check the memory internal state. After power-up, the device is in standby power mode;\nthe write enable latch bit is reset; the write in progress bit is reset; and the dynamic protection register\nis configured as: (write lock bit, lock down bit) = (0,0).\nNormal precautions must be taken for supply line decoupling to stabilize the V CC supply. Each device\nin a system should have the V CC line decoupled by a suitable capacitor (typically 100nF) close to the\npackage pins. At power-down, when V CC drops from the operating voltage to below the power-on-\nreset threshold voltage shown here, all operations are disabled and the device does not respond to any\ncommand.\nWhen the operation is in progress, the program or erase controller bit of the status register is set to 0.\nTo obtain the operation status, the flag status register must be polled. When the operation completes,\nthe program or erase controller bit is cleared to 1. The cycle is complete after the flag status register\noutputs the program or erase controller bit to 1.\nNote: If power-down occurs while a WRITE, PROGRAM, or ERASE cycle is in progress, data corruption\nmay result.\nNote: In extended-SPI protocol, 1Gb and 2Gb device must wait 100µs after V CC reaches V CC,min  before\npolling the status register or flag status register.\nNote: For additional details about how to properly apply and remove the power supply to the device,\nrefer to TN-25-38: Power-Up, Power-Down, and Brownout Considerations on MT25Q, MT25T, and\nMT35X NOR Flash Memory\nFigure 48: Power-Up Timing\nVCC\nVCC,min\nVWIChip\nresetChip selection not allowed\nPolling allowedtVSL\nTimeDevice fully accessibleVCC,max\nExtended-SPI protocol\nFlag status register bit 7 = 0Status register bit 0 = 1\nNotes: 1.tVSL polling has to be in extended-SPI protocol and STR mode.\n2. During tVSL period, HOLD# is enabled, RESET# disabled, and output strength is in default setting.\n3. In a system that uses a fast V CCramp rate, current design requires a minimum 100µs after V CC reachestVWI, and\nbefore the polling is allowed, even though V CC,min  is achieved.256Mb, 1.8V Multiple I/O Serial Flash Memory\nPower-Up and Power-Down\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 76Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\n4. In extended-SPI protocol, 1Gb and 2Gb device must wait 100µs after V CC reaches V CC,min  before polling the status\nregister or flag status register.\nTable 41: Power-Up Timing and V WI Threshold\nNote 1 applies to entire table\nSymbol Parameter Min Max Unit Notes\ntVSL VCC,min  to device fully accessible – 300 µs 2, 3\nVWI Write inhibit voltage 1.0 1.5 V 2\nNotes: 1. When V CC reaches V CC,min , to determine whether power-up initialization is complete, the host can poll status\nregister bit 0 or flag status register bit 7 only in extended-SPI protocol because the device will accept commands\nonly on DQ0 and output data only on DQ1. When the device is ready, the host has full access using the protocol\nconfigured in the nonvolatile configuration register. If the host cannot poll the status register in x1 SPI mode, it\nis recommended to wait tVSL before accessing the device.\n2. Parameters listed are characterized only.\n3. On the first power-up after an event causing a subsector erase operation interrupt (for example, due to power-\nloss), the maximum time for tVSL will be up to 4.5ms in case of 4KB subsector erase interrupt and up to 36ms in\ncase of 32KB subsector erase interrupt; this accounts for erase recovery embedded operation.256Mb, 1.8V Multiple I/O Serial Flash Memory\nPower-Up and Power-Down\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 77Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nActive, Standby, and Deep Power-Down Modes\nWhen S# is LOW, the device is selected and in active power mode. When S# is HIGH, the device is\ndeselected but could remain in active power mode until ongoing internal operations are completed.\nThen the device goes into standby power mode and device current consumption drops to I CC1.\nDeep power-down mode enbles users to place the device in the lowest power consumption mode,\nICC2. The ENTER DEEP POWER-DOWN command is used to put the device in deep power-down\nmode, and the RELEASE FROM DEEP POWER-DOWN command is used to bring the device out of\ndeep power-down mode. Command details are in the Command Set table and the DEEP POWER-\nDOWN Operations section of this data sheet.\nPower Loss and Interface Rescue\nIf a power loss occurs during a WRITE NONVOLATILE CONFIGURATION REGISTER command, after\nthe next power-on, the device might begin in an undetermined state (XIP mode or an unnecessary\nprotocol). If this occurs, a power loss recovery sequence must reset the device to a fixed state\n(extended-SPI protocol without XIP) until the next power-up.\nIf the controller and memory device get out of synchronization, the controller can follow an interface\nrescue sequence to reset the memory device interface to power-up to the last reset state (as defined by\nlatest nonvolatile configuration register). This resets only the interface, not the entire memory device,\nand any ongoing operations are not interrupted.\nAfter each sequence, the issue should be resolved definitively by running the WRITE NONVOLATILE\nCONFIGURATION REGISTER command again.\nNote:  The two steps in each sequence must be in the correct order, and tSHSL2 must be at least 50ns\nfor the duration of each sequence.\nThe first step for both the power loss recovery and interface rescue sequences is described under\n"Recovery." The second step in the power loss recovery sequence is under "Power Loss Recovery" and\nthe second step in the interface rescue sequence is under "Interface Rescue."\nRecovery\nStep one of both the power loss recovery and interface rescue sequences is DQ0 (PAD DATA) and DQ3\n(PAD HOLD) equal to 1 for the situations listed here:\n• 7 clock cycles within S# LOW (S# becomes HIGH before 8th clock cycle)\n• + 9 clock cycles within S# LOW (S# becomes HIGH before 10th clock cycle)\n• + 13 clock cycles within S# LOW (S# becomes HIGH before 14th clock cycle)\n• + 17 clock cycles within S# LOW (S# becomes HIGH before 18th clock cycle)\n• + 25 clock cycles within S# LOW (S# becomes HIGH before 26th clock cycle)\n• + 33 clock cycles within S# LOW (S# becomes HIGH before 34th clock cycle)\nPower Loss Recovery\nFor power loss recovery, the second part of the sequence is exiting from dual- or quad-SPI protocol by\nusing the following FFh sequence: DQ0 and DQ3 equal to 1 for 8 clock cycles within S# LOW; S#\nbecomes HIGH before 9th clock cycle. After this two-part sequence the extended-SPI protocol is\nactive.\nInterface Rescue\nFor interface rescue, the second part of the sequence is for exiting from dual or quad-SPI protocol by\nusing the following FFh sequence: DQ0 and DQ3 equal to 1 for 16 clock cycles within S# LOW; S#256Mb, 1.8V Multiple I/O Serial Flash Memory\nPower Loss and Interface Rescue\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 78Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nbecomes HIGH before 17th clock cycle. For DTR protocol, 1 should be driven on both edges of clock\nfor 16 cycles with S# LOW. After this two-part sequence, the extended-SPI protocol is active.\nInitial Delivery Status\nThe device is delivered as follows:\n• Memory array erased: all bits are set to 1 (each byte contains FFh)\n• Status register contains 00h (all status register bits are 0)\n• Nonvolatile configuration register (NVCR) bits all erased (FFFFh)256Mb, 1.8V Multiple I/O Serial Flash Memory\nInitial Delivery Status\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 79Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nAbsolute Ratings and Operating Conditions\nStresses greater than those listed may cause permanent damage to the device. This is a stress rating\nonly. Exposure to absolute maximum rating for extended periods may adversely affect reliability.\nStressing the device beyond the absolute maximum ratings may cause permanent damage.\nTable 42: Absolute Ratings\nSymbol Parameter Min Max Units Notes\nTSTG Storage temperature –65 150 °C\nTLEAD Lead temperature during soldering – See note 1 °C\nVCC Supply voltage –0.6 2.4 V 2\nVIO Input/output voltage with respect to ground –0.6 VCC + 0.6 V 2\nVESD Electrostatic discharge voltage\n(human body model)–2000 2000 V 2, 3\nNotes: 1. Compliant with JEDEC Standard J-STD-020C (for small-body, Sn-Pb or Pb assembly), RoHS, and the European\ndirective on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.\n2. All specified voltages are with respect to V SS. During infrequent, nonperiodic transitions, the voltage potential\nbetween V SS and the V CC may undershoot to –2.0V for periods less than 20ns, or overshoot to V CC,max  + 2.0V for\nperiods less than 20ns.\n3. JEDEC Standard JESD22-A114A (C1 = 100pF, R1 = 1500Ω, R2 = 500Ω).\nTable 43: Operating Conditions\nSymbol Parameter Min Max Units\nVCC Supply voltage 1.7 2.0 V\nTA Ambient operating temperature (IT range) –40 85 °C\nTA Ambient operating temperature (AT range) –40 105 °C\nTA Ambient operating temperature (UT range) –40 125 °C\nTable 44: Input/Output Capacitance\nNote 1 applies to entire table\nSymbol Description Min Max Units\nCIN/OUT Input/output capacitance\n(DQ0/DQ1/DQ2/DQ3)– 10 pF\nCIN Input capacitance (other pins) – 6 pF\nCIN/S# Input/Chip select capacitance – 10 pF\nNote: 1. Verified in device characterization; not 100% tested. These parameters are not subject to a production test. They\nare verified by design and characterization. The capacitance is measured according to JEP147 ("PROCEDURE FOR\nMEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)") with V CC and V SS applied and\nall other pins floating (except the pin under test), V BIAS = V CC/2, T A = 25°C, Frequency = 54 MHz.256Mb, 1.8V Multiple I/O Serial Flash Memory\nAbsolute Ratings and Operating Conditions\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 80Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nTable 45: AC Timing Input/Output Conditions\nSymbol Description Min Max Units Notes\nCL Load capacitance – 30 pF 1\n– Input rise and fall times – 1.5 ns\nInput pulse voltages 0.2V CC to 0.8V CC V 2\nInput timing reference voltages 0.3V CC to 0.7V CC V\nOutput timing reference voltages VCC/2 V\nNotes: 1. Output buffers are configurable by user.\n2. For quad/dual operations: 0V to V CC.\nFigure 49: AC Timing Input/Output Reference Levels\n0.8VCC\n0.2VCC0.7VCC0.5VCC0.3VCCInput levels1I/O timing\nreference levels\nNote: 1. 0.8V CC = V CC for dual/quad operations; 0.2V CC = 0V for dual/quad operations.256Mb, 1.8V Multiple I/O Serial Flash Memory\nAbsolute Ratings and Operating Conditions\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 81Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nDC Characteristics and Operating Conditions\nTable 46: DC Current Characteristics and Operating Conditions\nNotes 1–5 apply to entire table\nParameter Symbol Test Conditions Typ Max Unit\nInput leakage current ILI – ±2 µA\nOutput leakage current ILO – ±2 µA\nStandby current (IT range) ICC1 S# = V CC, VIN = V SS or V CC 15 75 µA\nStandby current (AT range) ICC1 S# = V CC, VIN = V SS or V CC 20 120 µA\nStandby current (UT range) ICC1 S# = V CC, VIN = V SS or V CC 20 180 µA\nDeep power-down current (IT range) ICC2 S# = V CC, VIN = V SS or V CC 2 30 µA\nDeep power-down current (AT range) ICC2 S# = V CC, VIN = V SS or V CC 2 80 µA\nDeep power-down current (UT range) ICC2 S# = V CC, VIN = V SS or V CC 2 120 µA\nOperating current \n(fast-read extended I/O)ICC3 C = 0.1V CC/0.9V CC at 166 MHz,\nDQ1 = open– 20 mA\nC = 0.1V CC/0.9V CC at 54 MHz, DQ1\n= open– 8 mA\nOperating current (fast-read dual I/O) C = 0.1V CC/0.9V CC at 166 MHz DQ\n= open– 25 mA\nOperating current (fast-read quad\nI/O)C = 0.1V CC/0.9V CC at 166 MHz STR\nor 80 MHz DTR DQ = open– 28 mA\nC = 0.1V CC/0.9V CC at 166 MHz STR\nor 90 MHz DTR DQ = open– 31 mA\nOperating current\n(PROGRAM operations)ICC4 S# = V CC – 35 mA\nOperating current\n(WRITE operations)ICC5 S# = V CC – 35 mA\nOperating current (ERASE\noperations)ICC6 S# = V CC – 35 mA\nNotes: 1. All currents are RMS unless noted. Typical values at typical V CC (3.0/1.8V); V IO = 0V/V CC; TC = +25°C.\n2. Standby current is the average current measured over any time interval 5µs after S de-assertion (and any\ninternal operations are complete).\n3. Deep power-down current is the average current measured 5ms over any 5ms time interval, 100µs after the\nENTER DEEP POWER-DOWN operation (and any internal operations are complete).\n4. All read currents are the average current measured over any 1KB continuous read. No load, checker-board\npattern.\n5. All program currents are the average current measured over any 256-byte typical data program.\nTable 47: DC Voltage Characteristics and Operating Conditions\nNote 1 applies to entire table\nParameter Symbol Conditions Min Max Unit\nInput low voltage VIL –0.5 0.3V CC V\nInput high voltage VIH 0.7V CC VCC + 0.4 V\nOutput low voltage VOL IOL = 1.6mA – 0.4 V\nOutput high voltage VOH IOH = –100µA VCC - 0.2 – V\nNote: 1. V IL can undershoot to –1.0V for periods <2ns and V IH may overshoot to V CC,max  + 1.0V for periods less than 2ns.256Mb, 1.8V Multiple I/O Serial Flash Memory\nDC Characteristics and Operating Conditions\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 82Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nAC Characteristics and Operating Conditions\nTable 48: AC Characteristics and Operating Conditions\nParameter SymbolData\nTransfer \nRate Min Typ Max Unit Notes\nClock frequency for all commands other\nthan READ (Extended-SPI, DIO-SPI, and\nQIO-SPI protocol)fC STR DC – 166 MHz\nDTR DC – 90\nClock frequency for READ command (03h\nor 13h)fR STR DC – 54 MHz\nDTR DC – 27\nClock HIGH timetCH STR 2.7 – – ns 2\nDTR 5.0 – –\nClock LOW timetCL STR 2.7 – – ns 2\nDTR 5.0 – –\nClock rise time (peak-to-peak)tCLCH STR/DTR 0.1 – – V/ns 3, 4\nClock fall time (peak-to-peak)tCHCL STR/DTR 0.1 – – V/ns 3, 4\nS# active setup time (relative to clock)tSLCH STR/DTR 2.7 – – ns\nS# not active hold time (relative to clock)tCHSL STR/DTR 2.7 – – ns\nData in setup timetDVCH STR/DTR 1.75 – – ns\ntDVCL DTR only 1.75 – – ns\nData in hold timetCHDX STR 2 – – ns\nDTR 2.3 – – ns\ntCLDX DTR only 2.3 – – ns\nS# active hold time (relative to clock)tCHSH STR 2.7 – – ns\nDTR 5.0 – –\nS# active hold time (relative to clock LOW)\nOnly for writes in DTRtCLSH DTR only 3.375 – – ns\nS# not active setup time (relative to clock)tSHCH STR 2.7 – – ns\nDTR 5.0 – – ns\nS# deselect time after a READ commandtSHSL1 STR/DTR 6 – – ns\nS# deselect time after a nonREAD\ncommandtSHSL2 STR/DTR 30 – – ns 5\nOutput disable timetSHQZ STR/DTR – – 7 ns 3\nClock LOW to output valid under 30pFtCLQV STR/DTR – – 6 ns\nClock LOW to output valid under 10pF STR/DTR – – 5 ns\nClock HIGH to output valid under 30pFtCHQV DTR only – – 6 ns\nClock HIGH to output valid under 10pF DTR only – – 5 ns\nOutput hold timetCLQX STR/DTR 1 – – ns\nOutput hold timetCHQX DTR only 1 – – ns\nHOLD setup time (relative to clock)tHLCH STR/DTR 2.7 – – ns\nHOLD hold time (relative to clock)tCHHH STR/DTR 2.7 – – ns\nHOLD setup time (relative to clock)tHHCH STR/DTR 2.7 – – ns\nHOLD hold time (relative to clock)tCHHL STR/DTR 2.7 – – ns256Mb, 1.8V Multiple I/O Serial Flash Memory\nAC Characteristics and Operating Conditions\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 83Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nTable 48: AC Characteristics and Operating Conditions (Continued)\nParameter SymbolData\nTransfer \nRate Min Typ Max Unit Notes\nHOLD to output Low-ZtHHQX STR/DTR – – 8 ns 3\nHOLD to output High-ZtHLQZ STR/DTR – – 8 ns 3\nCRC check time: main blocktCRC STR/DTR – 1.3 - ms\nCRC check time: full chip (256Mb)tCRC STR/DTR – 1 - s\nWrite protect setup timetWHSL STR/DTR 20 – – ns 6\nWrite protect hold timetSHWL STR/DTR 100 – – ns 6\nS# HIGH to deep power-downtDP STR/DTR 3 – – µs\nS# HIGH to standby mode (DPD exit time)tRDP STR/DTR 30 – – µs\nWRITE STATUS REGISTER cycle timetW STR/DTR – 1.3 8 ms\nWRITE NONVOLATILE CONFIGURATION\nREGISTER cycle timetWNVCR STR/DTR – 0.2 1 s\nNonvolatile sector lock timetPPBP STR/DTR – 0.1 2.8 ms\nProgram ASP registertASPP STR/DTR – 0.1 0.5 ms\nProgram passwordtPASSP STR/DTR – 0.2 0.8 ms\nErase nonvolatile sector lock arraytPPBE STR/DTR – 0.2 1 s\nPage program time (256 bytes)tPP STR/DTR – 120 1800 µs 7\nPage program time ( n bytes) – 18 + 2.5\n× int( n/6)1800 µs 8\nPROGRAM OTP cycle time (64 bytes)tPOTP STR/DTR – 0.12 0.8 ms\nSector erase timetSE STR/DTR – 0.15 1 s\n4KB subsector erase timetSSE STR/DTR – 0.05 0.4 s\n32KB subsector erase timetSSE STR/DTR – 0.1 1 s\n256Mb bulk erase timetBE STR/DTR – 40 200 s\nNotes: 1. Typical values given for T A = 25 °C.\n2.tCH + tCL must add up to 1/fC.\n3. Value guaranteed by characterization; not 100% tested.\n4. Expressed as a slew-rate.\n5. nonREAD commands are WRITE, PROGRAM, and ERASE.\n6. Only applicable as a constraint for a WRITE STATUS REGISTER command when STATUS REGISTER WRITE is set to\n1.\n7. Typical value is applied for pattern: 50% "0" and 50% "1".\n8. int(n) correspond to the integer part of n, For example int (12/8) = 1, int (32/8) = 4, int(15.3) = 15.256Mb, 1.8V Multiple I/O Serial Flash Memory\nAC Characteristics and Operating Conditions\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 84Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nAC Reset Specifications\nTable 49: AC RESET Conditions\nNote 1 applies to entire table\nParameter Symbol Conditions Min Typ Max Unit\nReset pulse widthtRLRH250 – – ns\nReset recovery\ntimetRHSL Device deselected (S# HIGH) and is in XIP mode 40 – – ns\nDevice deselected (S# HIGH) and is in standby\nmode40 – – ns\nCommands are being decoded, any READ\noperations are in progress or any WRITE operation\nto volatile registers are in progress40 – – ns\nAny device array PROGRAM/ERASE/SUSPEND/\nRESUME, PROGRAM OTP, NONVOLATILE SECTOR\nLOCK, and ERASE NONVOLATILE SECTOR LOCK\nARRAY operations are in progress30 – – µs\nWhile a WRITE STATUS REGISTER operation is in\nprogress–tW – ms\nWhile a WRITE NONVOLATILE CONFIGURATION\nREGISTER operation is in progress–tWNVCR – ms\nOn completion or suspension of a SUBSECTOR\nERASE operation–tSSE – s\nDevice in deep power-down mode –tRDP – ms\nWhile ADVANCED SECTOR PROTECTION PROGRAM\noperation is in progress–tASPP – ms\nWhile PASSWORD PROTECTION PROGRAM\noperation is in progress–tPASSP – ms\nSoftware reset\nrecovery timetSHSL3 Device deselected (S# HIGH) and is in standby\nmode40 – – ns\nAny Flash array PROGRAM/ERASE/SUSPEND/\nRESUME, PROGRAM OTP, NONVOLATILE SECTOR\nLOCK, and ERASE NONVOLATILE SECTOR LOCK\nARRAY operations are in progress30 – – µs\nWhile WRITE STATUS REGISTER operation is in\nprogress–tW – ms\nWhile a WRITE NONVOLATILE CONFIGURATION\nREGISTER operation is in progress–tWNVCR – ms\nOn completion or suspension of a SUBSECTOR\nERASE operation–tSSE – s\nDevice in deep power-down mode –tRDP – ms\nWhile ADVANCED SECTOR PROTECTION PROGRAM\noperation is in progress–tASPP – ms\nWhile PASSWORD PROTECTION PROGRAM\noperation is in progress–tPASSP – ms\nChip select high to\nreset hightSHRH Chip must be deselected before reset is de-asserted 10 – – ns\nNotes: 1. Values are guaranteed by characterization; not 100% tested.\n2. The device reset is possible but not guaranteed if tRLRH < 50ns.256Mb, 1.8V Multiple I/O Serial Flash Memory\nAC Reset Specifications\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 85Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 50: Reset AC Timing During PROGRAM and ERASE Cycle\ntSHRH\ntRLRHtRHSLS#\nRESET#\nDon’t Care\nFigure 51: Reset Enable and Reset Memory Timing\nC\nS#\nDQ00 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7\nReset enable Reset memory\nFigure 52: Serial Input Timing STR\ntSLCHtCHSL\ntDVCHtCHDXtCLCHtCHCLtCHSHtSHCHtSHSL\nS#\nC\nDQ0\nDQ1 High-Z High-ZMSB in LSB in\nDon’t Care\nFigure 53: Serial Input Timing DTR\nHigh-Z High-ZtSLCHtCHSL\ntDVCH\ntCHDXtCLCH\ntCHCLtCLSHtSHCHtSHSL\nS#\nC\nDQ0\nDQ1MSB LSB tDVCL\ntCLDX256Mb, 1.8V Multiple I/O Serial Flash Memory\nAC Reset Specifications\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 86Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 54: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1)\nDon’t CareHigh-Z High-ZW#/VPP\nS#\nC\nDQ0\nDQ1tWHSLtSHWL\nFigure 55: Hold Timing\ntHLCHtCHHLtHHCH\ntHLQZtCHHH\ntHHQXS#\nC\nDQ0\nDQ1\nHOLD#\nDon’t Care\nFigure 56: Output Timing for STR\ntCLtCHS#\nC\nDQ1 LSB out\nDon’t CaretCLQX tCLQXtSHQZtCLQVtCLQV256Mb, 1.8V Multiple I/O Serial Flash Memory\nAC Reset Specifications\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 87Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nFigure 57: Output Timing for DTR\ntCLtCHS#\nC\nDQ1 MSB LSBtCLQXtSHQZtCLQVtCHQV\ntCHQX256Mb, 1.8V Multiple I/O Serial Flash Memory\nAC Reset Specifications\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 88Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nProgram/Erase Specifications\nTable 50: Program/Erase Specifications\nParameter Condition Typ Max Units Notes\nErase to suspend Sector erase or erase resume to erase suspend 150 – µs 1\nProgram to suspend Program resume to program suspend 5 – µs 1\nSubsector erase to\nsuspendSubsector erase or subsector erase resume to erase\nsuspend50 – µs 1\nSuspend latency Program 7 25 µs 2\nSuspend latency Subsector erase 15 30 µs 2\nSuspend latency Erase 15 30 µs 3\nNotes: 1. Timing is not internally controlled.\n2. Any READ command accepted.\n3. Any command except the following are accepted: SECTOR, SUBSECTOR, or BULK ERASE; WRITE STATUS\nREGISTER; WRITE NONVOLATILE CONFIGURATION REGISTER; and PROGRAM OTP.256Mb, 1.8V Multiple I/O Serial Flash Memory\nProgram/Erase Specifications\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 89Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\nRevision History\nRev. L – 02/2024\n• General update of the document\n• Clarified default number of dummy clock cycles in STR/DTR in the Command Set Table\nRev. K – 07/2018\n• Added Icc1 and I cc2 for UT in DC Characteristics and Operating Conditions\n• Added tSHRH in AC RESET Conditions table\nRev. J – 03/2018\n• Added Important Notes and Warnings section for further clarification aligning to industry standards\n• Added DEEP POWER-DOWN Operations\n• Added Active Power, Standby Power, and Deep Power-Down modes\n• Added figure for Serial Input Timing DTR\n• Added tCRC in AC Characteristics and Operating Conditions\nRev. I – 07/2017\n• Added UT device (operating temperature range: from –40°C to +125°C)\n• Added Output Timing for DTR figure in AC Reset Specifications\nRev. H – 05/2017\n• Reviewed data in hold time in AC table\nRev. G – 07/2016\n• Changed W# description\n• Updated DTR (MAX) frequency to 90 MHz\n• Changed Status Register table\n• Changed Nonvolatile Configuration Register and Volatile Configuration Register tables\n• Added Initial Delivery Status\nRev. F – 06/2016\n• Added general purpose read register notes to Command Definitions table\nRev. E – 01/2016\n• Added code 60h for BULK ERASE Command in ERASE Operations in Command Set table in\nCommand Definitions section\n• Added note for READ and WRITE REGISTER Operations tables\n• Updated ICC1, and added ICC1 and ICC2 for automotive in DC Current Characteristics and\nOperating Conditions table\nRev. D – 10/2015\n• Typo correction in Output Timing figure in AC Reset Specifications section\nRev. C – 09/2015\n• Revised wrap table\n• Revised supported clock frequencies DTR256Mb, 1.8V Multiple I/O Serial Flash Memory\nRevision History\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 90Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\n• Changed bit 3 setting of Enhanced Volatile Configuration Register from 0 to 1\n• Revised AC table\nRev. B – 08/2015\n• Changed STR frequency at 166Mhz and DTR frequency at 80Mhz\n• Revised cover page part number to: MT25QU256ABA\n• Revised signal assignments\n• Revised supported clock frequencies to adapt at 166 MHz and 80 MHz\n• Revised supported clock frequencies with a note to reference TN-25-07: Tuning Data Pattern for\nMT25Q and MT25T Devices\n• Revised serial flash discovery parameter with a note to reference TN-25-06: SFDP for MT25Q Family\n• Added 166Mhz 80MHz information for ICC3 in DC specifications\n• Updated Icc4, Icc5, and Icc6\n• Preliminary to production\nRev. A – 07/2014\n• Initial release256Mb, 1.8V Multiple I/O Serial Flash Memory\nRevision History\n8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006\n208-368-4000, micron.com/support\nMicron and the Micron logo are trademarks of Micron Technology, Inc.\nAll other trademarks are the property of their respective owners.\nThis data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth\nherein.Although considered final, these specifications are subject to change, as further product development and data characterization\nsometimes occur.\nCCMTD-1725822587-3458\nmt25q_qljs_U_256_ABA_xxT.pdf - Rev. L 02/2024 EN 91Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2014 Micron Technology, Inc.. All rights reserved.\n'}]
!==============================================================================!
### Component Summary: MT25QU256ABA1EW9-0SIT

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.7V to 2.0V
- **Current Ratings**: 
  - Standby Current (IT range): 15 µA (typical), 75 µA (max)
  - Operating Current (fast-read quad I/O): 28 mA (typical)
  - Deep Power-Down Current (IT range): 2 µA (typical), 30 µA (max)
- **Power Consumption**: 
  - Active current during read operations can be up to 31 mA depending on the mode.
- **Operating Temperature Range**: 
  - IT: -40°C to +85°C
  - AT: -40°C to +105°C
  - UT: -40°C to +125°C
- **Package Type**: 
  - Available in multiple packages including 24-ball T-PBGA, 16-pin SOP2, and W-PDFN-8.
- **Special Features**: 
  - SPI-compatible serial bus interface
  - Dual/Quad I/O commands for increased throughput (up to 90 MB/s)
  - Execute-in-place (XIP) functionality
  - PROGRAM/ERASE SUSPEND operations
  - Security features including password protection and sector locking
- **Moisture Sensitive Level**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **MT25QU256ABA** is a high-performance **Serial NOR Flash Memory** device from Micron Technology. It features a multiple input/output (MIO) interface that supports both single and dual/quad data transfer rates, allowing for high-speed data access and programming. The device is designed for applications requiring non-volatile memory with fast read and write capabilities, making it suitable for a variety of embedded systems.

#### Typical Applications:
- **Embedded Systems**: Used in microcontrollers and processors for firmware storage.
- **Consumer Electronics**: Ideal for applications in smartphones, tablets, and other portable devices.
- **Automotive**: Suitable for automotive applications requiring reliable memory solutions.
- **Industrial**: Used in industrial automation systems for data logging and configuration storage.
- **Networking**: Employed in networking equipment for firmware and configuration storage.

This component is particularly advantageous in applications where high-speed data access and low power consumption are critical, such as in IoT devices and real-time data processing systems.