  At end of instruction 1
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     0    0    0    2    0    0    0    1    0    0    1    1 1601 0010 
 memory write:: 1601->M(   0)
  At end of instruction 2
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     0    0    0    4 1601 1601    0   50 1601    0    0 1601 1511 0000 
 memory write:: 1601->M(  10)
  At end of instruction 3
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     1    0    0    6    0 1601 1601    0    0   10   10 1601 1242 0000 
 memory write:: 1605->M(   7)
  At end of instruction 4
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     1    0    0    7    4 1605 1601    4    4    7    7 1605 1633 0000 
  At end of instruction 5
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     1 1601    0    9    0 1601 1601    0    0    7    8    0 1605 0000 
