<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class MCRegisterInfo: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page100776D1EFA6B026"><span>class MCRegisterInfo</span></a></li></ul></nav><main class="content"><h1>class MCRegisterInfo</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class MCRegisterInfo { /* full declaration omitted */ };</code></pre><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L128">llvm/include/llvm/MC/MCRegisterInfo.h:128</a></p><h2>Method Overview</h2><ul><li class="is-family-code">public void  <a href="#CFF6BE9FC6D1D120"><b>InitMCRegisterInfo</b></a>(const llvm::MCRegisterDesc * D, unsigned int NR, unsigned int RA, unsigned int PC, const llvm::MCRegisterClass * C, unsigned int NC, const llvm::MCPhysReg (*)[2] RURoots, unsigned int NRU, const llvm::MCPhysReg * DL, const llvm::LaneBitmask * RUMS, const char * Strings, const char * ClassStrings, const uint16_t * SubIndices, unsigned int NumIndices, const llvm::MCRegisterInfo::SubRegCoveredBits * SubIdxRanges, const uint16_t * RET)</li><li class="is-family-code">public const llvm::MCRegisterDesc &amp;  <a href="#6340B50487226F42"><b>get</b></a>(llvm::MCRegister RegNo) const</li><li class="is-family-code">public int  <a href="#A311B2F5B1A37724"><b>getCodeViewRegNum</b></a>(llvm::MCRegister RegNum) const</li><li class="is-family-code">public int  <a href="#60E1F23935F4CADC"><b>getDwarfRegNum</b></a>(llvm::MCRegister RegNum, bool isEH) const</li><li class="is-family-code">public int  <a href="#A159513C459BCAAA"><b>getDwarfRegNumFromDwarfEHRegNum</b></a>(unsigned int RegNum) const</li><li class="is-family-code">public uint16_t  <a href="#5284AFE4BA5DE8D3"><b>getEncodingValue</b></a>(llvm::MCRegister RegNo) const</li><li class="is-family-code">public Optional&lt;unsigned int&gt;  <a href="#7EE6C9408D646565"><b>getLLVMRegNum</b></a>(unsigned int RegNum, bool isEH) const</li><li class="is-family-code">public llvm::MCRegister  <a href="#FB6CC361B0896AA4"><b>getMatchingSuperReg</b></a>(llvm::MCRegister Reg, unsigned int SubIdx, const llvm::MCRegisterClass * RC) const</li><li class="is-family-code">public const char *  <a href="#9E027495C3F1E080"><b>getName</b></a>(llvm::MCRegister RegNo) const</li><li class="is-family-code">public unsigned int  <a href="#84E93CB40D5C5232"><b>getNumRegClasses</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#143EAA5E5A86AC73"><b>getNumRegUnits</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#AD47BFF077D8E7F2"><b>getNumRegs</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#B0A336552CC5C748"><b>getNumSubRegIndices</b></a>() const</li><li class="is-family-code">public llvm::MCRegister  <a href="#1DEF1765770B16C2"><b>getProgramCounter</b></a>() const</li><li class="is-family-code">public llvm::MCRegister  <a href="#71ABFC26052D37D9"><b>getRARegister</b></a>() const</li><li class="is-family-code">public const llvm::MCRegisterClass &amp;  <a href="#828081CD14B3CA1E"><b>getRegClass</b></a>(unsigned int i) const</li><li class="is-family-code">public const char *  <a href="#B87F2F7B6ACA52CF"><b>getRegClassName</b></a>(const llvm::MCRegisterClass * Class) const</li><li class="is-family-code">public int  <a href="#FEC3714D62414608"><b>getSEHRegNum</b></a>(llvm::MCRegister RegNum) const</li><li class="is-family-code">public llvm::MCRegister  <a href="#DBFFFD009BD930D6"><b>getSubReg</b></a>(llvm::MCRegister Reg, unsigned int Idx) const</li><li class="is-family-code">public unsigned int  <a href="#F2522893C1B76327"><b>getSubRegIdxOffset</b></a>(unsigned int Idx) const</li><li class="is-family-code">public unsigned int  <a href="#8E3DB341799593FE"><b>getSubRegIdxSize</b></a>(unsigned int Idx) const</li><li class="is-family-code">public unsigned int  <a href="#FDFFCC79F03BF5FD"><b>getSubRegIndex</b></a>(llvm::MCRegister RegNo, llvm::MCRegister SubRegNo) const</li><li class="is-family-code">public bool  <a href="#D54BF56CD8DDCC7F"><b>isSubRegister</b></a>(llvm::MCRegister RegA, llvm::MCRegister RegB) const</li><li class="is-family-code">public bool  <a href="#F80DB74BF38DF051"><b>isSubRegisterEq</b></a>(llvm::MCRegister RegA, llvm::MCRegister RegB) const</li><li class="is-family-code">public bool  <a href="#F7A5CFF150CD8531"><b>isSuperOrSubRegisterEq</b></a>(llvm::MCRegister RegA, llvm::MCRegister RegB) const</li><li class="is-family-code">public bool  <a href="#A4ABFB1536BE0A97"><b>isSuperRegister</b></a>(llvm::MCRegister RegA, llvm::MCRegister RegB) const</li><li class="is-family-code">public bool  <a href="#BBAE6978A3B389F0"><b>isSuperRegisterEq</b></a>(llvm::MCRegister RegA, llvm::MCRegister RegB) const</li><li class="is-family-code">public void  <a href="#E63ADC3BF2669DFB"><b>mapDwarfRegsToLLVMRegs</b></a>(const llvm::MCRegisterInfo::DwarfLLVMRegPair * Map, unsigned int Size, bool isEH)</li><li class="is-family-code">public void  <a href="#9946543568AC3327"><b>mapLLVMRegToCVReg</b></a>(llvm::MCRegister LLVMReg, int CVReg)</li><li class="is-family-code">public void  <a href="#3DAD8A20F6D10A68"><b>mapLLVMRegToSEHReg</b></a>(llvm::MCRegister LLVMReg, int SEHReg)</li><li class="is-family-code">public void  <a href="#7FD1F407B68CD8F9"><b>mapLLVMRegsToDwarfRegs</b></a>(const llvm::MCRegisterInfo::DwarfLLVMRegPair * Map, unsigned int Size, bool isEH)</li><li class="is-family-code">public llvm::MCRegisterInfo::regclass_iterator  <a href="#C1134C04144494D9"><b>regclass_begin</b></a>() const</li><li class="is-family-code">public llvm::MCRegisterInfo::regclass_iterator  <a href="#ADB49858DD21D4DF"><b>regclass_end</b></a>() const</li><li class="is-family-code">public iterator_range&lt;llvm::MCRegisterInfo::regclass_iterator&gt;  <a href="#245A9A6141C576B7"><b>regclasses</b></a>() const</li><li class="is-family-code">public detail::concat_range&lt;const MCPhysReg, iterator_range&lt;mc_subreg_iterator&gt;, iterator_range&lt;mc_superreg_iterator&gt;&gt;  <a href="#B95C5EE93DCC8148"><b>sub_and_superregs_inclusive</b></a>(llvm::MCRegister Reg) const</li><li class="is-family-code">public iterator_range&lt;llvm::MCRegisterInfo::mc_subreg_iterator&gt;  <a href="#5E48FFA403F7B1A9"><b>subregs</b></a>(llvm::MCRegister Reg) const</li><li class="is-family-code">public iterator_range&lt;llvm::MCRegisterInfo::mc_subreg_iterator&gt;  <a href="#8CBA4FB806FB788A"><b>subregs_inclusive</b></a>(llvm::MCRegister Reg) const</li><li class="is-family-code">public iterator_range&lt;llvm::MCRegisterInfo::mc_superreg_iterator&gt;  <a href="#86D1207C26D9A4C4"><b>superregs</b></a>(llvm::MCRegister Reg) const</li><li class="is-family-code">public iterator_range&lt;llvm::MCRegisterInfo::mc_superreg_iterator&gt;  <a href="#9EA534611BD42E26"><b>superregs_inclusive</b></a>(llvm::MCRegister Reg) const</li></ul><h2>Methods</h2><h3 id="CFF6BE9FC6D1D120"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CFF6BE9FC6D1D120">Â¶</a><code class="hdoc-function-code language-cpp">void InitMCRegisterInfo(
    const <a href="r5B8E62FFFEF93B65.html">llvm::MCRegisterDesc</a>* D,
    unsigned int NR,
    unsigned int RA,
    unsigned int PC,
    const <a href="r38EBF7CFD70180B6.html">llvm::MCRegisterClass</a>* C,
    unsigned int NC,
    const llvm::MCPhysReg (*)[2] RURoots,
    unsigned int NRU,
    const llvm::MCPhysReg* DL,
    const <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a>* RUMS,
    const char* Strings,
    const char* ClassStrings,
    const uint16_t* SubIndices,
    unsigned int NumIndices,
    const <a href="r43B8DC20DECE4862.html">llvm::MCRegisterInfo::SubRegCoveredBits</a>*
        SubIdxRanges,
    const uint16_t* RET)</code></pre></h3><h4>Description</h4><p>Initialize MCRegisterInfo, called by TableGen auto-generated routines. *DO NOT USE*.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L346">llvm/include/llvm/MC/MCRegisterInfo.h:346</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r5B8E62FFFEF93B65.html">llvm::MCRegisterDesc</a>*<b> D</b></dt><dt class="is-family-code">unsigned int<b> NR</b></dt><dt class="is-family-code">unsigned int<b> RA</b></dt><dt class="is-family-code">unsigned int<b> PC</b></dt><dt class="is-family-code">const <a href="r38EBF7CFD70180B6.html">llvm::MCRegisterClass</a>*<b> C</b></dt><dt class="is-family-code">unsigned int<b> NC</b></dt><dt class="is-family-code">const llvm::MCPhysReg (*)[2]<b> RURoots</b></dt><dt class="is-family-code">unsigned int<b> NRU</b></dt><dt class="is-family-code">const llvm::MCPhysReg*<b> DL</b></dt><dt class="is-family-code">const <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a>*<b> RUMS</b></dt><dt class="is-family-code">const char*<b> Strings</b></dt><dt class="is-family-code">const char*<b> ClassStrings</b></dt><dt class="is-family-code">const uint16_t*<b> SubIndices</b></dt><dt class="is-family-code">unsigned int<b> NumIndices</b></dt><dt class="is-family-code">const <a href="r43B8DC20DECE4862.html">llvm::MCRegisterInfo::SubRegCoveredBits</a>*<b> SubIdxRanges</b></dt><dt class="is-family-code">const uint16_t*<b> RET</b></dt></dl><h3 id="6340B50487226F42"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6340B50487226F42">Â¶</a><code class="hdoc-function-code language-cpp">const <a href="r5B8E62FFFEF93B65.html">llvm::MCRegisterDesc</a>&amp; get(
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegNo) const</code></pre></h3><h4>Description</h4><p>Provide a get method, equivalent to [], but more useful with a pointer to this object.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L447">llvm/include/llvm/MC/MCRegisterInfo.h:447</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegNo</b></dt></dl><h3 id="A311B2F5B1A37724"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A311B2F5B1A37724">Â¶</a><code class="hdoc-function-code language-cpp">int getCodeViewRegNum(
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegNum) const</code></pre></h3><h4>Description</h4><p>Map a target register to an equivalent CodeView register number.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L522">llvm/include/llvm/MC/MCRegisterInfo.h:522</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegNum</b></dt></dl><h3 id="60E1F23935F4CADC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#60E1F23935F4CADC">Â¶</a><code class="hdoc-function-code language-cpp">int getDwarfRegNum(<a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegNum,
                   bool isEH) const</code></pre></h3><h4>Description</h4><p>Map a target register to an equivalent dwarf register number.  Returns -1 if there is no equivalent value.  The second parameter allows targets to use different numberings for EH info and debugging info.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L506">llvm/include/llvm/MC/MCRegisterInfo.h:506</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegNum</b></dt><dt class="is-family-code">bool<b> isEH</b></dt></dl><h3 id="A159513C459BCAAA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A159513C459BCAAA">Â¶</a><code class="hdoc-function-code language-cpp">int getDwarfRegNumFromDwarfEHRegNum(
    unsigned int RegNum) const</code></pre></h3><h4>Description</h4><p>Map a target EH register number to an equivalent DWARF register number.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L514">llvm/include/llvm/MC/MCRegisterInfo.h:514</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNum</b></dt></dl><h3 id="5284AFE4BA5DE8D3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5284AFE4BA5DE8D3">Â¶</a><code class="hdoc-function-code language-cpp">uint16_t getEncodingValue(
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegNo) const</code></pre></h3><h4>Description</h4><p>Returns the encoding for RegNo</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L546">llvm/include/llvm/MC/MCRegisterInfo.h:546</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegNo</b></dt></dl><h3 id="7EE6C9408D646565"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7EE6C9408D646565">Â¶</a><code class="hdoc-function-code language-cpp"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; getLLVMRegNum(
    unsigned int RegNum,
    bool isEH) const</code></pre></h3><h4>Description</h4><p>Map a dwarf register back to a target register. Returns None is there is no mapping.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L510">llvm/include/llvm/MC/MCRegisterInfo.h:510</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNum</b></dt><dt class="is-family-code">bool<b> isEH</b></dt></dl><h3 id="FB6CC361B0896AA4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FB6CC361B0896AA4">Â¶</a><code class="hdoc-function-code language-cpp"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> getMatchingSuperReg(
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> Reg,
    unsigned int SubIdx,
    const <a href="r38EBF7CFD70180B6.html">llvm::MCRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L458">llvm/include/llvm/MC/MCRegisterInfo.h:458</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> Reg</b></dt><dt class="is-family-code">unsigned int<b> SubIdx</b></dt><dt class="is-family-code">const <a href="r38EBF7CFD70180B6.html">llvm::MCRegisterClass</a>*<b> RC</b></dt></dl><h3 id="9E027495C3F1E080"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9E027495C3F1E080">Â¶</a><code class="hdoc-function-code language-cpp">const char* getName(<a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegNo) const</code></pre></h3><h4>Description</h4><p>Return the human-readable symbolic target-specific name for the specified physical register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L478">llvm/include/llvm/MC/MCRegisterInfo.h:478</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegNo</b></dt></dl><h3 id="84E93CB40D5C5232"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#84E93CB40D5C5232">Â¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumRegClasses() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L530">llvm/include/llvm/MC/MCRegisterInfo.h:530</a></p><h3 id="143EAA5E5A86AC73"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#143EAA5E5A86AC73">Â¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumRegUnits() const</code></pre></h3><h4>Description</h4><p>Return the number of (native) register units in the target. Register units are numbered from 0 to getNumRegUnits() - 1. They can be accessed through MCRegUnitIterator defined below.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L498">llvm/include/llvm/MC/MCRegisterInfo.h:498</a></p><h3 id="AD47BFF077D8E7F2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AD47BFF077D8E7F2">Â¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumRegs() const</code></pre></h3><h4>Description</h4><p>Return the number of registers this target has (useful for sizing arrays holding per register information)</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L484">llvm/include/llvm/MC/MCRegisterInfo.h:484</a></p><h3 id="B0A336552CC5C748"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B0A336552CC5C748">Â¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumSubRegIndices() const</code></pre></h3><h4>Description</h4><p>Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op sub-register, while 1 to getNumSubRegIndices() - 1 represent real sub-registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L491">llvm/include/llvm/MC/MCRegisterInfo.h:491</a></p><h3 id="1DEF1765770B16C2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1DEF1765770B16C2">Â¶</a><code class="hdoc-function-code language-cpp"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> getProgramCounter() const</code></pre></h3><h4>Description</h4><p>Return the register which is the program counter.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L435">llvm/include/llvm/MC/MCRegisterInfo.h:435</a></p><h3 id="71ABFC26052D37D9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#71ABFC26052D37D9">Â¶</a><code class="hdoc-function-code language-cpp"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> getRARegister() const</code></pre></h3><h4>Description</h4><p>This method should return the register where the return address can be found.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L430">llvm/include/llvm/MC/MCRegisterInfo.h:430</a></p><h3 id="828081CD14B3CA1E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#828081CD14B3CA1E">Â¶</a><code class="hdoc-function-code language-cpp">const <a href="r38EBF7CFD70180B6.html">llvm::MCRegisterClass</a>&amp; getRegClass(
    unsigned int i) const</code></pre></h3><h4>Description</h4><p>Returns the register class associated with the enumeration value.  See class MCOperandInfo.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L536">llvm/include/llvm/MC/MCRegisterInfo.h:536</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> i</b></dt></dl><h3 id="B87F2F7B6ACA52CF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B87F2F7B6ACA52CF">Â¶</a><code class="hdoc-function-code language-cpp">const char* getRegClassName(
    const <a href="r38EBF7CFD70180B6.html">llvm::MCRegisterClass</a>* Class) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L541">llvm/include/llvm/MC/MCRegisterInfo.h:541</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r38EBF7CFD70180B6.html">llvm::MCRegisterClass</a>*<b> Class</b></dt></dl><h3 id="FEC3714D62414608"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FEC3714D62414608">Â¶</a><code class="hdoc-function-code language-cpp">int getSEHRegNum(<a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegNum) const</code></pre></h3><h4>Description</h4><p>Map a target register to an equivalent SEH register number.  Returns LLVM register number if there is no equivalent value.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L518">llvm/include/llvm/MC/MCRegisterInfo.h:518</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegNum</b></dt></dl><h3 id="DBFFFD009BD930D6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DBFFFD009BD930D6">Â¶</a><code class="hdoc-function-code language-cpp"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> getSubReg(<a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> Reg,
                           unsigned int Idx) const</code></pre></h3><h4>Description</h4><p>Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo. Return zero if the sub-register does not exist.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L454">llvm/include/llvm/MC/MCRegisterInfo.h:454</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> Reg</b></dt><dt class="is-family-code">unsigned int<b> Idx</b></dt></dl><h3 id="F2522893C1B76327"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F2522893C1B76327">Â¶</a><code class="hdoc-function-code language-cpp">unsigned int getSubRegIdxOffset(
    unsigned int Idx) const</code></pre></h3><h4>Description</h4><p>Get the offset of the bit range covered by a sub-register index. If an Offset doesn&apos;t make sense (the index isn&apos;t continuous, or is used to access sub-registers at different offsets), return -1.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L474">llvm/include/llvm/MC/MCRegisterInfo.h:474</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Idx</b></dt></dl><h3 id="8E3DB341799593FE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8E3DB341799593FE">Â¶</a><code class="hdoc-function-code language-cpp">unsigned int getSubRegIdxSize(
    unsigned int Idx) const</code></pre></h3><h4>Description</h4><p>Get the size of the bit range covered by a sub-register index. If the index isn&apos;t continuous, return the sum of the sizes of its parts. If the index is used to access subregisters of different sizes, return -1.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L469">llvm/include/llvm/MC/MCRegisterInfo.h:469</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Idx</b></dt></dl><h3 id="FDFFCC79F03BF5FD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FDFFCC79F03BF5FD">Â¶</a><code class="hdoc-function-code language-cpp">unsigned int getSubRegIndex(
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegNo,
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> SubRegNo) const</code></pre></h3><h4>Description</h4><p>For a given register pair, return the sub-register index if the second register is a sub-register of the first. Return zero otherwise.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L464">llvm/include/llvm/MC/MCRegisterInfo.h:464</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegNo</b></dt><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> SubRegNo</b></dt></dl><h3 id="D54BF56CD8DDCC7F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D54BF56CD8DDCC7F">Â¶</a><code class="hdoc-function-code language-cpp">bool isSubRegister(<a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegA,
                   <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegB) const</code></pre></h3><h4>Description</h4><p>Returns true if RegB is a sub-register of RegA.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L553">llvm/include/llvm/MC/MCRegisterInfo.h:553</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegA</b></dt><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegB</b></dt></dl><h3 id="F80DB74BF38DF051"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F80DB74BF38DF051">Â¶</a><code class="hdoc-function-code language-cpp">bool isSubRegisterEq(<a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegA,
                     <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegB) const</code></pre></h3><h4>Description</h4><p>Returns true if RegB is a sub-register of RegA or if RegB == RegA.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L561">llvm/include/llvm/MC/MCRegisterInfo.h:561</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegA</b></dt><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegB</b></dt></dl><h3 id="F7A5CFF150CD8531"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F7A5CFF150CD8531">Â¶</a><code class="hdoc-function-code language-cpp">bool isSuperOrSubRegisterEq(
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegA,
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegB) const</code></pre></h3><h4>Description</h4><p>Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L573">llvm/include/llvm/MC/MCRegisterInfo.h:573</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegA</b></dt><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegB</b></dt></dl><h3 id="A4ABFB1536BE0A97"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A4ABFB1536BE0A97">Â¶</a><code class="hdoc-function-code language-cpp">bool isSuperRegister(<a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegA,
                     <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegB) const</code></pre></h3><h4>Description</h4><p>Returns true if RegB is a super-register of RegA.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L558">llvm/include/llvm/MC/MCRegisterInfo.h:558</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegA</b></dt><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegB</b></dt></dl><h3 id="BBAE6978A3B389F0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BBAE6978A3B389F0">Â¶</a><code class="hdoc-function-code language-cpp">bool isSuperRegisterEq(
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegA,
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> RegB) const</code></pre></h3><h4>Description</h4><p>Returns true if RegB is a super-register of RegA or if RegB == RegA.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L567">llvm/include/llvm/MC/MCRegisterInfo.h:567</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegA</b></dt><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> RegB</b></dt></dl><h3 id="E63ADC3BF2669DFB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E63ADC3BF2669DFB">Â¶</a><code class="hdoc-function-code language-cpp">void mapDwarfRegsToLLVMRegs(
    const <a href="rA6F1677509BDBFC5.html">llvm::MCRegisterInfo::DwarfLLVMRegPair</a>*
        Map,
    unsigned int Size,
    bool isEH)</code></pre></h3><h4>Description</h4><p>Used to initialize Dwarf register to LLVM register number mapping. Called by TableGen auto-generated routines. *DO NOT USE*.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L404">llvm/include/llvm/MC/MCRegisterInfo.h:404</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rA6F1677509BDBFC5.html">llvm::MCRegisterInfo::DwarfLLVMRegPair</a>*<b> Map</b></dt><dt class="is-family-code">unsigned int<b> Size</b></dt><dt class="is-family-code">bool<b> isEH</b></dt></dl><h3 id="9946543568AC3327"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9946543568AC3327">Â¶</a><code class="hdoc-function-code language-cpp">void mapLLVMRegToCVReg(<a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> LLVMReg,
                       int CVReg)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L424">llvm/include/llvm/MC/MCRegisterInfo.h:424</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> LLVMReg</b></dt><dt class="is-family-code">int<b> CVReg</b></dt></dl><h3 id="3DAD8A20F6D10A68"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3DAD8A20F6D10A68">Â¶</a><code class="hdoc-function-code language-cpp">void mapLLVMRegToSEHReg(<a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> LLVMReg,
                        int SEHReg)</code></pre></h3><h4>Description</h4><p>mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping. By default the SEH register number is just the same as the LLVM register number. FIXME: TableGen these numbers. Currently this requires target specific initialization code.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L420">llvm/include/llvm/MC/MCRegisterInfo.h:420</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> LLVMReg</b></dt><dt class="is-family-code">int<b> SEHReg</b></dt></dl><h3 id="7FD1F407B68CD8F9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7FD1F407B68CD8F9">Â¶</a><code class="hdoc-function-code language-cpp">void mapLLVMRegsToDwarfRegs(
    const <a href="rA6F1677509BDBFC5.html">llvm::MCRegisterInfo::DwarfLLVMRegPair</a>*
        Map,
    unsigned int Size,
    bool isEH)</code></pre></h3><h4>Description</h4><p>Used to initialize LLVM register to Dwarf register number mapping. Called by TableGen auto-generated routines. *DO NOT USE*.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L390">llvm/include/llvm/MC/MCRegisterInfo.h:390</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rA6F1677509BDBFC5.html">llvm::MCRegisterInfo::DwarfLLVMRegPair</a>*<b> Map</b></dt><dt class="is-family-code">unsigned int<b> Size</b></dt><dt class="is-family-code">bool<b> isEH</b></dt></dl><h3 id="C1134C04144494D9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C1134C04144494D9">Â¶</a><code class="hdoc-function-code language-cpp"><a href="r38EBF7CFD70180B6.html">llvm::MCRegisterInfo::regclass_iterator</a>
regclass_begin() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L524">llvm/include/llvm/MC/MCRegisterInfo.h:524</a></p><h3 id="ADB49858DD21D4DF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ADB49858DD21D4DF">Â¶</a><code class="hdoc-function-code language-cpp"><a href="r38EBF7CFD70180B6.html">llvm::MCRegisterInfo::regclass_iterator</a>
regclass_end() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L525">llvm/include/llvm/MC/MCRegisterInfo.h:525</a></p><h3 id="245A9A6141C576B7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#245A9A6141C576B7">Â¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MCRegisterInfo::regclass_iterator&gt;
regclasses() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L526">llvm/include/llvm/MC/MCRegisterInfo.h:526</a></p><h3 id="B95C5EE93DCC8148"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B95C5EE93DCC8148">Â¶</a><code class="hdoc-function-code language-cpp"><a href="rD2F117398AC0AF17.html">detail::concat_range</a>&lt;
    const MCPhysReg,
    iterator_range&lt;mc_subreg_iterator&gt;,
    iterator_range&lt;mc_superreg_iterator&gt;&gt;
sub_and_superregs_inclusive(
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L331">llvm/include/llvm/MC/MCRegisterInfo.h:331</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> Reg</b></dt></dl><h3 id="5E48FFA403F7B1A9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5E48FFA403F7B1A9">Â¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a>Info::mc_subreg_iterator&gt;
subregs(llvm::MCRegister Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L302">llvm/include/llvm/MC/MCRegisterInfo.h:302</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> Reg</b></dt></dl><h3 id="8CBA4FB806FB788A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8CBA4FB806FB788A">Â¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a>Info::mc_subreg_iterator&gt;
subregs_inclusive(llvm::MCRegister Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L309">llvm/include/llvm/MC/MCRegisterInfo.h:309</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> Reg</b></dt></dl><h3 id="86D1207C26D9A4C4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#86D1207C26D9A4C4">Â¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a>Info::mc_superreg_iterator&gt;
superregs(llvm::MCRegister Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L315">llvm/include/llvm/MC/MCRegisterInfo.h:315</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> Reg</b></dt></dl><h3 id="9EA534611BD42E26"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9EA534611BD42E26">Â¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a>Info::mc_superreg_iterator&gt;
superregs_inclusive(llvm::MCRegister Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCRegisterInfo.h#L323">llvm/include/llvm/MC/MCRegisterInfo.h:323</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> Reg</b></dt></dl></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>