INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/Hazard_Detection_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/dual_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/jump_ctrl_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_ctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/main_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/chip/riscv_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sim_1/imports/tb/riscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_soc_tb
