

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Fri Dec 27 12:09:12 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.537|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2801|  2801|  2801|  2801|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2800|  2800|       100|          -|          -|    28|    no    |
        | + Loop 1.1  |    98|    98|        14|          -|          -|     7|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %.preheader5.preheader.critedge ], [ %out_h, %.preheader5.loopexit ]"   --->   Operation 19 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %out_h_0, -4" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 20 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 21 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1"   --->   Operation 22 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %0, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)"   --->   Operation 24 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl28_cast = zext i10 %p_shl to i11"   --->   Operation 25 'zext' 'p_shl28_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h_0, i1 false)"   --->   Operation 26 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl29_cast = zext i6 %p_shl1 to i11"   --->   Operation 27 'zext' 'p_shl29_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%tmp5_0_0_0 = sub i11 %p_shl28_cast, %p_shl29_cast"   --->   Operation 28 'sub' 'tmp5_0_0_0' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)"   --->   Operation 29 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl26_cast = zext i10 %p_shl2 to i11"   --->   Operation 30 'zext' 'p_shl26_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h, i1 false)"   --->   Operation 31 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl27_cast = zext i6 %p_shl3 to i11"   --->   Operation 32 'zext' 'p_shl27_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%tmp5_0_1_0 = sub i11 %p_shl26_cast, %p_shl27_cast"   --->   Operation 33 'sub' 'tmp5_0_1_0' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%tmp_0_2_0 = add i5 %out_h_0, 2"   --->   Operation 34 'add' 'tmp_0_2_0' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_0_2_0, i5 0)"   --->   Operation 35 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_0_2_0, i1 false)"   --->   Operation 36 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl25_cast = zext i6 %p_shl5 to i10"   --->   Operation 37 'zext' 'p_shl25_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%tmp5_0_2_0 = sub i10 %p_shl4, %p_shl25_cast"   --->   Operation 38 'sub' 'tmp5_0_2_0' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)"   --->   Operation 39 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl23_cast = zext i7 %p_shl6 to i11"   --->   Operation 40 'zext' 'p_shl23_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%tmp7_0 = sub i11 %p_shl28_cast, %p_shl23_cast"   --->   Operation 41 'sub' 'tmp7_0' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader.0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 42 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 43 'speclooptripcount' 'empty_95' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 44 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%out_w_0_0 = phi i5 [ %add_ln21, %.preheader.1 ], [ 0, %.preheader.preheader ]" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 45 'phi' 'out_w_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %out_w_0_0, -4" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 46 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 47 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.preheader5.loopexit, label %.preheader.1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i5 %out_w_0_0 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 49 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.63ns)   --->   "%add_ln28 = add i11 %zext_ln28_14, %tmp5_0_0_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 50 'add' 'add_ln28' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln28_9 = sext i11 %add_ln28 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 51 'sext' 'sext_ln28_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i32 %sext_ln28_9 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 52 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 53 'getelementptr' 'input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 54 'load' 'input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln28 = or i5 %out_w_0_0, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 55 'or' 'or_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln28_52 = zext i5 %or_ln28 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 56 'zext' 'zext_ln28_52' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.63ns)   --->   "%add_ln28_1 = add i11 %tmp5_0_0_0, %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 57 'add' 'add_ln28_1' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln28_11 = sext i11 %add_ln28_1 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 58 'sext' 'sext_ln28_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i32 %sext_ln28_11 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 59 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%input_addr_269 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 60 'getelementptr' 'input_addr_269' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%input_load_194 = load i16* %input_addr_269, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 61 'load' 'input_load_194' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 62 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.89>
ST_4 : Operation 63 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 63 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 64 [1/2] (3.25ns)   --->   "%input_load_194 = load i16* %input_addr_269, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 64 'load' 'input_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln28_1 = or i5 %out_w_0_0, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 65 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28_54 = zext i5 %or_ln28_1 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 66 'zext' 'zext_ln28_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.63ns)   --->   "%add_ln28_2 = add i11 %tmp5_0_0_0, %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 67 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln28_13 = sext i11 %add_ln28_2 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 68 'sext' 'sext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i32 %sext_ln28_13 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 69 'zext' 'zext_ln28_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%input_addr_270 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 70 'getelementptr' 'input_addr_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%input_load_195 = load i16* %input_addr_270, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 71 'load' 'input_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 72 [1/1] (1.63ns)   --->   "%add_ln28_3 = add i11 %zext_ln28_14, %tmp5_0_1_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 72 'add' 'add_ln28_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln28_15 = sext i11 %add_ln28_3 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 73 'sext' 'sext_ln28_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln28_18 = zext i32 %sext_ln28_15 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 74 'zext' 'zext_ln28_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%input_addr_271 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 75 'getelementptr' 'input_addr_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%input_load_196 = load i16* %input_addr_271, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 76 'load' 'input_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 5 <SV = 4> <Delay = 13.5>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln28_10 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 77 'sext' 'sext_ln28_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28 = mul i30 %sext_ln28_10, -12554" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 78 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 79 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln28_12 = sext i16 %input_load_194 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 80 'sext' 'sext_ln28_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i30 %sext_ln28_12, -12685" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 81 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 82 'partselect' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (3.25ns)   --->   "%input_load_195 = load i16* %input_addr_270, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 83 'load' 'input_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %input_load_195 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 84 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_2 = mul i28 %sext_ln28, 1933" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 85 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_2, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 86 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln28_65 = sext i14 %tmp to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 87 'sext' 'sext_ln28_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%input_load_196 = load i16* %input_addr_271, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 88 'load' 'input_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln28_16 = sext i16 %input_load_196 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 89 'sext' 'sext_ln28_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_3 = mul i30 %sext_ln28_16, -5322" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 90 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 91 'partselect' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.63ns)   --->   "%add_ln28_4 = add i11 %tmp5_0_1_0, %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 92 'add' 'add_ln28_4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln28_17 = sext i11 %add_ln28_4 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 93 'sext' 'sext_ln28_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln28_19 = zext i32 %sext_ln28_17 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 94 'zext' 'zext_ln28_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr_272 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 95 'getelementptr' 'input_addr_272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (3.25ns)   --->   "%input_load_197 = load i16* %input_addr_272, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 96 'load' 'input_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln28_5 = add i11 %tmp5_0_1_0, %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 97 'add' 'add_ln28_5' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln28_19 = sext i11 %add_ln28_5 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 98 'sext' 'sext_ln28_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln28_20 = zext i32 %sext_ln28_19 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 99 'zext' 'zext_ln28_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%input_addr_273 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_20" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 100 'getelementptr' 'input_addr_273' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (3.25ns)   --->   "%input_load_198 = load i16* %input_addr_273, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 101 'load' 'input_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 102 [1/1] (2.07ns)   --->   "%add_ln28_9 = add i16 %trunc_ln, %trunc_ln28_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 102 'add' 'add_ln28_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_10 = add i16 %trunc_ln28_3, %sext_ln28_65" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 103 'add' 'add_ln28_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_11 = add i16 %add_ln28_9, %add_ln28_10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 104 'add' 'add_ln28_11' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_9 = mul i30 %sext_ln28_12, -12554" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 105 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 106 'partselect' 'trunc_ln28_9' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.98>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i5 %out_w_0_0 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 107 'zext' 'zext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln28_51 = zext i5 %or_ln28 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 108 'zext' 'zext_ln28_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/2] (3.25ns)   --->   "%input_load_197 = load i16* %input_addr_272, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 109 'load' 'input_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 110 [1/2] (3.25ns)   --->   "%input_load_198 = load i16* %input_addr_273, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 110 'load' 'input_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 111 [1/1] (1.73ns)   --->   "%add_ln28_6 = add i10 %zext_ln28_13, %tmp5_0_2_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 111 'add' 'add_ln28_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln28_21 = zext i10 %add_ln28_6 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 112 'zext' 'zext_ln28_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%input_addr_274 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_21" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 113 'getelementptr' 'input_addr_274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [2/2] (3.25ns)   --->   "%input_load_199 = load i16* %input_addr_274, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 114 'load' 'input_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 115 [1/1] (1.73ns)   --->   "%add_ln28_7 = add i10 %tmp5_0_2_0, %zext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 115 'add' 'add_ln28_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln28_22 = zext i10 %add_ln28_7 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 116 'zext' 'zext_ln28_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%input_addr_275 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_22" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 117 'getelementptr' 'input_addr_275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [2/2] (3.25ns)   --->   "%input_load_200 = load i16* %input_addr_275, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 118 'load' 'input_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 7 <SV = 6> <Delay = 9.63>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln28_53 = zext i5 %or_ln28_1 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 119 'zext' 'zext_ln28_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/2] (3.25ns)   --->   "%input_load_199 = load i16* %input_addr_274, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 120 'load' 'input_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln28_68 = sext i16 %input_load_199 to i27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 121 'sext' 'sext_ln28_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_6 = mul i27 %sext_ln28_68, -783" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 122 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_6, i32 14, i32 26)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 123 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/2] (3.25ns)   --->   "%input_load_200 = load i16* %input_addr_275, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 124 'load' 'input_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 125 [1/1] (1.73ns)   --->   "%add_ln28_8 = add i10 %tmp5_0_2_0, %zext_ln28_53" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 125 'add' 'add_ln28_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln28_23 = zext i10 %add_ln28_8 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 126 'zext' 'zext_ln28_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%input_addr_276 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 127 'getelementptr' 'input_addr_276' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [2/2] (3.25ns)   --->   "%input_load_201 = load i16* %input_addr_276, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 128 'load' 'input_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln28_56 = zext i5 %or_ln28 to i6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 129 'zext' 'zext_ln28_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.78ns)   --->   "%add_ln28_18 = add i6 %zext_ln28_56, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 130 'add' 'add_ln28_18' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln28_59 = zext i6 %add_ln28_18 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 131 'zext' 'zext_ln28_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (1.63ns)   --->   "%add_ln28_19 = add i11 %tmp5_0_0_0, %zext_ln28_59" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 132 'add' 'add_ln28_19' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln28_26 = sext i11 %add_ln28_19 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 133 'sext' 'sext_ln28_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln28_25 = zext i32 %sext_ln28_26 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 134 'zext' 'zext_ln28_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr_278 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_25" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 135 'getelementptr' 'input_addr_278' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [2/2] (3.25ns)   --->   "%input_load_203 = load i16* %input_addr_278, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 136 'load' 'input_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 8 <SV = 7> <Delay = 13.5>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln28_18 = sext i16 %input_load_197 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 137 'sext' 'sext_ln28_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_4 = mul i30 %sext_ln28_18, -7602" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 138 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 139 'partselect' 'trunc_ln28_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln28_66 = sext i16 %input_load_198 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 140 'sext' 'sext_ln28_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_5 = mul i28 %sext_ln28_66, -1037" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 141 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_5, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 142 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln28_67 = sext i14 %tmp_10 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 143 'sext' 'sext_ln28_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln28_69 = sext i13 %tmp_11 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 144 'sext' 'sext_ln28_69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln28_70 = sext i16 %input_load_200 to i27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 145 'sext' 'sext_ln28_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln28_71 = sext i16 %input_load_200 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 146 'sext' 'sext_ln28_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_7 = mul i29 %sext_ln28_71, 3015" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 147 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_12 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_7, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 148 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln28_72 = sext i15 %tmp_12 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 149 'sext' 'sext_ln28_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/2] (3.25ns)   --->   "%input_load_201 = load i16* %input_addr_276, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 150 'load' 'input_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln28_73 = sext i16 %input_load_201 to i27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 151 'sext' 'sext_ln28_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln28_74 = sext i16 %input_load_201 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 152 'sext' 'sext_ln28_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_8 = mul i29 %sext_ln28_74, -3653" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 153 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_13 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_8, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 154 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln28_75 = sext i15 %tmp_13 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 155 'sext' 'sext_ln28_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (2.07ns)   --->   "%add_ln28_12 = add i16 %sext_ln28_67, %trunc_ln28_4" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 156 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_13 = add i16 %sext_ln28_75, %sext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 157 'add' 'add_ln28_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 158 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_14 = add i16 %sext_ln28_69, %add_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 158 'add' 'add_ln28_14' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 159 [1/2] (3.25ns)   --->   "%input_load_203 = load i16* %input_addr_278, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 159 'load' 'input_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln28_27 = sext i16 %input_load_203 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 160 'sext' 'sext_ln28_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_10 = mul i30 %sext_ln28_27, -12685" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 161 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 162 'partselect' 'trunc_ln28_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln28_2 = or i5 %out_w_0_0, 3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 163 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln28_61 = zext i5 %or_ln28_2 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 164 'zext' 'zext_ln28_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (1.63ns)   --->   "%add_ln28_20 = add i11 %tmp5_0_0_0, %zext_ln28_61" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 165 'add' 'add_ln28_20' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln28_28 = sext i11 %add_ln28_20 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 166 'sext' 'sext_ln28_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln28_26 = zext i32 %sext_ln28_28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 167 'zext' 'zext_ln28_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%input_addr_279 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 168 'getelementptr' 'input_addr_279' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [2/2] (3.25ns)   --->   "%input_load_204 = load i16* %input_addr_279, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 169 'load' 'input_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 170 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_12 = mul i30 %sext_ln28_18, -5322" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 170 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_12, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 171 'partselect' 'trunc_ln28_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (1.63ns)   --->   "%add_ln28_22 = add i11 %tmp5_0_1_0, %zext_ln28_59" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 172 'add' 'add_ln28_22' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln28_32 = sext i11 %add_ln28_22 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 173 'sext' 'sext_ln28_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln28_28 = zext i32 %sext_ln28_32 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 174 'zext' 'zext_ln28_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%input_addr_281 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 175 'getelementptr' 'input_addr_281' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [2/2] (3.25ns)   --->   "%input_load_206 = load i16* %input_addr_281, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 176 'load' 'input_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 177 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_15 = mul i27 %sext_ln28_70, -783" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 177 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_16 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_15, i32 14, i32 26)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 178 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (2.07ns)   --->   "%add_ln28_27 = add i16 %trunc_ln28_9, %trunc_ln28_10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 179 'add' 'add_ln28_27' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_24 = mul i27 %sext_ln28_73, -783" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 180 'mul' 'mul_ln28_24' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_21 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_24, i32 14, i32 26)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 181 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %out_w_0_0, 4" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 182 'add' 'add_ln21' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 13.5>
ST_9 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_15 = add i16 %add_ln28_12, %add_ln28_14" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 183 'add' 'add_ln28_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 184 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_16 = add i16 %add_ln28_11, %add_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 184 'add' 'add_ln28_16' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 185 [1/1] (1.63ns)   --->   "%add_ln36 = add i11 %zext_ln28_14, %tmp7_0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 185 'add' 'add_ln36' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i11 %add_ln36 to i32" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 186 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i32 %sext_ln36 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 187 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 188 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 189 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln28_58 = zext i6 %add_ln28_18 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 190 'zext' 'zext_ln28_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/2] (3.25ns)   --->   "%input_load_204 = load i16* %input_addr_279, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 191 'load' 'input_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln28_76 = sext i16 %input_load_204 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 192 'sext' 'sext_ln28_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_11 = mul i28 %sext_ln28_76, 1933" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 193 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_11, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 194 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln28_77 = sext i14 %tmp_14 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 195 'sext' 'sext_ln28_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/2] (3.25ns)   --->   "%input_load_206 = load i16* %input_addr_281, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 196 'load' 'input_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 197 [1/1] (1.63ns)   --->   "%add_ln28_23 = add i11 %tmp5_0_1_0, %zext_ln28_61" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 197 'add' 'add_ln28_23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln28_34 = sext i11 %add_ln28_23 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 198 'sext' 'sext_ln28_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln28_29 = zext i32 %sext_ln28_34 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 199 'zext' 'zext_ln28_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%input_addr_282 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 200 'getelementptr' 'input_addr_282' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [2/2] (3.25ns)   --->   "%input_load_207 = load i16* %input_addr_282, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 201 'load' 'input_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 202 [1/1] (1.73ns)   --->   "%add_ln28_25 = add i10 %tmp5_0_2_0, %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 202 'add' 'add_ln28_25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln28_31 = zext i10 %add_ln28_25 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 203 'zext' 'zext_ln28_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%input_addr_284 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_31" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 204 'getelementptr' 'input_addr_284' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [2/2] (3.25ns)   --->   "%input_load_209 = load i16* %input_addr_284, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 205 'load' 'input_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_28 = add i16 %trunc_ln28_12, %sext_ln28_77" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 206 'add' 'add_ln28_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 207 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_29 = add i16 %add_ln28_27, %add_ln28_28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 207 'add' 'add_ln28_29' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 208 [1/1] (1.63ns)   --->   "%add_ln36_1 = add i11 %zext_ln28_52, %tmp7_0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 208 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (1.63ns)   --->   "%add_ln36_2 = add i11 %zext_ln28_54, %tmp7_0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 209 'add' 'add_ln36_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (1.63ns)   --->   "%add_ln36_3 = add i11 %zext_ln28_61, %tmp7_0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 210 'add' 'add_ln36_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.63>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln28_60 = zext i5 %or_ln28_2 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 211 'zext' 'zext_ln28_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/2] (3.25ns)   --->   "%input_load_207 = load i16* %input_addr_282, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 212 'load' 'input_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 213 [1/2] (3.25ns)   --->   "%input_load_209 = load i16* %input_addr_284, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 213 'load' 'input_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln28_81 = sext i16 %input_load_209 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 214 'sext' 'sext_ln28_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_16 = mul i29 %sext_ln28_81, 3015" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 215 'mul' 'mul_ln28_16' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_17 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_16, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 216 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (1.73ns)   --->   "%add_ln28_26 = add i10 %tmp5_0_2_0, %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 217 'add' 'add_ln28_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln28_32 = zext i10 %add_ln28_26 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 218 'zext' 'zext_ln28_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%input_addr_285 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 219 'getelementptr' 'input_addr_285' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [2/2] (3.25ns)   --->   "%input_load_210 = load i16* %input_addr_285, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 220 'load' 'input_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln28_63 = zext i5 %or_ln28_1 to i6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 221 'zext' 'zext_ln28_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (1.78ns)   --->   "%add_ln28_37 = add i6 %zext_ln28_63, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 222 'add' 'add_ln28_37' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln28_68 = zext i6 %add_ln28_37 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 223 'zext' 'zext_ln28_68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (1.63ns)   --->   "%add_ln28_38 = add i11 %tmp5_0_0_0, %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 224 'add' 'add_ln28_38' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln28_43 = sext i11 %add_ln28_38 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 225 'sext' 'sext_ln28_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln28_35 = zext i32 %sext_ln28_43 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 226 'zext' 'zext_ln28_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%input_addr_286 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 227 'getelementptr' 'input_addr_286' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [2/2] (3.25ns)   --->   "%input_load_213 = load i16* %input_addr_286, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 228 'load' 'input_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 11 <SV = 10> <Delay = 13.5>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln28_14 = sext i16 %input_load_195 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 229 'sext' 'sext_ln28_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln28_20 = sext i16 %input_load_198 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 230 'sext' 'sext_ln28_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln28_29 = sext i16 %input_load_204 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 231 'sext' 'sext_ln28_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln28_33 = sext i16 %input_load_206 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 232 'sext' 'sext_ln28_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_13 = mul i30 %sext_ln28_33, -7602" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 233 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_13, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 234 'partselect' 'trunc_ln28_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln28_78 = sext i16 %input_load_207 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 235 'sext' 'sext_ln28_78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_14 = mul i28 %sext_ln28_78, -1037" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 236 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_14, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 237 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln28_79 = sext i14 %tmp_15 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 238 'sext' 'sext_ln28_79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln28_80 = sext i13 %tmp_16 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 239 'sext' 'sext_ln28_80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln28_82 = sext i15 %tmp_17 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 240 'sext' 'sext_ln28_82' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/2] (3.25ns)   --->   "%input_load_210 = load i16* %input_addr_285, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 241 'load' 'input_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln28_83 = sext i16 %input_load_210 to i27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 242 'sext' 'sext_ln28_83' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln28_84 = sext i16 %input_load_210 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 243 'sext' 'sext_ln28_84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_17 = mul i29 %sext_ln28_84, -3653" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 244 'mul' 'mul_ln28_17' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_18 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_17, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 245 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln28_85 = sext i15 %tmp_18 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 246 'sext' 'sext_ln28_85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (2.07ns)   --->   "%add_ln28_30 = add i16 %sext_ln28_79, %trunc_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 247 'add' 'add_ln28_30' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_31 = add i16 %sext_ln28_85, %sext_ln28_82" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 248 'add' 'add_ln28_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 249 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_32 = add i16 %sext_ln28_80, %add_ln28_31" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 249 'add' 'add_ln28_32' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 250 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_18 = mul i30 %sext_ln28_14, -12554" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 250 'mul' 'mul_ln28_18' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln28_18 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_18, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 251 'partselect' 'trunc_ln28_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_19 = mul i30 %sext_ln28_29, -12685" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 252 'mul' 'mul_ln28_19' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_19, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 253 'partselect' 'trunc_ln28_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln28_67 = zext i6 %add_ln28_37 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 254 'zext' 'zext_ln28_67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/2] (3.25ns)   --->   "%input_load_213 = load i16* %input_addr_286, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 255 'load' 'input_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln28_86 = sext i16 %input_load_213 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 256 'sext' 'sext_ln28_86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_20 = mul i28 %sext_ln28_86, 1933" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 257 'mul' 'mul_ln28_20' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_19 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_20, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 258 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln28_87 = sext i14 %tmp_19 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 259 'sext' 'sext_ln28_87' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_21 = mul i30 %sext_ln28_20, -5322" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 260 'mul' 'mul_ln28_21' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_21, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 261 'partselect' 'trunc_ln28_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (1.63ns)   --->   "%add_ln28_41 = add i11 %tmp5_0_1_0, %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 262 'add' 'add_ln28_41' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln28_49 = sext i11 %add_ln28_41 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 263 'sext' 'sext_ln28_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln28_38 = zext i32 %sext_ln28_49 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 264 'zext' 'zext_ln28_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%input_addr_287 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 265 'getelementptr' 'input_addr_287' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [2/2] (3.25ns)   --->   "%input_load_216 = load i16* %input_addr_287, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 266 'load' 'input_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 267 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_25 = mul i29 %sext_ln28_84, 3015" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 267 'mul' 'mul_ln28_25' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_22 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_25, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 268 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (1.73ns)   --->   "%add_ln28_44 = add i10 %tmp5_0_2_0, %zext_ln28_67" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 269 'add' 'add_ln28_44' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln28_41 = zext i10 %add_ln28_44 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 270 'zext' 'zext_ln28_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%input_addr_288 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 271 'getelementptr' 'input_addr_288' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [2/2] (3.25ns)   --->   "%input_load_219 = load i16* %input_addr_288, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 272 'load' 'input_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 273 [1/1] (2.07ns)   --->   "%add_ln28_45 = add i16 %trunc_ln28_18, %trunc_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 273 'add' 'add_ln28_45' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_46 = add i16 %trunc_ln28_21, %sext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 274 'add' 'add_ln28_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 275 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_47 = add i16 %add_ln28_45, %add_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 275 'add' 'add_ln28_47' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 276 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_27 = mul i30 %sext_ln28_29, -12554" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 276 'mul' 'mul_ln28_27' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln28_27 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_27, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 277 'partselect' 'trunc_ln28_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_33 = mul i27 %sext_ln28_83, -783" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 278 'mul' 'mul_ln28_33' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_26 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_33, i32 14, i32 26)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 279 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 13.5>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln28_35 = sext i16 %input_load_207 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 280 'sext' 'sext_ln28_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_33 = add i16 %add_ln28_30, %add_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 281 'add' 'add_ln28_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 282 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_34 = add i16 %add_ln28_29, %add_ln28_33" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 282 'add' 'add_ln28_34' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i11 %add_ln36_1 to i32" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 283 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i32 %sext_ln36_1 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 284 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%output_addr_182 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 285 'getelementptr' 'output_addr_182' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 287 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_22 = mul i30 %sext_ln28_35, -7602" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 287 'mul' 'mul_ln28_22' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_22, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 288 'partselect' 'trunc_ln28_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/2] (3.25ns)   --->   "%input_load_216 = load i16* %input_addr_287, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 289 'load' 'input_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln28_88 = sext i16 %input_load_216 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 290 'sext' 'sext_ln28_88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_23 = mul i28 %sext_ln28_88, -1037" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 291 'mul' 'mul_ln28_23' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_20 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_23, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 292 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln28_89 = sext i14 %tmp_20 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 293 'sext' 'sext_ln28_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln28_90 = sext i13 %tmp_21 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 294 'sext' 'sext_ln28_90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln28_91 = sext i15 %tmp_22 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 295 'sext' 'sext_ln28_91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/2] (3.25ns)   --->   "%input_load_219 = load i16* %input_addr_288, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 296 'load' 'input_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln28_92 = sext i16 %input_load_219 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 297 'sext' 'sext_ln28_92' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_26 = mul i29 %sext_ln28_92, -3653" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 298 'mul' 'mul_ln28_26' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_23 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_26, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 299 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln28_93 = sext i15 %tmp_23 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 300 'sext' 'sext_ln28_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (2.07ns)   --->   "%add_ln28_48 = add i16 %sext_ln28_89, %trunc_ln28_22" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 301 'add' 'add_ln28_48' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_49 = add i16 %sext_ln28_93, %sext_ln28_91" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 302 'add' 'add_ln28_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 303 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_50 = add i16 %sext_ln28_90, %add_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 303 'add' 'add_ln28_50' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %or_ln28_2 to i6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 304 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (1.78ns)   --->   "%add_ln28_54 = add i6 %zext_ln28, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 305 'add' 'add_ln28_54' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln28_70 = zext i6 %add_ln28_54 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 306 'zext' 'zext_ln28_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln28_71 = zext i6 %add_ln28_54 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 307 'zext' 'zext_ln28_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (1.63ns)   --->   "%add_ln28_55 = add i11 %tmp5_0_0_0, %zext_ln28_71" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 308 'add' 'add_ln28_55' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln28_56 = sext i11 %add_ln28_55 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 309 'sext' 'sext_ln28_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln28_43 = zext i32 %sext_ln28_56 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 310 'zext' 'zext_ln28_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%input_addr_289 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 311 'getelementptr' 'input_addr_289' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [2/2] (3.25ns)   --->   "%input_load_221 = load i16* %input_addr_289, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 312 'load' 'input_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 313 [1/1] (1.78ns)   --->   "%add_ln28_56 = add i6 %zext_ln28, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 313 'add' 'add_ln28_56' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln28_72 = zext i6 %add_ln28_56 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 314 'zext' 'zext_ln28_72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln28_73 = zext i6 %add_ln28_56 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 315 'zext' 'zext_ln28_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (1.63ns)   --->   "%add_ln28_57 = add i11 %tmp5_0_0_0, %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 316 'add' 'add_ln28_57' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln28_58 = sext i11 %add_ln28_57 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 317 'sext' 'sext_ln28_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln28_44 = zext i32 %sext_ln28_58 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 318 'zext' 'zext_ln28_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%input_addr_290 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 319 'getelementptr' 'input_addr_290' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [2/2] (3.25ns)   --->   "%input_load_222 = load i16* %input_addr_290, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 320 'load' 'input_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 321 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_30 = mul i30 %sext_ln28_35, -5322" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 321 'mul' 'mul_ln28_30' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln28_30 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_30, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 322 'partselect' 'trunc_ln28_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (1.63ns)   --->   "%add_ln28_59 = add i11 %tmp5_0_1_0, %zext_ln28_71" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 323 'add' 'add_ln28_59' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (1.63ns)   --->   "%add_ln28_60 = add i11 %tmp5_0_1_0, %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 324 'add' 'add_ln28_60' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (1.73ns)   --->   "%add_ln28_62 = add i10 %tmp5_0_2_0, %zext_ln28_70" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 325 'add' 'add_ln28_62' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (1.73ns)   --->   "%add_ln28_63 = add i10 %tmp5_0_2_0, %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 326 'add' 'add_ln28_63' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 11.7>
ST_13 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_51 = add i16 %add_ln28_48, %add_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 327 'add' 'add_ln28_51' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 328 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_52 = add i16 %add_ln28_47, %add_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 328 'add' 'add_ln28_52' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i11 %add_ln36_2 to i32" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 329 'sext' 'sext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i32 %sext_ln36_2 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 330 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%output_addr_183 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 331 'getelementptr' 'output_addr_183' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_addr_183, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 332 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 333 [1/2] (3.25ns)   --->   "%input_load_221 = load i16* %input_addr_289, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 333 'load' 'input_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln28_57 = sext i16 %input_load_221 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 334 'sext' 'sext_ln28_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_28 = mul i30 %sext_ln28_57, -12685" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 335 'mul' 'mul_ln28_28' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln28_28 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_28, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 336 'partselect' 'trunc_ln28_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 337 [1/2] (3.25ns)   --->   "%input_load_222 = load i16* %input_addr_290, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 337 'load' 'input_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln28_94 = sext i16 %input_load_222 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 338 'sext' 'sext_ln28_94' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_29 = mul i28 %sext_ln28_94, 1933" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 339 'mul' 'mul_ln28_29' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_24 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_29, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 340 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln28_62 = sext i11 %add_ln28_59 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 341 'sext' 'sext_ln28_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln28_46 = zext i32 %sext_ln28_62 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 342 'zext' 'zext_ln28_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%input_addr_291 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 343 'getelementptr' 'input_addr_291' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [2/2] (3.25ns)   --->   "%input_load_224 = load i16* %input_addr_291, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 344 'load' 'input_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln28_64 = sext i11 %add_ln28_60 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 345 'sext' 'sext_ln28_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln28_47 = zext i32 %sext_ln28_64 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 346 'zext' 'zext_ln28_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%input_addr_292 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 347 'getelementptr' 'input_addr_292' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [2/2] (3.25ns)   --->   "%input_load_225 = load i16* %input_addr_292, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 348 'load' 'input_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 349 [1/1] (2.07ns)   --->   "%add_ln28_64 = add i16 %trunc_ln28_27, %trunc_ln28_28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 349 'add' 'add_ln28_64' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 11.7>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln28_95 = sext i14 %tmp_24 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 350 'sext' 'sext_ln28_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [1/2] (3.25ns)   --->   "%input_load_224 = load i16* %input_addr_291, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 351 'load' 'input_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln28_63 = sext i16 %input_load_224 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 352 'sext' 'sext_ln28_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_31 = mul i30 %sext_ln28_63, -7602" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 353 'mul' 'mul_ln28_31' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln28_31 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_31, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 354 'partselect' 'trunc_ln28_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 355 [1/2] (3.25ns)   --->   "%input_load_225 = load i16* %input_addr_292, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 355 'load' 'input_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln28_96 = sext i16 %input_load_225 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 356 'sext' 'sext_ln28_96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_32 = mul i28 %sext_ln28_96, -1037" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 357 'mul' 'mul_ln28_32' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_25 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_32, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 358 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln28_97 = sext i14 %tmp_25 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 359 'sext' 'sext_ln28_97' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln28_49 = zext i10 %add_ln28_62 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 360 'zext' 'zext_ln28_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%input_addr_293 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 361 'getelementptr' 'input_addr_293' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [2/2] (3.25ns)   --->   "%input_load_227 = load i16* %input_addr_293, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 362 'load' 'input_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln28_50 = zext i10 %add_ln28_63 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 363 'zext' 'zext_ln28_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%input_addr_294 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 364 'getelementptr' 'input_addr_294' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [2/2] (3.25ns)   --->   "%input_load_228 = load i16* %input_addr_294, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 365 'load' 'input_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_65 = add i16 %trunc_ln28_30, %sext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 366 'add' 'add_ln28_65' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 367 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_66 = add i16 %add_ln28_64, %add_ln28_65" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 367 'add' 'add_ln28_66' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 368 [1/1] (2.07ns)   --->   "%add_ln28_67 = add i16 %sext_ln28_97, %trunc_ln28_31" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 368 'add' 'add_ln28_67' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 13.5>
ST_15 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln28_98 = sext i13 %tmp_26 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 369 'sext' 'sext_ln28_98' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 370 [1/2] (3.25ns)   --->   "%input_load_227 = load i16* %input_addr_293, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 370 'load' 'input_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_15 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln28_99 = sext i16 %input_load_227 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 371 'sext' 'sext_ln28_99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 372 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_34 = mul i29 %sext_ln28_99, 3015" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 372 'mul' 'mul_ln28_34' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_27 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_34, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 373 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln28_100 = sext i15 %tmp_27 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 374 'sext' 'sext_ln28_100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 375 [1/2] (3.25ns)   --->   "%input_load_228 = load i16* %input_addr_294, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 375 'load' 'input_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln28_101 = sext i16 %input_load_228 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 376 'sext' 'sext_ln28_101' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_35 = mul i29 %sext_ln28_101, -3653" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 377 'mul' 'mul_ln28_35' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_28 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_35, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 378 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln28_102 = sext i15 %tmp_28 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 379 'sext' 'sext_ln28_102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_68 = add i16 %sext_ln28_102, %sext_ln28_100" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 380 'add' 'add_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 381 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_69 = add i16 %sext_ln28_98, %add_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 381 'add' 'add_ln28_69' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 7.15>
ST_16 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_70 = add i16 %add_ln28_67, %add_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 382 'add' 'add_ln28_70' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 383 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_71 = add i16 %add_ln28_66, %add_ln28_70" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 383 'add' 'add_ln28_71' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i11 %add_ln36_3 to i32" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 384 'sext' 'sext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i32 %sext_ln36_3 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 385 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (0.00ns)   --->   "%output_addr_184 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 386 'getelementptr' 'output_addr_184' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 387 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_addr_184, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 387 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "br label %.preheader.0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 388 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_h') with incoming values : ('out_h') [6]  (1.77 ns)

 <State 2>: 3.51ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h') [6]  (0 ns)
	'add' operation ('out_h') [9]  (1.78 ns)
	'sub' operation ('tmp5_0_1_0') [21]  (1.73 ns)

 <State 3>: 4.89ns
The critical path consists of the following:
	'phi' operation ('out_w_0_0', ../layers_c/depthwise_conv2d.cpp:21) with incoming values : ('add_ln21', ../layers_c/depthwise_conv2d.cpp:21) [32]  (0 ns)
	'add' operation ('add_ln28', ../layers_c/depthwise_conv2d.cpp:28) [39]  (1.64 ns)
	'getelementptr' operation ('input_addr', ../layers_c/depthwise_conv2d.cpp:28) [42]  (0 ns)
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [43]  (3.25 ns)

 <State 4>: 4.89ns
The critical path consists of the following:
	'or' operation ('or_ln28_1', ../layers_c/depthwise_conv2d.cpp:28) [58]  (0 ns)
	'add' operation ('add_ln28_2', ../layers_c/depthwise_conv2d.cpp:28) [61]  (1.64 ns)
	'getelementptr' operation ('input_addr_270', ../layers_c/depthwise_conv2d.cpp:28) [64]  (0 ns)
	'load' operation ('input_load_195', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [65]  (3.25 ns)

 <State 5>: 13.5ns
The critical path consists of the following:
	'load' operation ('input_load_195', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [65]  (3.25 ns)
	'mul' operation of DSP[68] ('mul_ln28_2', ../layers_c/depthwise_conv2d.cpp:28) [68]  (6.38 ns)
	'add' operation ('add_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [124]  (0 ns)
	'add' operation ('add_ln28_11', ../layers_c/depthwise_conv2d.cpp:28) [125]  (3.9 ns)

 <State 6>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln28_6', ../layers_c/depthwise_conv2d.cpp:28) [97]  (1.73 ns)
	'getelementptr' operation ('input_addr_274', ../layers_c/depthwise_conv2d.cpp:28) [99]  (0 ns)
	'load' operation ('input_load_199', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [100]  (3.25 ns)

 <State 7>: 9.63ns
The critical path consists of the following:
	'load' operation ('input_load_199', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [100]  (3.25 ns)
	'mul' operation of DSP[102] ('mul_ln28_6', ../layers_c/depthwise_conv2d.cpp:28) [102]  (6.38 ns)

 <State 8>: 13.5ns
The critical path consists of the following:
	'load' operation ('input_load_201', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [117]  (3.25 ns)
	'mul' operation of DSP[120] ('mul_ln28_8', ../layers_c/depthwise_conv2d.cpp:28) [120]  (6.38 ns)
	'add' operation ('add_ln28_13', ../layers_c/depthwise_conv2d.cpp:28) [127]  (0 ns)
	'add' operation ('add_ln28_14', ../layers_c/depthwise_conv2d.cpp:28) [128]  (3.9 ns)

 <State 9>: 13.5ns
The critical path consists of the following:
	'load' operation ('input_load_204', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [157]  (3.25 ns)
	'mul' operation of DSP[160] ('mul_ln28_11', ../layers_c/depthwise_conv2d.cpp:28) [160]  (6.38 ns)
	'add' operation ('add_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [204]  (0 ns)
	'add' operation ('add_ln28_29', ../layers_c/depthwise_conv2d.cpp:28) [205]  (3.9 ns)

 <State 10>: 9.63ns
The critical path consists of the following:
	'load' operation ('input_load_209', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [189]  (3.25 ns)
	'mul' operation of DSP[191] ('mul_ln28_16', ../layers_c/depthwise_conv2d.cpp:28) [191]  (6.38 ns)

 <State 11>: 13.5ns
The critical path consists of the following:
	'load' operation ('input_load_210', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [197]  (3.25 ns)
	'mul' operation of DSP[200] ('mul_ln28_17', ../layers_c/depthwise_conv2d.cpp:28) [200]  (6.38 ns)
	'add' operation ('add_ln28_31', ../layers_c/depthwise_conv2d.cpp:28) [207]  (0 ns)
	'add' operation ('add_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [208]  (3.9 ns)

 <State 12>: 13.5ns
The critical path consists of the following:
	'load' operation ('input_load_219', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [255]  (3.25 ns)
	'mul' operation of DSP[257] ('mul_ln28_26', ../layers_c/depthwise_conv2d.cpp:28) [257]  (6.38 ns)
	'add' operation ('add_ln28_49', ../layers_c/depthwise_conv2d.cpp:28) [264]  (0 ns)
	'add' operation ('add_ln28_50', ../layers_c/depthwise_conv2d.cpp:28) [265]  (3.9 ns)

 <State 13>: 11.7ns
The critical path consists of the following:
	'load' operation ('input_load_221', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [283]  (3.25 ns)
	'mul' operation of DSP[285] ('mul_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [285]  (6.38 ns)
	'add' operation ('add_ln28_64', ../layers_c/depthwise_conv2d.cpp:28) [337]  (2.08 ns)

 <State 14>: 11.7ns
The critical path consists of the following:
	'load' operation ('input_load_224', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [305]  (3.25 ns)
	'mul' operation of DSP[307] ('mul_ln28_31', ../layers_c/depthwise_conv2d.cpp:28) [307]  (6.38 ns)
	'add' operation ('add_ln28_67', ../layers_c/depthwise_conv2d.cpp:28) [340]  (2.08 ns)

 <State 15>: 13.5ns
The critical path consists of the following:
	'load' operation ('input_load_227', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [324]  (3.25 ns)
	'mul' operation of DSP[326] ('mul_ln28_34', ../layers_c/depthwise_conv2d.cpp:28) [326]  (6.38 ns)
	'add' operation ('add_ln28_68', ../layers_c/depthwise_conv2d.cpp:28) [341]  (0 ns)
	'add' operation ('add_ln28_69', ../layers_c/depthwise_conv2d.cpp:28) [342]  (3.9 ns)

 <State 16>: 7.16ns
The critical path consists of the following:
	'add' operation ('add_ln28_70', ../layers_c/depthwise_conv2d.cpp:28) [343]  (0 ns)
	'add' operation ('add_ln28_71', ../layers_c/depthwise_conv2d.cpp:28) [344]  (3.9 ns)
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'add_ln28_71', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_r' [349]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
