// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bnn_dense_layer_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
output  [3:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [7:0] output_r_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln32_fu_300_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] golden_w3_address0;
wire   [31:0] golden_w3_q0;
wire   [4:0] golden_w3_address1;
wire   [31:0] golden_w3_q1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] trunc_ln18_fu_284_p1;
reg   [0:0] trunc_ln18_reg_3990;
wire   [0:0] trunc_ln18_62_fu_288_p1;
reg   [0:0] trunc_ln18_62_reg_3996;
reg   [3:0] n_1_reg_4002;
reg   [3:0] n_1_reg_4002_pp0_iter1_reg;
reg   [3:0] n_1_reg_4002_pp0_iter2_reg;
wire   [3:0] add_ln52_6_fu_3277_p2;
reg   [3:0] add_ln52_6_reg_4021;
wire   [3:0] add_ln52_13_fu_3343_p2;
reg   [3:0] add_ln52_13_reg_4026;
wire   [3:0] add_ln52_21_fu_3409_p2;
reg   [3:0] add_ln52_21_reg_4031;
wire   [3:0] add_ln52_28_fu_3475_p2;
reg   [3:0] add_ln52_28_reg_4036;
wire   [3:0] add_ln52_37_fu_3541_p2;
reg   [3:0] add_ln52_37_reg_4041;
wire   [3:0] add_ln52_44_fu_3607_p2;
reg   [3:0] add_ln52_44_reg_4046;
wire   [3:0] add_ln52_52_fu_3673_p2;
reg   [3:0] add_ln52_52_reg_4051;
wire   [3:0] add_ln52_59_fu_3739_p2;
reg   [3:0] add_ln52_59_reg_4056;
wire   [6:0] add_ln52_62_fu_3829_p2;
reg   [6:0] add_ln52_62_reg_4061;
wire   [63:0] zext_ln37_fu_320_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln37_1_fu_333_p1;
wire   [63:0] zext_ln32_fu_3835_p1;
reg   [3:0] n_fu_230;
wire   [3:0] add_ln32_fu_306_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_n_1;
reg    golden_w3_ce1_local;
reg    golden_w3_ce0_local;
reg    output_r_we0_local;
wire   [7:0] add_ln52_63_fu_3846_p2;
reg    output_r_ce0_local;
wire   [4:0] tmp_fu_312_p3;
wire   [4:0] or_ln_fu_325_p3;
wire   [0:0] bit_sel32_fu_347_p3;
wire   [0:0] xor_ln18_63_fu_354_p2;
wire   [30:0] trunc_ln18_64_fu_360_p1;
wire   [0:0] bit_sel33_fu_371_p3;
wire   [0:0] xor_ln18_fu_378_p2;
wire   [0:0] bit_sel35_fu_395_p3;
wire   [0:0] xor_ln18_91_fu_402_p2;
wire   [1:0] trunc_ln18_66_fu_408_p1;
wire   [0:0] bit_sel36_fu_423_p3;
wire   [0:0] xor_ln18_92_fu_430_p2;
wire   [2:0] trunc_ln18_68_fu_436_p1;
wire   [0:0] bit_sel38_fu_451_p3;
wire   [0:0] xor_ln18_93_fu_458_p2;
wire   [3:0] trunc_ln18_70_fu_464_p1;
wire   [0:0] bit_sel39_fu_479_p3;
wire   [0:0] xor_ln18_94_fu_486_p2;
wire   [4:0] trunc_ln18_72_fu_492_p1;
wire   [0:0] bit_sel41_fu_507_p3;
wire   [0:0] xor_ln18_95_fu_514_p2;
wire   [5:0] trunc_ln18_74_fu_520_p1;
wire   [0:0] bit_sel42_fu_535_p3;
wire   [0:0] xor_ln18_96_fu_542_p2;
wire   [6:0] trunc_ln18_76_fu_548_p1;
wire   [0:0] bit_sel44_fu_563_p3;
wire   [0:0] xor_ln18_97_fu_570_p2;
wire   [7:0] trunc_ln18_78_fu_576_p1;
wire   [0:0] bit_sel45_fu_591_p3;
wire   [0:0] xor_ln18_98_fu_598_p2;
wire   [8:0] trunc_ln18_80_fu_604_p1;
wire   [0:0] bit_sel47_fu_619_p3;
wire   [0:0] xor_ln18_99_fu_626_p2;
wire   [9:0] trunc_ln18_82_fu_632_p1;
wire   [0:0] bit_sel48_fu_647_p3;
wire   [0:0] xor_ln18_100_fu_654_p2;
wire   [10:0] trunc_ln18_84_fu_660_p1;
wire   [0:0] bit_sel50_fu_675_p3;
wire   [0:0] xor_ln18_101_fu_682_p2;
wire   [11:0] trunc_ln18_86_fu_688_p1;
wire   [0:0] bit_sel51_fu_703_p3;
wire   [0:0] xor_ln18_102_fu_710_p2;
wire   [12:0] trunc_ln18_88_fu_716_p1;
wire   [0:0] bit_sel53_fu_731_p3;
wire   [0:0] xor_ln18_103_fu_738_p2;
wire   [13:0] trunc_ln18_90_fu_744_p1;
wire   [0:0] bit_sel54_fu_759_p3;
wire   [0:0] xor_ln18_104_fu_766_p2;
wire   [14:0] trunc_ln18_92_fu_772_p1;
wire   [0:0] bit_sel56_fu_787_p3;
wire   [0:0] xor_ln18_105_fu_794_p2;
wire   [15:0] trunc_ln18_94_fu_800_p1;
wire   [0:0] bit_sel57_fu_815_p3;
wire   [0:0] xor_ln18_106_fu_822_p2;
wire   [16:0] trunc_ln18_96_fu_828_p1;
wire   [0:0] bit_sel59_fu_843_p3;
wire   [0:0] xor_ln18_107_fu_850_p2;
wire   [17:0] trunc_ln18_98_fu_856_p1;
wire   [0:0] bit_sel60_fu_871_p3;
wire   [0:0] xor_ln18_108_fu_878_p2;
wire   [18:0] trunc_ln18_100_fu_884_p1;
wire   [0:0] bit_sel62_fu_899_p3;
wire   [0:0] xor_ln18_109_fu_906_p2;
wire   [19:0] trunc_ln18_102_fu_912_p1;
wire   [0:0] bit_sel63_fu_927_p3;
wire   [0:0] xor_ln18_110_fu_934_p2;
wire   [20:0] trunc_ln18_104_fu_940_p1;
wire   [0:0] bit_sel65_fu_955_p3;
wire   [0:0] xor_ln18_111_fu_962_p2;
wire   [21:0] trunc_ln18_106_fu_968_p1;
wire   [0:0] bit_sel66_fu_983_p3;
wire   [0:0] xor_ln18_112_fu_990_p2;
wire   [22:0] trunc_ln18_108_fu_996_p1;
wire   [0:0] bit_sel68_fu_1011_p3;
wire   [0:0] xor_ln18_113_fu_1018_p2;
wire   [23:0] trunc_ln18_110_fu_1024_p1;
wire   [0:0] bit_sel69_fu_1039_p3;
wire   [0:0] xor_ln18_114_fu_1046_p2;
wire   [24:0] trunc_ln18_112_fu_1052_p1;
wire   [0:0] bit_sel71_fu_1067_p3;
wire   [0:0] xor_ln18_115_fu_1074_p2;
wire   [25:0] trunc_ln18_114_fu_1080_p1;
wire   [0:0] bit_sel72_fu_1095_p3;
wire   [0:0] xor_ln18_116_fu_1102_p2;
wire   [26:0] trunc_ln18_116_fu_1108_p1;
wire   [0:0] bit_sel74_fu_1123_p3;
wire   [0:0] xor_ln18_117_fu_1130_p2;
wire   [27:0] trunc_ln18_118_fu_1136_p1;
wire   [0:0] bit_sel75_fu_1151_p3;
wire   [0:0] xor_ln18_118_fu_1158_p2;
wire   [28:0] trunc_ln18_120_fu_1164_p1;
wire   [0:0] bit_sel77_fu_1179_p3;
wire   [0:0] xor_ln18_119_fu_1186_p2;
wire   [29:0] trunc_ln18_122_fu_1192_p1;
wire   [31:0] xor_ln_fu_363_p3;
wire   [30:0] trunc_ln18_123_fu_1203_p1;
wire   [30:0] xor_ln18_58_fu_1195_p3;
wire   [29:0] trunc_ln18_121_fu_1175_p1;
wire   [29:0] xor_ln18_57_fu_1167_p3;
wire   [28:0] trunc_ln18_119_fu_1147_p1;
wire   [28:0] xor_ln18_56_fu_1139_p3;
wire   [27:0] trunc_ln18_117_fu_1119_p1;
wire   [27:0] xor_ln18_55_fu_1111_p3;
wire   [26:0] trunc_ln18_115_fu_1091_p1;
wire   [26:0] xor_ln18_54_fu_1083_p3;
wire   [25:0] trunc_ln18_113_fu_1063_p1;
wire   [25:0] xor_ln18_53_fu_1055_p3;
wire   [24:0] trunc_ln18_111_fu_1035_p1;
wire   [24:0] xor_ln18_52_fu_1027_p3;
wire   [23:0] trunc_ln18_109_fu_1007_p1;
wire   [23:0] xor_ln18_51_fu_999_p3;
wire   [22:0] trunc_ln18_107_fu_979_p1;
wire   [22:0] xor_ln18_50_fu_971_p3;
wire   [21:0] trunc_ln18_105_fu_951_p1;
wire   [21:0] xor_ln18_49_fu_943_p3;
wire   [20:0] trunc_ln18_103_fu_923_p1;
wire   [20:0] xor_ln18_48_fu_915_p3;
wire   [19:0] trunc_ln18_101_fu_895_p1;
wire   [19:0] xor_ln18_47_fu_887_p3;
wire   [18:0] trunc_ln18_99_fu_867_p1;
wire   [18:0] xor_ln18_46_fu_859_p3;
wire   [17:0] trunc_ln18_97_fu_839_p1;
wire   [17:0] xor_ln18_45_fu_831_p3;
wire   [16:0] trunc_ln18_95_fu_811_p1;
wire   [16:0] xor_ln18_44_fu_803_p3;
wire   [15:0] trunc_ln18_93_fu_783_p1;
wire   [15:0] xor_ln18_43_fu_775_p3;
wire   [14:0] trunc_ln18_91_fu_755_p1;
wire   [14:0] xor_ln18_42_fu_747_p3;
wire   [13:0] trunc_ln18_89_fu_727_p1;
wire   [13:0] xor_ln18_41_fu_719_p3;
wire   [12:0] trunc_ln18_87_fu_699_p1;
wire   [12:0] xor_ln18_40_fu_691_p3;
wire   [11:0] trunc_ln18_85_fu_671_p1;
wire   [11:0] xor_ln18_39_fu_663_p3;
wire   [10:0] trunc_ln18_83_fu_643_p1;
wire   [10:0] xor_ln18_38_fu_635_p3;
wire   [9:0] trunc_ln18_81_fu_615_p1;
wire   [9:0] xor_ln18_37_fu_607_p3;
wire   [8:0] trunc_ln18_79_fu_587_p1;
wire   [8:0] xor_ln18_36_fu_579_p3;
wire   [7:0] trunc_ln18_77_fu_559_p1;
wire   [7:0] xor_ln18_35_fu_551_p3;
wire   [6:0] trunc_ln18_75_fu_531_p1;
wire   [6:0] xor_ln18_34_fu_523_p3;
wire   [5:0] trunc_ln18_73_fu_503_p1;
wire   [5:0] xor_ln18_33_fu_495_p3;
wire   [4:0] trunc_ln18_71_fu_475_p1;
wire   [4:0] xor_ln18_32_fu_467_p3;
wire   [3:0] trunc_ln18_69_fu_447_p1;
wire   [3:0] xor_ln18_31_fu_439_p3;
wire   [2:0] trunc_ln18_67_fu_419_p1;
wire   [2:0] xor_ln18_30_fu_411_p3;
wire   [1:0] trunc_ln18_65_fu_391_p1;
wire   [1:0] xor_ln18_s_fu_384_p3;
wire   [0:0] bit_sel78_fu_1397_p3;
wire   [0:0] xor_ln18_121_fu_1404_p2;
wire   [30:0] trunc_ln18_125_fu_1410_p1;
wire   [0:0] bit_sel80_fu_1421_p3;
wire   [0:0] xor_ln18_122_fu_1428_p2;
wire   [0:0] bit_sel81_fu_1445_p3;
wire   [0:0] xor_ln18_123_fu_1452_p2;
wire   [1:0] trunc_ln18_127_fu_1458_p1;
wire   [0:0] bit_sel79_fu_1473_p3;
wire   [0:0] xor_ln18_124_fu_1480_p2;
wire   [2:0] trunc_ln18_129_fu_1486_p1;
wire   [0:0] bit_sel76_fu_1501_p3;
wire   [0:0] xor_ln18_125_fu_1508_p2;
wire   [3:0] trunc_ln18_131_fu_1514_p1;
wire   [0:0] bit_sel73_fu_1529_p3;
wire   [0:0] xor_ln18_126_fu_1536_p2;
wire   [4:0] trunc_ln18_133_fu_1542_p1;
wire   [0:0] bit_sel70_fu_1557_p3;
wire   [0:0] xor_ln18_127_fu_1564_p2;
wire   [5:0] trunc_ln18_135_fu_1570_p1;
wire   [0:0] bit_sel67_fu_1585_p3;
wire   [0:0] xor_ln18_128_fu_1592_p2;
wire   [6:0] trunc_ln18_137_fu_1598_p1;
wire   [0:0] bit_sel64_fu_1613_p3;
wire   [0:0] xor_ln18_129_fu_1620_p2;
wire   [7:0] trunc_ln18_139_fu_1626_p1;
wire   [0:0] bit_sel61_fu_1641_p3;
wire   [0:0] xor_ln18_130_fu_1648_p2;
wire   [8:0] trunc_ln18_141_fu_1654_p1;
wire   [0:0] bit_sel58_fu_1669_p3;
wire   [0:0] xor_ln18_131_fu_1676_p2;
wire   [9:0] trunc_ln18_143_fu_1682_p1;
wire   [0:0] bit_sel55_fu_1697_p3;
wire   [0:0] xor_ln18_132_fu_1704_p2;
wire   [10:0] trunc_ln18_145_fu_1710_p1;
wire   [0:0] bit_sel52_fu_1725_p3;
wire   [0:0] xor_ln18_133_fu_1732_p2;
wire   [11:0] trunc_ln18_147_fu_1738_p1;
wire   [0:0] bit_sel49_fu_1753_p3;
wire   [0:0] xor_ln18_134_fu_1760_p2;
wire   [12:0] trunc_ln18_149_fu_1766_p1;
wire   [0:0] bit_sel46_fu_1781_p3;
wire   [0:0] xor_ln18_135_fu_1788_p2;
wire   [13:0] trunc_ln18_151_fu_1794_p1;
wire   [0:0] bit_sel43_fu_1809_p3;
wire   [0:0] xor_ln18_136_fu_1816_p2;
wire   [14:0] trunc_ln18_153_fu_1822_p1;
wire   [0:0] bit_sel40_fu_1837_p3;
wire   [0:0] xor_ln18_137_fu_1844_p2;
wire   [15:0] trunc_ln18_155_fu_1850_p1;
wire   [0:0] bit_sel37_fu_1865_p3;
wire   [0:0] xor_ln18_138_fu_1872_p2;
wire   [16:0] trunc_ln18_157_fu_1878_p1;
wire   [0:0] bit_sel34_fu_1893_p3;
wire   [0:0] xor_ln18_139_fu_1900_p2;
wire   [17:0] trunc_ln18_159_fu_1906_p1;
wire   [0:0] bit_sel31_fu_1921_p3;
wire   [0:0] xor_ln18_140_fu_1928_p2;
wire   [18:0] trunc_ln18_161_fu_1934_p1;
wire   [0:0] bit_sel28_fu_1949_p3;
wire   [0:0] xor_ln18_141_fu_1956_p2;
wire   [19:0] trunc_ln18_163_fu_1962_p1;
wire   [0:0] bit_sel25_fu_1977_p3;
wire   [0:0] xor_ln18_142_fu_1984_p2;
wire   [20:0] trunc_ln18_165_fu_1990_p1;
wire   [0:0] bit_sel22_fu_2005_p3;
wire   [0:0] xor_ln18_143_fu_2012_p2;
wire   [21:0] trunc_ln18_167_fu_2018_p1;
wire   [0:0] bit_sel19_fu_2033_p3;
wire   [0:0] xor_ln18_144_fu_2040_p2;
wire   [22:0] trunc_ln18_169_fu_2046_p1;
wire   [0:0] bit_sel16_fu_2061_p3;
wire   [0:0] xor_ln18_145_fu_2068_p2;
wire   [23:0] trunc_ln18_171_fu_2074_p1;
wire   [0:0] bit_sel13_fu_2089_p3;
wire   [0:0] xor_ln18_146_fu_2096_p2;
wire   [24:0] trunc_ln18_173_fu_2102_p1;
wire   [0:0] bit_sel10_fu_2117_p3;
wire   [0:0] xor_ln18_147_fu_2124_p2;
wire   [25:0] trunc_ln18_175_fu_2130_p1;
wire   [0:0] bit_sel7_fu_2145_p3;
wire   [0:0] xor_ln18_148_fu_2152_p2;
wire   [26:0] trunc_ln18_177_fu_2158_p1;
wire   [0:0] bit_sel4_fu_2173_p3;
wire   [0:0] xor_ln18_149_fu_2180_p2;
wire   [27:0] trunc_ln18_179_fu_2186_p1;
wire   [0:0] bit_sel1_fu_2201_p3;
wire   [0:0] xor_ln18_150_fu_2208_p2;
wire   [28:0] trunc_ln18_181_fu_2214_p1;
wire   [0:0] bit_sel_fu_2229_p3;
wire   [0:0] xor_ln18_151_fu_2236_p2;
wire   [29:0] trunc_ln18_183_fu_2242_p1;
wire   [31:0] xor_ln18_59_fu_1413_p3;
wire   [30:0] trunc_ln18_184_fu_2253_p1;
wire   [30:0] xor_ln18_90_fu_2245_p3;
wire   [29:0] trunc_ln18_182_fu_2225_p1;
wire   [29:0] xor_ln18_89_fu_2217_p3;
wire   [28:0] trunc_ln18_180_fu_2197_p1;
wire   [28:0] xor_ln18_88_fu_2189_p3;
wire   [27:0] trunc_ln18_178_fu_2169_p1;
wire   [27:0] xor_ln18_87_fu_2161_p3;
wire   [26:0] trunc_ln18_176_fu_2141_p1;
wire   [26:0] xor_ln18_86_fu_2133_p3;
wire   [25:0] trunc_ln18_174_fu_2113_p1;
wire   [25:0] xor_ln18_85_fu_2105_p3;
wire   [24:0] trunc_ln18_172_fu_2085_p1;
wire   [24:0] xor_ln18_84_fu_2077_p3;
wire   [23:0] trunc_ln18_170_fu_2057_p1;
wire   [23:0] xor_ln18_83_fu_2049_p3;
wire   [22:0] trunc_ln18_168_fu_2029_p1;
wire   [22:0] xor_ln18_82_fu_2021_p3;
wire   [21:0] trunc_ln18_166_fu_2001_p1;
wire   [21:0] xor_ln18_81_fu_1993_p3;
wire   [20:0] trunc_ln18_164_fu_1973_p1;
wire   [20:0] xor_ln18_80_fu_1965_p3;
wire   [19:0] trunc_ln18_162_fu_1945_p1;
wire   [19:0] xor_ln18_79_fu_1937_p3;
wire   [18:0] trunc_ln18_160_fu_1917_p1;
wire   [18:0] xor_ln18_78_fu_1909_p3;
wire   [17:0] trunc_ln18_158_fu_1889_p1;
wire   [17:0] xor_ln18_77_fu_1881_p3;
wire   [16:0] trunc_ln18_156_fu_1861_p1;
wire   [16:0] xor_ln18_76_fu_1853_p3;
wire   [15:0] trunc_ln18_154_fu_1833_p1;
wire   [15:0] xor_ln18_75_fu_1825_p3;
wire   [14:0] trunc_ln18_152_fu_1805_p1;
wire   [14:0] xor_ln18_74_fu_1797_p3;
wire   [13:0] trunc_ln18_150_fu_1777_p1;
wire   [13:0] xor_ln18_73_fu_1769_p3;
wire   [12:0] trunc_ln18_148_fu_1749_p1;
wire   [12:0] xor_ln18_72_fu_1741_p3;
wire   [11:0] trunc_ln18_146_fu_1721_p1;
wire   [11:0] xor_ln18_71_fu_1713_p3;
wire   [10:0] trunc_ln18_144_fu_1693_p1;
wire   [10:0] xor_ln18_70_fu_1685_p3;
wire   [9:0] trunc_ln18_142_fu_1665_p1;
wire   [9:0] xor_ln18_69_fu_1657_p3;
wire   [8:0] trunc_ln18_140_fu_1637_p1;
wire   [8:0] xor_ln18_68_fu_1629_p3;
wire   [7:0] trunc_ln18_138_fu_1609_p1;
wire   [7:0] xor_ln18_67_fu_1601_p3;
wire   [6:0] trunc_ln18_136_fu_1581_p1;
wire   [6:0] xor_ln18_66_fu_1573_p3;
wire   [5:0] trunc_ln18_134_fu_1553_p1;
wire   [5:0] xor_ln18_65_fu_1545_p3;
wire   [4:0] trunc_ln18_132_fu_1525_p1;
wire   [4:0] xor_ln18_64_fu_1517_p3;
wire   [3:0] trunc_ln18_130_fu_1497_p1;
wire   [3:0] xor_ln18_62_fu_1489_p3;
wire   [2:0] trunc_ln18_128_fu_1469_p1;
wire   [2:0] xor_ln18_61_fu_1461_p3;
wire   [1:0] trunc_ln18_126_fu_1441_p1;
wire   [1:0] xor_ln18_60_fu_1434_p3;
wire   [25:0] xor_ln37_65_fu_2293_p2;
wire   [3:0] xor_ln37_87_fu_2425_p2;
wire   [0:0] trunc_ln18_63_fu_343_p1;
wire   [0:0] xor_ln52_2_fu_2459_p2;
wire   [1:0] xor_ln37_59_fu_1387_p2;
wire   [13:0] xor_ln37_47_fu_1315_p2;
wire   [30:0] xor_ln37_fu_1213_p2;
wire   [22:0] xor_ln37_38_fu_1261_p2;
wire   [5:0] xor_ln37_55_fu_1363_p2;
wire   [29:0] xor_ln37_31_fu_1219_p2;
wire   [9:0] xor_ln37_51_fu_1339_p2;
wire   [20:0] xor_ln37_40_fu_1273_p2;
wire   [24:0] xor_ln37_36_fu_1249_p2;
wire   [28:0] xor_ln37_32_fu_1225_p2;
wire   [8:0] xor_ln37_52_fu_1345_p2;
wire   [12:0] xor_ln37_48_fu_1321_p2;
wire   [10:0] xor_ln37_50_fu_1333_p2;
wire   [7:0] xor_ln37_53_fu_1351_p2;
wire   [27:0] xor_ln37_33_fu_1231_p2;
wire   [4:0] xor_ln37_56_fu_1369_p2;
wire   [6:0] xor_ln37_54_fu_1357_p2;
wire   [4:0] xor_ln37_86_fu_2419_p2;
wire   [6:0] xor_ln37_84_fu_2407_p2;
wire   [17:0] xor_ln37_73_fu_2341_p2;
wire   [21:0] xor_ln37_69_fu_2317_p2;
wire   [23:0] xor_ln37_67_fu_2305_p2;
wire   [26:0] xor_ln37_64_fu_2287_p2;
wire   [16:0] xor_ln37_74_fu_2347_p2;
wire   [18:0] xor_ln37_72_fu_2335_p2;
wire   [2:0] xor_ln37_88_fu_2431_p2;
wire   [2:0] xor_ln37_58_fu_1381_p2;
wire   [17:0] xor_ln37_43_fu_1291_p2;
wire   [21:0] xor_ln37_39_fu_1267_p2;
wire   [23:0] xor_ln37_37_fu_1255_p2;
wire   [26:0] xor_ln37_34_fu_1237_p2;
wire   [16:0] xor_ln37_44_fu_1297_p2;
wire   [18:0] xor_ln37_42_fu_1285_p2;
wire   [15:0] xor_ln37_45_fu_1303_p2;
wire   [11:0] xor_ln37_49_fu_1327_p2;
wire   [15:0] xor_ln37_75_fu_2353_p2;
wire   [11:0] xor_ln37_79_fu_2377_p2;
wire   [14:0] xor_ln37_76_fu_2359_p2;
wire   [19:0] xor_ln37_71_fu_2329_p2;
wire   [14:0] xor_ln37_46_fu_1309_p2;
wire   [19:0] xor_ln37_41_fu_1279_p2;
wire   [25:0] xor_ln37_35_fu_1243_p2;
wire   [3:0] xor_ln37_57_fu_1375_p2;
wire   [0:0] trunc_ln18_124_fu_1393_p1;
wire   [0:0] xor_ln52_3_fu_2814_p2;
wire   [1:0] xor_ln37_89_fu_2437_p2;
wire   [13:0] xor_ln37_77_fu_2365_p2;
wire   [30:0] xor_ln37_60_fu_2263_p2;
wire   [22:0] xor_ln37_68_fu_2311_p2;
wire   [5:0] xor_ln37_85_fu_2413_p2;
wire   [29:0] xor_ln37_61_fu_2269_p2;
wire   [9:0] xor_ln37_81_fu_2389_p2;
wire   [20:0] xor_ln37_70_fu_2323_p2;
wire   [24:0] xor_ln37_66_fu_2299_p2;
wire   [28:0] xor_ln37_62_fu_2275_p2;
wire   [8:0] xor_ln37_82_fu_2395_p2;
wire   [12:0] xor_ln37_78_fu_2371_p2;
wire   [10:0] xor_ln37_80_fu_2383_p2;
wire   [7:0] xor_ln37_83_fu_2401_p2;
wire   [27:0] xor_ln37_63_fu_2281_p2;
wire   [0:0] xor_ln52_fu_2465_p2;
wire   [31:0] xnor_result_fu_1207_p2;
wire   [0:0] tmp_91_fu_2949_p3;
wire   [0:0] tmp_33_fu_2470_p3;
wire   [0:0] tmp_35_fu_2486_p3;
wire   [0:0] tmp_34_fu_2478_p3;
wire   [0:0] tmp_37_fu_2502_p3;
wire   [0:0] tmp_36_fu_2494_p3;
wire   [0:0] tmp_39_fu_2518_p3;
wire   [0:0] tmp_38_fu_2510_p3;
wire   [0:0] tmp_41_fu_2534_p3;
wire   [0:0] tmp_40_fu_2526_p3;
wire   [0:0] tmp_43_fu_2550_p3;
wire   [0:0] tmp_42_fu_2542_p3;
wire   [0:0] tmp_45_fu_2566_p3;
wire   [0:0] tmp_44_fu_2558_p3;
wire   [0:0] tmp_47_fu_2582_p3;
wire   [0:0] tmp_46_fu_2574_p3;
wire   [0:0] tmp_49_fu_2598_p3;
wire   [0:0] tmp_48_fu_2590_p3;
wire   [0:0] tmp_59_fu_2678_p3;
wire   [0:0] tmp_61_fu_2694_p3;
wire   [0:0] tmp_60_fu_2686_p3;
wire   [0:0] tmp_63_fu_2710_p3;
wire   [0:0] tmp_62_fu_2702_p3;
wire   [0:0] tmp_65_fu_2726_p3;
wire   [0:0] tmp_64_fu_2718_p3;
wire   [0:0] tmp_67_fu_2742_p3;
wire   [0:0] tmp_66_fu_2734_p3;
wire   [0:0] tmp_73_fu_2790_p3;
wire   [0:0] tmp_72_fu_2782_p3;
wire   [0:0] tmp_75_fu_2806_p3;
wire   [0:0] tmp_74_fu_2798_p3;
wire   [0:0] xor_ln52_1_fu_2820_p2;
wire   [31:0] xnor_result_1_fu_2257_p2;
wire   [0:0] tmp_92_fu_3085_p3;
wire   [0:0] tmp_76_fu_2825_p3;
wire   [0:0] tmp_78_fu_2841_p3;
wire   [0:0] tmp_77_fu_2833_p3;
wire   [0:0] tmp_80_fu_2857_p3;
wire   [0:0] tmp_79_fu_2849_p3;
wire   [0:0] tmp_82_fu_2873_p3;
wire   [0:0] tmp_81_fu_2865_p3;
wire   [0:0] tmp_84_fu_2889_p3;
wire   [0:0] tmp_83_fu_2881_p3;
wire   [0:0] tmp_86_fu_2905_p3;
wire   [0:0] tmp_85_fu_2897_p3;
wire   [0:0] tmp_88_fu_2921_p3;
wire   [0:0] tmp_87_fu_2913_p3;
wire   [0:0] tmp_90_fu_2937_p3;
wire   [0:0] tmp_89_fu_2929_p3;
wire   [0:0] tmp_32_fu_2451_p3;
wire   [0:0] tmp_31_fu_2443_p3;
wire   [0:0] tmp_51_fu_2614_p3;
wire   [0:0] tmp_50_fu_2606_p3;
wire   [0:0] tmp_53_fu_2630_p3;
wire   [0:0] tmp_52_fu_2622_p3;
wire   [0:0] tmp_55_fu_2646_p3;
wire   [0:0] tmp_54_fu_2638_p3;
wire   [0:0] tmp_57_fu_2662_p3;
wire   [0:0] tmp_56_fu_2654_p3;
wire   [0:0] tmp_58_fu_2670_p3;
wire   [0:0] tmp_69_fu_2758_p3;
wire   [0:0] tmp_68_fu_2750_p3;
wire   [0:0] tmp_71_fu_2774_p3;
wire   [0:0] tmp_70_fu_2766_p3;
wire   [1:0] zext_ln52_124_fu_2957_p1;
wire   [1:0] zext_ln52_fu_2945_p1;
wire   [1:0] add_ln52_fu_3217_p2;
wire   [1:0] zext_ln52_1_fu_2961_p1;
wire   [1:0] zext_ln52_2_fu_2965_p1;
wire   [1:0] add_ln52_1_fu_3227_p2;
wire   [2:0] zext_ln52_63_fu_3233_p1;
wire   [2:0] zext_ln52_62_fu_3223_p1;
wire   [2:0] add_ln52_2_fu_3237_p2;
wire   [1:0] zext_ln52_3_fu_2969_p1;
wire   [1:0] zext_ln52_4_fu_2973_p1;
wire   [1:0] add_ln52_3_fu_3247_p2;
wire   [1:0] zext_ln52_5_fu_2977_p1;
wire   [1:0] zext_ln52_6_fu_2981_p1;
wire   [1:0] add_ln52_4_fu_3257_p2;
wire   [2:0] zext_ln52_66_fu_3263_p1;
wire   [2:0] zext_ln52_65_fu_3253_p1;
wire   [2:0] add_ln52_5_fu_3267_p2;
wire   [3:0] zext_ln52_67_fu_3273_p1;
wire   [3:0] zext_ln52_64_fu_3243_p1;
wire   [1:0] zext_ln52_7_fu_2985_p1;
wire   [1:0] zext_ln52_8_fu_2989_p1;
wire   [1:0] add_ln52_7_fu_3283_p2;
wire   [1:0] zext_ln52_9_fu_2993_p1;
wire   [1:0] zext_ln52_10_fu_2997_p1;
wire   [1:0] add_ln52_8_fu_3293_p2;
wire   [2:0] zext_ln52_70_fu_3299_p1;
wire   [2:0] zext_ln52_69_fu_3289_p1;
wire   [2:0] add_ln52_9_fu_3303_p2;
wire   [1:0] zext_ln52_11_fu_3001_p1;
wire   [1:0] zext_ln52_12_fu_3005_p1;
wire   [1:0] add_ln52_10_fu_3313_p2;
wire   [1:0] zext_ln52_13_fu_3009_p1;
wire   [1:0] zext_ln52_14_fu_3013_p1;
wire   [1:0] add_ln52_11_fu_3323_p2;
wire   [2:0] zext_ln52_73_fu_3329_p1;
wire   [2:0] zext_ln52_72_fu_3319_p1;
wire   [2:0] add_ln52_12_fu_3333_p2;
wire   [3:0] zext_ln52_74_fu_3339_p1;
wire   [3:0] zext_ln52_71_fu_3309_p1;
wire   [1:0] zext_ln52_15_fu_3017_p1;
wire   [1:0] zext_ln52_16_fu_3021_p1;
wire   [1:0] add_ln52_15_fu_3349_p2;
wire   [1:0] zext_ln52_17_fu_3025_p1;
wire   [1:0] zext_ln52_18_fu_3029_p1;
wire   [1:0] add_ln52_16_fu_3359_p2;
wire   [2:0] zext_ln52_78_fu_3365_p1;
wire   [2:0] zext_ln52_77_fu_3355_p1;
wire   [2:0] add_ln52_17_fu_3369_p2;
wire   [1:0] zext_ln52_19_fu_3033_p1;
wire   [1:0] zext_ln52_20_fu_3037_p1;
wire   [1:0] add_ln52_18_fu_3379_p2;
wire   [1:0] zext_ln52_21_fu_3041_p1;
wire   [1:0] zext_ln52_22_fu_3045_p1;
wire   [1:0] add_ln52_19_fu_3389_p2;
wire   [2:0] zext_ln52_81_fu_3395_p1;
wire   [2:0] zext_ln52_80_fu_3385_p1;
wire   [2:0] add_ln52_20_fu_3399_p2;
wire   [3:0] zext_ln52_82_fu_3405_p1;
wire   [3:0] zext_ln52_79_fu_3375_p1;
wire   [1:0] zext_ln52_23_fu_3049_p1;
wire   [1:0] zext_ln52_24_fu_3053_p1;
wire   [1:0] add_ln52_22_fu_3415_p2;
wire   [1:0] zext_ln52_25_fu_3057_p1;
wire   [1:0] zext_ln52_26_fu_3061_p1;
wire   [1:0] add_ln52_23_fu_3425_p2;
wire   [2:0] zext_ln52_85_fu_3431_p1;
wire   [2:0] zext_ln52_84_fu_3421_p1;
wire   [2:0] add_ln52_24_fu_3435_p2;
wire   [1:0] zext_ln52_27_fu_3065_p1;
wire   [1:0] zext_ln52_28_fu_3069_p1;
wire   [1:0] add_ln52_25_fu_3445_p2;
wire   [1:0] zext_ln52_29_fu_3073_p1;
wire   [1:0] zext_ln52_30_fu_3077_p1;
wire   [1:0] add_ln52_26_fu_3455_p2;
wire   [2:0] zext_ln52_88_fu_3461_p1;
wire   [2:0] zext_ln52_87_fu_3451_p1;
wire   [2:0] add_ln52_27_fu_3465_p2;
wire   [3:0] zext_ln52_89_fu_3471_p1;
wire   [3:0] zext_ln52_86_fu_3441_p1;
wire   [1:0] zext_ln52_31_fu_3081_p1;
wire   [1:0] zext_ln52_125_fu_3093_p1;
wire   [1:0] add_ln52_31_fu_3481_p2;
wire   [1:0] zext_ln52_32_fu_3097_p1;
wire   [1:0] zext_ln52_33_fu_3101_p1;
wire   [1:0] add_ln52_32_fu_3491_p2;
wire   [2:0] zext_ln52_94_fu_3497_p1;
wire   [2:0] zext_ln52_93_fu_3487_p1;
wire   [2:0] add_ln52_33_fu_3501_p2;
wire   [1:0] zext_ln52_34_fu_3105_p1;
wire   [1:0] zext_ln52_35_fu_3109_p1;
wire   [1:0] add_ln52_34_fu_3511_p2;
wire   [1:0] zext_ln52_36_fu_3113_p1;
wire   [1:0] zext_ln52_37_fu_3117_p1;
wire   [1:0] add_ln52_35_fu_3521_p2;
wire   [2:0] zext_ln52_97_fu_3527_p1;
wire   [2:0] zext_ln52_96_fu_3517_p1;
wire   [2:0] add_ln52_36_fu_3531_p2;
wire   [3:0] zext_ln52_98_fu_3537_p1;
wire   [3:0] zext_ln52_95_fu_3507_p1;
wire   [1:0] zext_ln52_38_fu_3121_p1;
wire   [1:0] zext_ln52_39_fu_3125_p1;
wire   [1:0] add_ln52_38_fu_3547_p2;
wire   [1:0] zext_ln52_40_fu_3129_p1;
wire   [1:0] zext_ln52_41_fu_3133_p1;
wire   [1:0] add_ln52_39_fu_3557_p2;
wire   [2:0] zext_ln52_101_fu_3563_p1;
wire   [2:0] zext_ln52_100_fu_3553_p1;
wire   [2:0] add_ln52_40_fu_3567_p2;
wire   [1:0] zext_ln52_42_fu_3137_p1;
wire   [1:0] zext_ln52_43_fu_3141_p1;
wire   [1:0] add_ln52_41_fu_3577_p2;
wire   [1:0] zext_ln52_44_fu_3145_p1;
wire   [1:0] zext_ln52_45_fu_3149_p1;
wire   [1:0] add_ln52_42_fu_3587_p2;
wire   [2:0] zext_ln52_104_fu_3593_p1;
wire   [2:0] zext_ln52_103_fu_3583_p1;
wire   [2:0] add_ln52_43_fu_3597_p2;
wire   [3:0] zext_ln52_105_fu_3603_p1;
wire   [3:0] zext_ln52_102_fu_3573_p1;
wire   [1:0] zext_ln52_46_fu_3153_p1;
wire   [1:0] zext_ln52_47_fu_3157_p1;
wire   [1:0] add_ln52_46_fu_3613_p2;
wire   [1:0] zext_ln52_48_fu_3161_p1;
wire   [1:0] zext_ln52_49_fu_3165_p1;
wire   [1:0] add_ln52_47_fu_3623_p2;
wire   [2:0] zext_ln52_109_fu_3629_p1;
wire   [2:0] zext_ln52_108_fu_3619_p1;
wire   [2:0] add_ln52_48_fu_3633_p2;
wire   [1:0] zext_ln52_50_fu_3169_p1;
wire   [1:0] zext_ln52_51_fu_3173_p1;
wire   [1:0] add_ln52_49_fu_3643_p2;
wire   [1:0] zext_ln52_52_fu_3177_p1;
wire   [1:0] zext_ln52_53_fu_3181_p1;
wire   [1:0] add_ln52_50_fu_3653_p2;
wire   [2:0] zext_ln52_112_fu_3659_p1;
wire   [2:0] zext_ln52_111_fu_3649_p1;
wire   [2:0] add_ln52_51_fu_3663_p2;
wire   [3:0] zext_ln52_113_fu_3669_p1;
wire   [3:0] zext_ln52_110_fu_3639_p1;
wire   [1:0] zext_ln52_54_fu_3185_p1;
wire   [1:0] zext_ln52_55_fu_3189_p1;
wire   [1:0] add_ln52_53_fu_3679_p2;
wire   [1:0] zext_ln52_56_fu_3193_p1;
wire   [1:0] zext_ln52_57_fu_3197_p1;
wire   [1:0] add_ln52_54_fu_3689_p2;
wire   [2:0] zext_ln52_116_fu_3695_p1;
wire   [2:0] zext_ln52_115_fu_3685_p1;
wire   [2:0] add_ln52_55_fu_3699_p2;
wire   [1:0] zext_ln52_58_fu_3201_p1;
wire   [1:0] zext_ln52_59_fu_3205_p1;
wire   [1:0] add_ln52_56_fu_3709_p2;
wire   [1:0] zext_ln52_60_fu_3209_p1;
wire   [1:0] zext_ln52_61_fu_3213_p1;
wire   [1:0] add_ln52_57_fu_3719_p2;
wire   [2:0] zext_ln52_119_fu_3725_p1;
wire   [2:0] zext_ln52_118_fu_3715_p1;
wire   [2:0] add_ln52_58_fu_3729_p2;
wire   [3:0] zext_ln52_120_fu_3735_p1;
wire   [3:0] zext_ln52_117_fu_3705_p1;
wire   [4:0] zext_ln52_75_fu_3748_p1;
wire   [4:0] zext_ln52_68_fu_3745_p1;
wire   [4:0] add_ln52_14_fu_3751_p2;
wire   [4:0] zext_ln52_90_fu_3764_p1;
wire   [4:0] zext_ln52_83_fu_3761_p1;
wire   [4:0] add_ln52_29_fu_3767_p2;
wire   [5:0] zext_ln52_91_fu_3773_p1;
wire   [5:0] zext_ln52_76_fu_3757_p1;
wire   [5:0] add_ln52_30_fu_3777_p2;
wire   [4:0] zext_ln52_106_fu_3790_p1;
wire   [4:0] zext_ln52_99_fu_3787_p1;
wire   [4:0] add_ln52_45_fu_3793_p2;
wire   [4:0] zext_ln52_121_fu_3806_p1;
wire   [4:0] zext_ln52_114_fu_3803_p1;
wire   [4:0] add_ln52_60_fu_3809_p2;
wire   [5:0] zext_ln52_122_fu_3815_p1;
wire   [5:0] zext_ln52_107_fu_3799_p1;
wire   [5:0] add_ln52_61_fu_3819_p2;
wire   [6:0] zext_ln52_123_fu_3825_p1;
wire   [6:0] zext_ln52_92_fu_3783_p1;
wire   [7:0] shl_ln_fu_3839_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 n_fu_230 = 4'd0;
#0 ap_done_reg = 1'b0;
end

bnn_dense_layer_1_golden_w3_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
golden_w3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(golden_w3_address0),
    .ce0(golden_w3_ce0_local),
    .q0(golden_w3_q0),
    .address1(golden_w3_address1),
    .ce1(golden_w3_ce1_local),
    .q1(golden_w3_q1)
);

bnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln32_fu_300_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_230 <= add_ln32_fu_306_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_230 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln52_13_reg_4026 <= add_ln52_13_fu_3343_p2;
        add_ln52_21_reg_4031 <= add_ln52_21_fu_3409_p2;
        add_ln52_28_reg_4036 <= add_ln52_28_fu_3475_p2;
        add_ln52_37_reg_4041 <= add_ln52_37_fu_3541_p2;
        add_ln52_44_reg_4046 <= add_ln52_44_fu_3607_p2;
        add_ln52_52_reg_4051 <= add_ln52_52_fu_3673_p2;
        add_ln52_59_reg_4056 <= add_ln52_59_fu_3739_p2;
        add_ln52_6_reg_4021 <= add_ln52_6_fu_3277_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        n_1_reg_4002 <= ap_sig_allocacmp_n_1;
        n_1_reg_4002_pp0_iter1_reg <= n_1_reg_4002;
        trunc_ln18_62_reg_3996 <= trunc_ln18_62_fu_288_p1;
        trunc_ln18_reg_3990 <= trunc_ln18_fu_284_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln52_62_reg_4061 <= add_ln52_62_fu_3829_p2;
        n_1_reg_4002_pp0_iter2_reg <= n_1_reg_4002_pp0_iter1_reg;
    end
end

always @ (*) begin
    if (((icmp_ln32_fu_300_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_n_1 = n_fu_230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        golden_w3_ce0_local = 1'b1;
    end else begin
        golden_w3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        golden_w3_ce1_local = 1'b1;
    end else begin
        golden_w3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        output_r_ce0_local = 1'b1;
    end else begin
        output_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        output_r_we0_local = 1'b1;
    end else begin
        output_r_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln32_fu_306_p2 = (ap_sig_allocacmp_n_1 + 4'd1);

assign add_ln52_10_fu_3313_p2 = (zext_ln52_11_fu_3001_p1 + zext_ln52_12_fu_3005_p1);

assign add_ln52_11_fu_3323_p2 = (zext_ln52_13_fu_3009_p1 + zext_ln52_14_fu_3013_p1);

assign add_ln52_12_fu_3333_p2 = (zext_ln52_73_fu_3329_p1 + zext_ln52_72_fu_3319_p1);

assign add_ln52_13_fu_3343_p2 = (zext_ln52_74_fu_3339_p1 + zext_ln52_71_fu_3309_p1);

assign add_ln52_14_fu_3751_p2 = (zext_ln52_75_fu_3748_p1 + zext_ln52_68_fu_3745_p1);

assign add_ln52_15_fu_3349_p2 = (zext_ln52_15_fu_3017_p1 + zext_ln52_16_fu_3021_p1);

assign add_ln52_16_fu_3359_p2 = (zext_ln52_17_fu_3025_p1 + zext_ln52_18_fu_3029_p1);

assign add_ln52_17_fu_3369_p2 = (zext_ln52_78_fu_3365_p1 + zext_ln52_77_fu_3355_p1);

assign add_ln52_18_fu_3379_p2 = (zext_ln52_19_fu_3033_p1 + zext_ln52_20_fu_3037_p1);

assign add_ln52_19_fu_3389_p2 = (zext_ln52_21_fu_3041_p1 + zext_ln52_22_fu_3045_p1);

assign add_ln52_1_fu_3227_p2 = (zext_ln52_1_fu_2961_p1 + zext_ln52_2_fu_2965_p1);

assign add_ln52_20_fu_3399_p2 = (zext_ln52_81_fu_3395_p1 + zext_ln52_80_fu_3385_p1);

assign add_ln52_21_fu_3409_p2 = (zext_ln52_82_fu_3405_p1 + zext_ln52_79_fu_3375_p1);

assign add_ln52_22_fu_3415_p2 = (zext_ln52_23_fu_3049_p1 + zext_ln52_24_fu_3053_p1);

assign add_ln52_23_fu_3425_p2 = (zext_ln52_25_fu_3057_p1 + zext_ln52_26_fu_3061_p1);

assign add_ln52_24_fu_3435_p2 = (zext_ln52_85_fu_3431_p1 + zext_ln52_84_fu_3421_p1);

assign add_ln52_25_fu_3445_p2 = (zext_ln52_27_fu_3065_p1 + zext_ln52_28_fu_3069_p1);

assign add_ln52_26_fu_3455_p2 = (zext_ln52_29_fu_3073_p1 + zext_ln52_30_fu_3077_p1);

assign add_ln52_27_fu_3465_p2 = (zext_ln52_88_fu_3461_p1 + zext_ln52_87_fu_3451_p1);

assign add_ln52_28_fu_3475_p2 = (zext_ln52_89_fu_3471_p1 + zext_ln52_86_fu_3441_p1);

assign add_ln52_29_fu_3767_p2 = (zext_ln52_90_fu_3764_p1 + zext_ln52_83_fu_3761_p1);

assign add_ln52_2_fu_3237_p2 = (zext_ln52_63_fu_3233_p1 + zext_ln52_62_fu_3223_p1);

assign add_ln52_30_fu_3777_p2 = (zext_ln52_91_fu_3773_p1 + zext_ln52_76_fu_3757_p1);

assign add_ln52_31_fu_3481_p2 = (zext_ln52_31_fu_3081_p1 + zext_ln52_125_fu_3093_p1);

assign add_ln52_32_fu_3491_p2 = (zext_ln52_32_fu_3097_p1 + zext_ln52_33_fu_3101_p1);

assign add_ln52_33_fu_3501_p2 = (zext_ln52_94_fu_3497_p1 + zext_ln52_93_fu_3487_p1);

assign add_ln52_34_fu_3511_p2 = (zext_ln52_34_fu_3105_p1 + zext_ln52_35_fu_3109_p1);

assign add_ln52_35_fu_3521_p2 = (zext_ln52_36_fu_3113_p1 + zext_ln52_37_fu_3117_p1);

assign add_ln52_36_fu_3531_p2 = (zext_ln52_97_fu_3527_p1 + zext_ln52_96_fu_3517_p1);

assign add_ln52_37_fu_3541_p2 = (zext_ln52_98_fu_3537_p1 + zext_ln52_95_fu_3507_p1);

assign add_ln52_38_fu_3547_p2 = (zext_ln52_38_fu_3121_p1 + zext_ln52_39_fu_3125_p1);

assign add_ln52_39_fu_3557_p2 = (zext_ln52_40_fu_3129_p1 + zext_ln52_41_fu_3133_p1);

assign add_ln52_3_fu_3247_p2 = (zext_ln52_3_fu_2969_p1 + zext_ln52_4_fu_2973_p1);

assign add_ln52_40_fu_3567_p2 = (zext_ln52_101_fu_3563_p1 + zext_ln52_100_fu_3553_p1);

assign add_ln52_41_fu_3577_p2 = (zext_ln52_42_fu_3137_p1 + zext_ln52_43_fu_3141_p1);

assign add_ln52_42_fu_3587_p2 = (zext_ln52_44_fu_3145_p1 + zext_ln52_45_fu_3149_p1);

assign add_ln52_43_fu_3597_p2 = (zext_ln52_104_fu_3593_p1 + zext_ln52_103_fu_3583_p1);

assign add_ln52_44_fu_3607_p2 = (zext_ln52_105_fu_3603_p1 + zext_ln52_102_fu_3573_p1);

assign add_ln52_45_fu_3793_p2 = (zext_ln52_106_fu_3790_p1 + zext_ln52_99_fu_3787_p1);

assign add_ln52_46_fu_3613_p2 = (zext_ln52_46_fu_3153_p1 + zext_ln52_47_fu_3157_p1);

assign add_ln52_47_fu_3623_p2 = (zext_ln52_48_fu_3161_p1 + zext_ln52_49_fu_3165_p1);

assign add_ln52_48_fu_3633_p2 = (zext_ln52_109_fu_3629_p1 + zext_ln52_108_fu_3619_p1);

assign add_ln52_49_fu_3643_p2 = (zext_ln52_50_fu_3169_p1 + zext_ln52_51_fu_3173_p1);

assign add_ln52_4_fu_3257_p2 = (zext_ln52_5_fu_2977_p1 + zext_ln52_6_fu_2981_p1);

assign add_ln52_50_fu_3653_p2 = (zext_ln52_52_fu_3177_p1 + zext_ln52_53_fu_3181_p1);

assign add_ln52_51_fu_3663_p2 = (zext_ln52_112_fu_3659_p1 + zext_ln52_111_fu_3649_p1);

assign add_ln52_52_fu_3673_p2 = (zext_ln52_113_fu_3669_p1 + zext_ln52_110_fu_3639_p1);

assign add_ln52_53_fu_3679_p2 = (zext_ln52_54_fu_3185_p1 + zext_ln52_55_fu_3189_p1);

assign add_ln52_54_fu_3689_p2 = (zext_ln52_56_fu_3193_p1 + zext_ln52_57_fu_3197_p1);

assign add_ln52_55_fu_3699_p2 = (zext_ln52_116_fu_3695_p1 + zext_ln52_115_fu_3685_p1);

assign add_ln52_56_fu_3709_p2 = (zext_ln52_58_fu_3201_p1 + zext_ln52_59_fu_3205_p1);

assign add_ln52_57_fu_3719_p2 = (zext_ln52_60_fu_3209_p1 + zext_ln52_61_fu_3213_p1);

assign add_ln52_58_fu_3729_p2 = (zext_ln52_119_fu_3725_p1 + zext_ln52_118_fu_3715_p1);

assign add_ln52_59_fu_3739_p2 = (zext_ln52_120_fu_3735_p1 + zext_ln52_117_fu_3705_p1);

assign add_ln52_5_fu_3267_p2 = (zext_ln52_66_fu_3263_p1 + zext_ln52_65_fu_3253_p1);

assign add_ln52_60_fu_3809_p2 = (zext_ln52_121_fu_3806_p1 + zext_ln52_114_fu_3803_p1);

assign add_ln52_61_fu_3819_p2 = (zext_ln52_122_fu_3815_p1 + zext_ln52_107_fu_3799_p1);

assign add_ln52_62_fu_3829_p2 = (zext_ln52_123_fu_3825_p1 + zext_ln52_92_fu_3783_p1);

assign add_ln52_63_fu_3846_p2 = ($signed(shl_ln_fu_3839_p3) + $signed(8'd192));

assign add_ln52_6_fu_3277_p2 = (zext_ln52_67_fu_3273_p1 + zext_ln52_64_fu_3243_p1);

assign add_ln52_7_fu_3283_p2 = (zext_ln52_7_fu_2985_p1 + zext_ln52_8_fu_2989_p1);

assign add_ln52_8_fu_3293_p2 = (zext_ln52_9_fu_2993_p1 + zext_ln52_10_fu_2997_p1);

assign add_ln52_9_fu_3303_p2 = (zext_ln52_70_fu_3299_p1 + zext_ln52_69_fu_3289_p1);

assign add_ln52_fu_3217_p2 = (zext_ln52_124_fu_2957_p1 + zext_ln52_fu_2945_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bit_sel10_fu_2117_p3 = p_read1[32'd26];

assign bit_sel13_fu_2089_p3 = p_read1[32'd25];

assign bit_sel16_fu_2061_p3 = p_read1[32'd24];

assign bit_sel19_fu_2033_p3 = p_read1[32'd23];

assign bit_sel1_fu_2201_p3 = p_read1[32'd29];

assign bit_sel22_fu_2005_p3 = p_read1[32'd22];

assign bit_sel25_fu_1977_p3 = p_read1[32'd21];

assign bit_sel28_fu_1949_p3 = p_read1[32'd20];

assign bit_sel31_fu_1921_p3 = p_read1[32'd19];

assign bit_sel32_fu_347_p3 = p_read[32'd31];

assign bit_sel33_fu_371_p3 = p_read[32'd1];

assign bit_sel34_fu_1893_p3 = p_read1[32'd18];

assign bit_sel35_fu_395_p3 = p_read[32'd2];

assign bit_sel36_fu_423_p3 = p_read[32'd3];

assign bit_sel37_fu_1865_p3 = p_read1[32'd17];

assign bit_sel38_fu_451_p3 = p_read[32'd4];

assign bit_sel39_fu_479_p3 = p_read[32'd5];

assign bit_sel40_fu_1837_p3 = p_read1[32'd16];

assign bit_sel41_fu_507_p3 = p_read[32'd6];

assign bit_sel42_fu_535_p3 = p_read[32'd7];

assign bit_sel43_fu_1809_p3 = p_read1[32'd15];

assign bit_sel44_fu_563_p3 = p_read[32'd8];

assign bit_sel45_fu_591_p3 = p_read[32'd9];

assign bit_sel46_fu_1781_p3 = p_read1[32'd14];

assign bit_sel47_fu_619_p3 = p_read[32'd10];

assign bit_sel48_fu_647_p3 = p_read[32'd11];

assign bit_sel49_fu_1753_p3 = p_read1[32'd13];

assign bit_sel4_fu_2173_p3 = p_read1[32'd28];

assign bit_sel50_fu_675_p3 = p_read[32'd12];

assign bit_sel51_fu_703_p3 = p_read[32'd13];

assign bit_sel52_fu_1725_p3 = p_read1[32'd12];

assign bit_sel53_fu_731_p3 = p_read[32'd14];

assign bit_sel54_fu_759_p3 = p_read[32'd15];

assign bit_sel55_fu_1697_p3 = p_read1[32'd11];

assign bit_sel56_fu_787_p3 = p_read[32'd16];

assign bit_sel57_fu_815_p3 = p_read[32'd17];

assign bit_sel58_fu_1669_p3 = p_read1[32'd10];

assign bit_sel59_fu_843_p3 = p_read[32'd18];

assign bit_sel60_fu_871_p3 = p_read[32'd19];

assign bit_sel61_fu_1641_p3 = p_read1[32'd9];

assign bit_sel62_fu_899_p3 = p_read[32'd20];

assign bit_sel63_fu_927_p3 = p_read[32'd21];

assign bit_sel64_fu_1613_p3 = p_read1[32'd8];

assign bit_sel65_fu_955_p3 = p_read[32'd22];

assign bit_sel66_fu_983_p3 = p_read[32'd23];

assign bit_sel67_fu_1585_p3 = p_read1[32'd7];

assign bit_sel68_fu_1011_p3 = p_read[32'd24];

assign bit_sel69_fu_1039_p3 = p_read[32'd25];

assign bit_sel70_fu_1557_p3 = p_read1[32'd6];

assign bit_sel71_fu_1067_p3 = p_read[32'd26];

assign bit_sel72_fu_1095_p3 = p_read[32'd27];

assign bit_sel73_fu_1529_p3 = p_read1[32'd5];

assign bit_sel74_fu_1123_p3 = p_read[32'd28];

assign bit_sel75_fu_1151_p3 = p_read[32'd29];

assign bit_sel76_fu_1501_p3 = p_read1[32'd4];

assign bit_sel77_fu_1179_p3 = p_read[32'd30];

assign bit_sel78_fu_1397_p3 = p_read1[32'd31];

assign bit_sel79_fu_1473_p3 = p_read1[32'd3];

assign bit_sel7_fu_2145_p3 = p_read1[32'd27];

assign bit_sel80_fu_1421_p3 = p_read1[32'd1];

assign bit_sel81_fu_1445_p3 = p_read1[32'd2];

assign bit_sel_fu_2229_p3 = p_read1[32'd30];

assign golden_w3_address0 = zext_ln37_1_fu_333_p1;

assign golden_w3_address1 = zext_ln37_fu_320_p1;

assign icmp_ln32_fu_300_p2 = ((ap_sig_allocacmp_n_1 == 4'd10) ? 1'b1 : 1'b0);

assign or_ln_fu_325_p3 = {{ap_sig_allocacmp_n_1}, {1'd1}};

assign output_r_address0 = zext_ln32_fu_3835_p1;

assign output_r_ce0 = output_r_ce0_local;

assign output_r_d0 = add_ln52_63_fu_3846_p2;

assign output_r_we0 = output_r_we0_local;

assign shl_ln_fu_3839_p3 = {{add_ln52_62_reg_4061}, {1'd0}};

assign tmp_31_fu_2443_p3 = xor_ln37_65_fu_2293_p2[32'd25];

assign tmp_32_fu_2451_p3 = xor_ln37_87_fu_2425_p2[32'd3];

assign tmp_33_fu_2470_p3 = xor_ln37_59_fu_1387_p2[32'd1];

assign tmp_34_fu_2478_p3 = xor_ln37_47_fu_1315_p2[32'd13];

assign tmp_35_fu_2486_p3 = xor_ln37_fu_1213_p2[32'd30];

assign tmp_36_fu_2494_p3 = xor_ln37_38_fu_1261_p2[32'd22];

assign tmp_37_fu_2502_p3 = xor_ln37_55_fu_1363_p2[32'd5];

assign tmp_38_fu_2510_p3 = xor_ln37_31_fu_1219_p2[32'd29];

assign tmp_39_fu_2518_p3 = xor_ln37_51_fu_1339_p2[32'd9];

assign tmp_40_fu_2526_p3 = xor_ln37_40_fu_1273_p2[32'd20];

assign tmp_41_fu_2534_p3 = xor_ln37_36_fu_1249_p2[32'd24];

assign tmp_42_fu_2542_p3 = xor_ln37_32_fu_1225_p2[32'd28];

assign tmp_43_fu_2550_p3 = xor_ln37_52_fu_1345_p2[32'd8];

assign tmp_44_fu_2558_p3 = xor_ln37_48_fu_1321_p2[32'd12];

assign tmp_45_fu_2566_p3 = xor_ln37_50_fu_1333_p2[32'd10];

assign tmp_46_fu_2574_p3 = xor_ln37_53_fu_1351_p2[32'd7];

assign tmp_47_fu_2582_p3 = xor_ln37_33_fu_1231_p2[32'd27];

assign tmp_48_fu_2590_p3 = xor_ln37_56_fu_1369_p2[32'd4];

assign tmp_49_fu_2598_p3 = xor_ln37_54_fu_1357_p2[32'd6];

assign tmp_50_fu_2606_p3 = xor_ln37_86_fu_2419_p2[32'd4];

assign tmp_51_fu_2614_p3 = xor_ln37_84_fu_2407_p2[32'd6];

assign tmp_52_fu_2622_p3 = xor_ln37_73_fu_2341_p2[32'd17];

assign tmp_53_fu_2630_p3 = xor_ln37_69_fu_2317_p2[32'd21];

assign tmp_54_fu_2638_p3 = xor_ln37_67_fu_2305_p2[32'd23];

assign tmp_55_fu_2646_p3 = xor_ln37_64_fu_2287_p2[32'd26];

assign tmp_56_fu_2654_p3 = xor_ln37_74_fu_2347_p2[32'd16];

assign tmp_57_fu_2662_p3 = xor_ln37_72_fu_2335_p2[32'd18];

assign tmp_58_fu_2670_p3 = xor_ln37_88_fu_2431_p2[32'd2];

assign tmp_59_fu_2678_p3 = xor_ln37_58_fu_1381_p2[32'd2];

assign tmp_60_fu_2686_p3 = xor_ln37_43_fu_1291_p2[32'd17];

assign tmp_61_fu_2694_p3 = xor_ln37_39_fu_1267_p2[32'd21];

assign tmp_62_fu_2702_p3 = xor_ln37_37_fu_1255_p2[32'd23];

assign tmp_63_fu_2710_p3 = xor_ln37_34_fu_1237_p2[32'd26];

assign tmp_64_fu_2718_p3 = xor_ln37_44_fu_1297_p2[32'd16];

assign tmp_65_fu_2726_p3 = xor_ln37_42_fu_1285_p2[32'd18];

assign tmp_66_fu_2734_p3 = xor_ln37_45_fu_1303_p2[32'd15];

assign tmp_67_fu_2742_p3 = xor_ln37_49_fu_1327_p2[32'd11];

assign tmp_68_fu_2750_p3 = xor_ln37_75_fu_2353_p2[32'd15];

assign tmp_69_fu_2758_p3 = xor_ln37_79_fu_2377_p2[32'd11];

assign tmp_70_fu_2766_p3 = xor_ln37_76_fu_2359_p2[32'd14];

assign tmp_71_fu_2774_p3 = xor_ln37_71_fu_2329_p2[32'd19];

assign tmp_72_fu_2782_p3 = xor_ln37_46_fu_1309_p2[32'd14];

assign tmp_73_fu_2790_p3 = xor_ln37_41_fu_1279_p2[32'd19];

assign tmp_74_fu_2798_p3 = xor_ln37_35_fu_1243_p2[32'd25];

assign tmp_75_fu_2806_p3 = xor_ln37_57_fu_1375_p2[32'd3];

assign tmp_76_fu_2825_p3 = xor_ln37_89_fu_2437_p2[32'd1];

assign tmp_77_fu_2833_p3 = xor_ln37_77_fu_2365_p2[32'd13];

assign tmp_78_fu_2841_p3 = xor_ln37_60_fu_2263_p2[32'd30];

assign tmp_79_fu_2849_p3 = xor_ln37_68_fu_2311_p2[32'd22];

assign tmp_80_fu_2857_p3 = xor_ln37_85_fu_2413_p2[32'd5];

assign tmp_81_fu_2865_p3 = xor_ln37_61_fu_2269_p2[32'd29];

assign tmp_82_fu_2873_p3 = xor_ln37_81_fu_2389_p2[32'd9];

assign tmp_83_fu_2881_p3 = xor_ln37_70_fu_2323_p2[32'd20];

assign tmp_84_fu_2889_p3 = xor_ln37_66_fu_2299_p2[32'd24];

assign tmp_85_fu_2897_p3 = xor_ln37_62_fu_2275_p2[32'd28];

assign tmp_86_fu_2905_p3 = xor_ln37_82_fu_2395_p2[32'd8];

assign tmp_87_fu_2913_p3 = xor_ln37_78_fu_2371_p2[32'd12];

assign tmp_88_fu_2921_p3 = xor_ln37_80_fu_2383_p2[32'd10];

assign tmp_89_fu_2929_p3 = xor_ln37_83_fu_2401_p2[32'd7];

assign tmp_90_fu_2937_p3 = xor_ln37_63_fu_2281_p2[32'd27];

assign tmp_91_fu_2949_p3 = xnor_result_fu_1207_p2[32'd31];

assign tmp_92_fu_3085_p3 = xnor_result_1_fu_2257_p2[32'd31];

assign tmp_fu_312_p3 = {{ap_sig_allocacmp_n_1}, {1'd0}};

assign trunc_ln18_100_fu_884_p1 = p_read[18:0];

assign trunc_ln18_101_fu_895_p1 = golden_w3_q1[19:0];

assign trunc_ln18_102_fu_912_p1 = p_read[19:0];

assign trunc_ln18_103_fu_923_p1 = golden_w3_q1[20:0];

assign trunc_ln18_104_fu_940_p1 = p_read[20:0];

assign trunc_ln18_105_fu_951_p1 = golden_w3_q1[21:0];

assign trunc_ln18_106_fu_968_p1 = p_read[21:0];

assign trunc_ln18_107_fu_979_p1 = golden_w3_q1[22:0];

assign trunc_ln18_108_fu_996_p1 = p_read[22:0];

assign trunc_ln18_109_fu_1007_p1 = golden_w3_q1[23:0];

assign trunc_ln18_110_fu_1024_p1 = p_read[23:0];

assign trunc_ln18_111_fu_1035_p1 = golden_w3_q1[24:0];

assign trunc_ln18_112_fu_1052_p1 = p_read[24:0];

assign trunc_ln18_113_fu_1063_p1 = golden_w3_q1[25:0];

assign trunc_ln18_114_fu_1080_p1 = p_read[25:0];

assign trunc_ln18_115_fu_1091_p1 = golden_w3_q1[26:0];

assign trunc_ln18_116_fu_1108_p1 = p_read[26:0];

assign trunc_ln18_117_fu_1119_p1 = golden_w3_q1[27:0];

assign trunc_ln18_118_fu_1136_p1 = p_read[27:0];

assign trunc_ln18_119_fu_1147_p1 = golden_w3_q1[28:0];

assign trunc_ln18_120_fu_1164_p1 = p_read[28:0];

assign trunc_ln18_121_fu_1175_p1 = golden_w3_q1[29:0];

assign trunc_ln18_122_fu_1192_p1 = p_read[29:0];

assign trunc_ln18_123_fu_1203_p1 = golden_w3_q1[30:0];

assign trunc_ln18_124_fu_1393_p1 = golden_w3_q0[0:0];

assign trunc_ln18_125_fu_1410_p1 = p_read1[30:0];

assign trunc_ln18_126_fu_1441_p1 = golden_w3_q0[1:0];

assign trunc_ln18_127_fu_1458_p1 = p_read1[1:0];

assign trunc_ln18_128_fu_1469_p1 = golden_w3_q0[2:0];

assign trunc_ln18_129_fu_1486_p1 = p_read1[2:0];

assign trunc_ln18_130_fu_1497_p1 = golden_w3_q0[3:0];

assign trunc_ln18_131_fu_1514_p1 = p_read1[3:0];

assign trunc_ln18_132_fu_1525_p1 = golden_w3_q0[4:0];

assign trunc_ln18_133_fu_1542_p1 = p_read1[4:0];

assign trunc_ln18_134_fu_1553_p1 = golden_w3_q0[5:0];

assign trunc_ln18_135_fu_1570_p1 = p_read1[5:0];

assign trunc_ln18_136_fu_1581_p1 = golden_w3_q0[6:0];

assign trunc_ln18_137_fu_1598_p1 = p_read1[6:0];

assign trunc_ln18_138_fu_1609_p1 = golden_w3_q0[7:0];

assign trunc_ln18_139_fu_1626_p1 = p_read1[7:0];

assign trunc_ln18_140_fu_1637_p1 = golden_w3_q0[8:0];

assign trunc_ln18_141_fu_1654_p1 = p_read1[8:0];

assign trunc_ln18_142_fu_1665_p1 = golden_w3_q0[9:0];

assign trunc_ln18_143_fu_1682_p1 = p_read1[9:0];

assign trunc_ln18_144_fu_1693_p1 = golden_w3_q0[10:0];

assign trunc_ln18_145_fu_1710_p1 = p_read1[10:0];

assign trunc_ln18_146_fu_1721_p1 = golden_w3_q0[11:0];

assign trunc_ln18_147_fu_1738_p1 = p_read1[11:0];

assign trunc_ln18_148_fu_1749_p1 = golden_w3_q0[12:0];

assign trunc_ln18_149_fu_1766_p1 = p_read1[12:0];

assign trunc_ln18_150_fu_1777_p1 = golden_w3_q0[13:0];

assign trunc_ln18_151_fu_1794_p1 = p_read1[13:0];

assign trunc_ln18_152_fu_1805_p1 = golden_w3_q0[14:0];

assign trunc_ln18_153_fu_1822_p1 = p_read1[14:0];

assign trunc_ln18_154_fu_1833_p1 = golden_w3_q0[15:0];

assign trunc_ln18_155_fu_1850_p1 = p_read1[15:0];

assign trunc_ln18_156_fu_1861_p1 = golden_w3_q0[16:0];

assign trunc_ln18_157_fu_1878_p1 = p_read1[16:0];

assign trunc_ln18_158_fu_1889_p1 = golden_w3_q0[17:0];

assign trunc_ln18_159_fu_1906_p1 = p_read1[17:0];

assign trunc_ln18_160_fu_1917_p1 = golden_w3_q0[18:0];

assign trunc_ln18_161_fu_1934_p1 = p_read1[18:0];

assign trunc_ln18_162_fu_1945_p1 = golden_w3_q0[19:0];

assign trunc_ln18_163_fu_1962_p1 = p_read1[19:0];

assign trunc_ln18_164_fu_1973_p1 = golden_w3_q0[20:0];

assign trunc_ln18_165_fu_1990_p1 = p_read1[20:0];

assign trunc_ln18_166_fu_2001_p1 = golden_w3_q0[21:0];

assign trunc_ln18_167_fu_2018_p1 = p_read1[21:0];

assign trunc_ln18_168_fu_2029_p1 = golden_w3_q0[22:0];

assign trunc_ln18_169_fu_2046_p1 = p_read1[22:0];

assign trunc_ln18_170_fu_2057_p1 = golden_w3_q0[23:0];

assign trunc_ln18_171_fu_2074_p1 = p_read1[23:0];

assign trunc_ln18_172_fu_2085_p1 = golden_w3_q0[24:0];

assign trunc_ln18_173_fu_2102_p1 = p_read1[24:0];

assign trunc_ln18_174_fu_2113_p1 = golden_w3_q0[25:0];

assign trunc_ln18_175_fu_2130_p1 = p_read1[25:0];

assign trunc_ln18_176_fu_2141_p1 = golden_w3_q0[26:0];

assign trunc_ln18_177_fu_2158_p1 = p_read1[26:0];

assign trunc_ln18_178_fu_2169_p1 = golden_w3_q0[27:0];

assign trunc_ln18_179_fu_2186_p1 = p_read1[27:0];

assign trunc_ln18_180_fu_2197_p1 = golden_w3_q0[28:0];

assign trunc_ln18_181_fu_2214_p1 = p_read1[28:0];

assign trunc_ln18_182_fu_2225_p1 = golden_w3_q0[29:0];

assign trunc_ln18_183_fu_2242_p1 = p_read1[29:0];

assign trunc_ln18_184_fu_2253_p1 = golden_w3_q0[30:0];

assign trunc_ln18_62_fu_288_p1 = p_read1[0:0];

assign trunc_ln18_63_fu_343_p1 = golden_w3_q1[0:0];

assign trunc_ln18_64_fu_360_p1 = p_read[30:0];

assign trunc_ln18_65_fu_391_p1 = golden_w3_q1[1:0];

assign trunc_ln18_66_fu_408_p1 = p_read[1:0];

assign trunc_ln18_67_fu_419_p1 = golden_w3_q1[2:0];

assign trunc_ln18_68_fu_436_p1 = p_read[2:0];

assign trunc_ln18_69_fu_447_p1 = golden_w3_q1[3:0];

assign trunc_ln18_70_fu_464_p1 = p_read[3:0];

assign trunc_ln18_71_fu_475_p1 = golden_w3_q1[4:0];

assign trunc_ln18_72_fu_492_p1 = p_read[4:0];

assign trunc_ln18_73_fu_503_p1 = golden_w3_q1[5:0];

assign trunc_ln18_74_fu_520_p1 = p_read[5:0];

assign trunc_ln18_75_fu_531_p1 = golden_w3_q1[6:0];

assign trunc_ln18_76_fu_548_p1 = p_read[6:0];

assign trunc_ln18_77_fu_559_p1 = golden_w3_q1[7:0];

assign trunc_ln18_78_fu_576_p1 = p_read[7:0];

assign trunc_ln18_79_fu_587_p1 = golden_w3_q1[8:0];

assign trunc_ln18_80_fu_604_p1 = p_read[8:0];

assign trunc_ln18_81_fu_615_p1 = golden_w3_q1[9:0];

assign trunc_ln18_82_fu_632_p1 = p_read[9:0];

assign trunc_ln18_83_fu_643_p1 = golden_w3_q1[10:0];

assign trunc_ln18_84_fu_660_p1 = p_read[10:0];

assign trunc_ln18_85_fu_671_p1 = golden_w3_q1[11:0];

assign trunc_ln18_86_fu_688_p1 = p_read[11:0];

assign trunc_ln18_87_fu_699_p1 = golden_w3_q1[12:0];

assign trunc_ln18_88_fu_716_p1 = p_read[12:0];

assign trunc_ln18_89_fu_727_p1 = golden_w3_q1[13:0];

assign trunc_ln18_90_fu_744_p1 = p_read[13:0];

assign trunc_ln18_91_fu_755_p1 = golden_w3_q1[14:0];

assign trunc_ln18_92_fu_772_p1 = p_read[14:0];

assign trunc_ln18_93_fu_783_p1 = golden_w3_q1[15:0];

assign trunc_ln18_94_fu_800_p1 = p_read[15:0];

assign trunc_ln18_95_fu_811_p1 = golden_w3_q1[16:0];

assign trunc_ln18_96_fu_828_p1 = p_read[16:0];

assign trunc_ln18_97_fu_839_p1 = golden_w3_q1[17:0];

assign trunc_ln18_98_fu_856_p1 = p_read[17:0];

assign trunc_ln18_99_fu_867_p1 = golden_w3_q1[18:0];

assign trunc_ln18_fu_284_p1 = p_read[0:0];

assign xnor_result_1_fu_2257_p2 = (xor_ln18_59_fu_1413_p3 ^ golden_w3_q0);

assign xnor_result_fu_1207_p2 = (xor_ln_fu_363_p3 ^ golden_w3_q1);

assign xor_ln18_100_fu_654_p2 = (bit_sel48_fu_647_p3 ^ 1'd1);

assign xor_ln18_101_fu_682_p2 = (bit_sel50_fu_675_p3 ^ 1'd1);

assign xor_ln18_102_fu_710_p2 = (bit_sel51_fu_703_p3 ^ 1'd1);

assign xor_ln18_103_fu_738_p2 = (bit_sel53_fu_731_p3 ^ 1'd1);

assign xor_ln18_104_fu_766_p2 = (bit_sel54_fu_759_p3 ^ 1'd1);

assign xor_ln18_105_fu_794_p2 = (bit_sel56_fu_787_p3 ^ 1'd1);

assign xor_ln18_106_fu_822_p2 = (bit_sel57_fu_815_p3 ^ 1'd1);

assign xor_ln18_107_fu_850_p2 = (bit_sel59_fu_843_p3 ^ 1'd1);

assign xor_ln18_108_fu_878_p2 = (bit_sel60_fu_871_p3 ^ 1'd1);

assign xor_ln18_109_fu_906_p2 = (bit_sel62_fu_899_p3 ^ 1'd1);

assign xor_ln18_110_fu_934_p2 = (bit_sel63_fu_927_p3 ^ 1'd1);

assign xor_ln18_111_fu_962_p2 = (bit_sel65_fu_955_p3 ^ 1'd1);

assign xor_ln18_112_fu_990_p2 = (bit_sel66_fu_983_p3 ^ 1'd1);

assign xor_ln18_113_fu_1018_p2 = (bit_sel68_fu_1011_p3 ^ 1'd1);

assign xor_ln18_114_fu_1046_p2 = (bit_sel69_fu_1039_p3 ^ 1'd1);

assign xor_ln18_115_fu_1074_p2 = (bit_sel71_fu_1067_p3 ^ 1'd1);

assign xor_ln18_116_fu_1102_p2 = (bit_sel72_fu_1095_p3 ^ 1'd1);

assign xor_ln18_117_fu_1130_p2 = (bit_sel74_fu_1123_p3 ^ 1'd1);

assign xor_ln18_118_fu_1158_p2 = (bit_sel75_fu_1151_p3 ^ 1'd1);

assign xor_ln18_119_fu_1186_p2 = (bit_sel77_fu_1179_p3 ^ 1'd1);

assign xor_ln18_121_fu_1404_p2 = (bit_sel78_fu_1397_p3 ^ 1'd1);

assign xor_ln18_122_fu_1428_p2 = (bit_sel80_fu_1421_p3 ^ 1'd1);

assign xor_ln18_123_fu_1452_p2 = (bit_sel81_fu_1445_p3 ^ 1'd1);

assign xor_ln18_124_fu_1480_p2 = (bit_sel79_fu_1473_p3 ^ 1'd1);

assign xor_ln18_125_fu_1508_p2 = (bit_sel76_fu_1501_p3 ^ 1'd1);

assign xor_ln18_126_fu_1536_p2 = (bit_sel73_fu_1529_p3 ^ 1'd1);

assign xor_ln18_127_fu_1564_p2 = (bit_sel70_fu_1557_p3 ^ 1'd1);

assign xor_ln18_128_fu_1592_p2 = (bit_sel67_fu_1585_p3 ^ 1'd1);

assign xor_ln18_129_fu_1620_p2 = (bit_sel64_fu_1613_p3 ^ 1'd1);

assign xor_ln18_130_fu_1648_p2 = (bit_sel61_fu_1641_p3 ^ 1'd1);

assign xor_ln18_131_fu_1676_p2 = (bit_sel58_fu_1669_p3 ^ 1'd1);

assign xor_ln18_132_fu_1704_p2 = (bit_sel55_fu_1697_p3 ^ 1'd1);

assign xor_ln18_133_fu_1732_p2 = (bit_sel52_fu_1725_p3 ^ 1'd1);

assign xor_ln18_134_fu_1760_p2 = (bit_sel49_fu_1753_p3 ^ 1'd1);

assign xor_ln18_135_fu_1788_p2 = (bit_sel46_fu_1781_p3 ^ 1'd1);

assign xor_ln18_136_fu_1816_p2 = (bit_sel43_fu_1809_p3 ^ 1'd1);

assign xor_ln18_137_fu_1844_p2 = (bit_sel40_fu_1837_p3 ^ 1'd1);

assign xor_ln18_138_fu_1872_p2 = (bit_sel37_fu_1865_p3 ^ 1'd1);

assign xor_ln18_139_fu_1900_p2 = (bit_sel34_fu_1893_p3 ^ 1'd1);

assign xor_ln18_140_fu_1928_p2 = (bit_sel31_fu_1921_p3 ^ 1'd1);

assign xor_ln18_141_fu_1956_p2 = (bit_sel28_fu_1949_p3 ^ 1'd1);

assign xor_ln18_142_fu_1984_p2 = (bit_sel25_fu_1977_p3 ^ 1'd1);

assign xor_ln18_143_fu_2012_p2 = (bit_sel22_fu_2005_p3 ^ 1'd1);

assign xor_ln18_144_fu_2040_p2 = (bit_sel19_fu_2033_p3 ^ 1'd1);

assign xor_ln18_145_fu_2068_p2 = (bit_sel16_fu_2061_p3 ^ 1'd1);

assign xor_ln18_146_fu_2096_p2 = (bit_sel13_fu_2089_p3 ^ 1'd1);

assign xor_ln18_147_fu_2124_p2 = (bit_sel10_fu_2117_p3 ^ 1'd1);

assign xor_ln18_148_fu_2152_p2 = (bit_sel7_fu_2145_p3 ^ 1'd1);

assign xor_ln18_149_fu_2180_p2 = (bit_sel4_fu_2173_p3 ^ 1'd1);

assign xor_ln18_150_fu_2208_p2 = (bit_sel1_fu_2201_p3 ^ 1'd1);

assign xor_ln18_151_fu_2236_p2 = (bit_sel_fu_2229_p3 ^ 1'd1);

assign xor_ln18_30_fu_411_p3 = {{xor_ln18_91_fu_402_p2}, {trunc_ln18_66_fu_408_p1}};

assign xor_ln18_31_fu_439_p3 = {{xor_ln18_92_fu_430_p2}, {trunc_ln18_68_fu_436_p1}};

assign xor_ln18_32_fu_467_p3 = {{xor_ln18_93_fu_458_p2}, {trunc_ln18_70_fu_464_p1}};

assign xor_ln18_33_fu_495_p3 = {{xor_ln18_94_fu_486_p2}, {trunc_ln18_72_fu_492_p1}};

assign xor_ln18_34_fu_523_p3 = {{xor_ln18_95_fu_514_p2}, {trunc_ln18_74_fu_520_p1}};

assign xor_ln18_35_fu_551_p3 = {{xor_ln18_96_fu_542_p2}, {trunc_ln18_76_fu_548_p1}};

assign xor_ln18_36_fu_579_p3 = {{xor_ln18_97_fu_570_p2}, {trunc_ln18_78_fu_576_p1}};

assign xor_ln18_37_fu_607_p3 = {{xor_ln18_98_fu_598_p2}, {trunc_ln18_80_fu_604_p1}};

assign xor_ln18_38_fu_635_p3 = {{xor_ln18_99_fu_626_p2}, {trunc_ln18_82_fu_632_p1}};

assign xor_ln18_39_fu_663_p3 = {{xor_ln18_100_fu_654_p2}, {trunc_ln18_84_fu_660_p1}};

assign xor_ln18_40_fu_691_p3 = {{xor_ln18_101_fu_682_p2}, {trunc_ln18_86_fu_688_p1}};

assign xor_ln18_41_fu_719_p3 = {{xor_ln18_102_fu_710_p2}, {trunc_ln18_88_fu_716_p1}};

assign xor_ln18_42_fu_747_p3 = {{xor_ln18_103_fu_738_p2}, {trunc_ln18_90_fu_744_p1}};

assign xor_ln18_43_fu_775_p3 = {{xor_ln18_104_fu_766_p2}, {trunc_ln18_92_fu_772_p1}};

assign xor_ln18_44_fu_803_p3 = {{xor_ln18_105_fu_794_p2}, {trunc_ln18_94_fu_800_p1}};

assign xor_ln18_45_fu_831_p3 = {{xor_ln18_106_fu_822_p2}, {trunc_ln18_96_fu_828_p1}};

assign xor_ln18_46_fu_859_p3 = {{xor_ln18_107_fu_850_p2}, {trunc_ln18_98_fu_856_p1}};

assign xor_ln18_47_fu_887_p3 = {{xor_ln18_108_fu_878_p2}, {trunc_ln18_100_fu_884_p1}};

assign xor_ln18_48_fu_915_p3 = {{xor_ln18_109_fu_906_p2}, {trunc_ln18_102_fu_912_p1}};

assign xor_ln18_49_fu_943_p3 = {{xor_ln18_110_fu_934_p2}, {trunc_ln18_104_fu_940_p1}};

assign xor_ln18_50_fu_971_p3 = {{xor_ln18_111_fu_962_p2}, {trunc_ln18_106_fu_968_p1}};

assign xor_ln18_51_fu_999_p3 = {{xor_ln18_112_fu_990_p2}, {trunc_ln18_108_fu_996_p1}};

assign xor_ln18_52_fu_1027_p3 = {{xor_ln18_113_fu_1018_p2}, {trunc_ln18_110_fu_1024_p1}};

assign xor_ln18_53_fu_1055_p3 = {{xor_ln18_114_fu_1046_p2}, {trunc_ln18_112_fu_1052_p1}};

assign xor_ln18_54_fu_1083_p3 = {{xor_ln18_115_fu_1074_p2}, {trunc_ln18_114_fu_1080_p1}};

assign xor_ln18_55_fu_1111_p3 = {{xor_ln18_116_fu_1102_p2}, {trunc_ln18_116_fu_1108_p1}};

assign xor_ln18_56_fu_1139_p3 = {{xor_ln18_117_fu_1130_p2}, {trunc_ln18_118_fu_1136_p1}};

assign xor_ln18_57_fu_1167_p3 = {{xor_ln18_118_fu_1158_p2}, {trunc_ln18_120_fu_1164_p1}};

assign xor_ln18_58_fu_1195_p3 = {{xor_ln18_119_fu_1186_p2}, {trunc_ln18_122_fu_1192_p1}};

assign xor_ln18_59_fu_1413_p3 = {{xor_ln18_121_fu_1404_p2}, {trunc_ln18_125_fu_1410_p1}};

assign xor_ln18_60_fu_1434_p3 = {{xor_ln18_122_fu_1428_p2}, {trunc_ln18_62_reg_3996}};

assign xor_ln18_61_fu_1461_p3 = {{xor_ln18_123_fu_1452_p2}, {trunc_ln18_127_fu_1458_p1}};

assign xor_ln18_62_fu_1489_p3 = {{xor_ln18_124_fu_1480_p2}, {trunc_ln18_129_fu_1486_p1}};

assign xor_ln18_63_fu_354_p2 = (bit_sel32_fu_347_p3 ^ 1'd1);

assign xor_ln18_64_fu_1517_p3 = {{xor_ln18_125_fu_1508_p2}, {trunc_ln18_131_fu_1514_p1}};

assign xor_ln18_65_fu_1545_p3 = {{xor_ln18_126_fu_1536_p2}, {trunc_ln18_133_fu_1542_p1}};

assign xor_ln18_66_fu_1573_p3 = {{xor_ln18_127_fu_1564_p2}, {trunc_ln18_135_fu_1570_p1}};

assign xor_ln18_67_fu_1601_p3 = {{xor_ln18_128_fu_1592_p2}, {trunc_ln18_137_fu_1598_p1}};

assign xor_ln18_68_fu_1629_p3 = {{xor_ln18_129_fu_1620_p2}, {trunc_ln18_139_fu_1626_p1}};

assign xor_ln18_69_fu_1657_p3 = {{xor_ln18_130_fu_1648_p2}, {trunc_ln18_141_fu_1654_p1}};

assign xor_ln18_70_fu_1685_p3 = {{xor_ln18_131_fu_1676_p2}, {trunc_ln18_143_fu_1682_p1}};

assign xor_ln18_71_fu_1713_p3 = {{xor_ln18_132_fu_1704_p2}, {trunc_ln18_145_fu_1710_p1}};

assign xor_ln18_72_fu_1741_p3 = {{xor_ln18_133_fu_1732_p2}, {trunc_ln18_147_fu_1738_p1}};

assign xor_ln18_73_fu_1769_p3 = {{xor_ln18_134_fu_1760_p2}, {trunc_ln18_149_fu_1766_p1}};

assign xor_ln18_74_fu_1797_p3 = {{xor_ln18_135_fu_1788_p2}, {trunc_ln18_151_fu_1794_p1}};

assign xor_ln18_75_fu_1825_p3 = {{xor_ln18_136_fu_1816_p2}, {trunc_ln18_153_fu_1822_p1}};

assign xor_ln18_76_fu_1853_p3 = {{xor_ln18_137_fu_1844_p2}, {trunc_ln18_155_fu_1850_p1}};

assign xor_ln18_77_fu_1881_p3 = {{xor_ln18_138_fu_1872_p2}, {trunc_ln18_157_fu_1878_p1}};

assign xor_ln18_78_fu_1909_p3 = {{xor_ln18_139_fu_1900_p2}, {trunc_ln18_159_fu_1906_p1}};

assign xor_ln18_79_fu_1937_p3 = {{xor_ln18_140_fu_1928_p2}, {trunc_ln18_161_fu_1934_p1}};

assign xor_ln18_80_fu_1965_p3 = {{xor_ln18_141_fu_1956_p2}, {trunc_ln18_163_fu_1962_p1}};

assign xor_ln18_81_fu_1993_p3 = {{xor_ln18_142_fu_1984_p2}, {trunc_ln18_165_fu_1990_p1}};

assign xor_ln18_82_fu_2021_p3 = {{xor_ln18_143_fu_2012_p2}, {trunc_ln18_167_fu_2018_p1}};

assign xor_ln18_83_fu_2049_p3 = {{xor_ln18_144_fu_2040_p2}, {trunc_ln18_169_fu_2046_p1}};

assign xor_ln18_84_fu_2077_p3 = {{xor_ln18_145_fu_2068_p2}, {trunc_ln18_171_fu_2074_p1}};

assign xor_ln18_85_fu_2105_p3 = {{xor_ln18_146_fu_2096_p2}, {trunc_ln18_173_fu_2102_p1}};

assign xor_ln18_86_fu_2133_p3 = {{xor_ln18_147_fu_2124_p2}, {trunc_ln18_175_fu_2130_p1}};

assign xor_ln18_87_fu_2161_p3 = {{xor_ln18_148_fu_2152_p2}, {trunc_ln18_177_fu_2158_p1}};

assign xor_ln18_88_fu_2189_p3 = {{xor_ln18_149_fu_2180_p2}, {trunc_ln18_179_fu_2186_p1}};

assign xor_ln18_89_fu_2217_p3 = {{xor_ln18_150_fu_2208_p2}, {trunc_ln18_181_fu_2214_p1}};

assign xor_ln18_90_fu_2245_p3 = {{xor_ln18_151_fu_2236_p2}, {trunc_ln18_183_fu_2242_p1}};

assign xor_ln18_91_fu_402_p2 = (bit_sel35_fu_395_p3 ^ 1'd1);

assign xor_ln18_92_fu_430_p2 = (bit_sel36_fu_423_p3 ^ 1'd1);

assign xor_ln18_93_fu_458_p2 = (bit_sel38_fu_451_p3 ^ 1'd1);

assign xor_ln18_94_fu_486_p2 = (bit_sel39_fu_479_p3 ^ 1'd1);

assign xor_ln18_95_fu_514_p2 = (bit_sel41_fu_507_p3 ^ 1'd1);

assign xor_ln18_96_fu_542_p2 = (bit_sel42_fu_535_p3 ^ 1'd1);

assign xor_ln18_97_fu_570_p2 = (bit_sel44_fu_563_p3 ^ 1'd1);

assign xor_ln18_98_fu_598_p2 = (bit_sel45_fu_591_p3 ^ 1'd1);

assign xor_ln18_99_fu_626_p2 = (bit_sel47_fu_619_p3 ^ 1'd1);

assign xor_ln18_fu_378_p2 = (bit_sel33_fu_371_p3 ^ 1'd1);

assign xor_ln18_s_fu_384_p3 = {{xor_ln18_fu_378_p2}, {trunc_ln18_reg_3990}};

assign xor_ln37_31_fu_1219_p2 = (xor_ln18_57_fu_1167_p3 ^ trunc_ln18_121_fu_1175_p1);

assign xor_ln37_32_fu_1225_p2 = (xor_ln18_56_fu_1139_p3 ^ trunc_ln18_119_fu_1147_p1);

assign xor_ln37_33_fu_1231_p2 = (xor_ln18_55_fu_1111_p3 ^ trunc_ln18_117_fu_1119_p1);

assign xor_ln37_34_fu_1237_p2 = (xor_ln18_54_fu_1083_p3 ^ trunc_ln18_115_fu_1091_p1);

assign xor_ln37_35_fu_1243_p2 = (xor_ln18_53_fu_1055_p3 ^ trunc_ln18_113_fu_1063_p1);

assign xor_ln37_36_fu_1249_p2 = (xor_ln18_52_fu_1027_p3 ^ trunc_ln18_111_fu_1035_p1);

assign xor_ln37_37_fu_1255_p2 = (xor_ln18_51_fu_999_p3 ^ trunc_ln18_109_fu_1007_p1);

assign xor_ln37_38_fu_1261_p2 = (xor_ln18_50_fu_971_p3 ^ trunc_ln18_107_fu_979_p1);

assign xor_ln37_39_fu_1267_p2 = (xor_ln18_49_fu_943_p3 ^ trunc_ln18_105_fu_951_p1);

assign xor_ln37_40_fu_1273_p2 = (xor_ln18_48_fu_915_p3 ^ trunc_ln18_103_fu_923_p1);

assign xor_ln37_41_fu_1279_p2 = (xor_ln18_47_fu_887_p3 ^ trunc_ln18_101_fu_895_p1);

assign xor_ln37_42_fu_1285_p2 = (xor_ln18_46_fu_859_p3 ^ trunc_ln18_99_fu_867_p1);

assign xor_ln37_43_fu_1291_p2 = (xor_ln18_45_fu_831_p3 ^ trunc_ln18_97_fu_839_p1);

assign xor_ln37_44_fu_1297_p2 = (xor_ln18_44_fu_803_p3 ^ trunc_ln18_95_fu_811_p1);

assign xor_ln37_45_fu_1303_p2 = (xor_ln18_43_fu_775_p3 ^ trunc_ln18_93_fu_783_p1);

assign xor_ln37_46_fu_1309_p2 = (xor_ln18_42_fu_747_p3 ^ trunc_ln18_91_fu_755_p1);

assign xor_ln37_47_fu_1315_p2 = (xor_ln18_41_fu_719_p3 ^ trunc_ln18_89_fu_727_p1);

assign xor_ln37_48_fu_1321_p2 = (xor_ln18_40_fu_691_p3 ^ trunc_ln18_87_fu_699_p1);

assign xor_ln37_49_fu_1327_p2 = (xor_ln18_39_fu_663_p3 ^ trunc_ln18_85_fu_671_p1);

assign xor_ln37_50_fu_1333_p2 = (xor_ln18_38_fu_635_p3 ^ trunc_ln18_83_fu_643_p1);

assign xor_ln37_51_fu_1339_p2 = (xor_ln18_37_fu_607_p3 ^ trunc_ln18_81_fu_615_p1);

assign xor_ln37_52_fu_1345_p2 = (xor_ln18_36_fu_579_p3 ^ trunc_ln18_79_fu_587_p1);

assign xor_ln37_53_fu_1351_p2 = (xor_ln18_35_fu_551_p3 ^ trunc_ln18_77_fu_559_p1);

assign xor_ln37_54_fu_1357_p2 = (xor_ln18_34_fu_523_p3 ^ trunc_ln18_75_fu_531_p1);

assign xor_ln37_55_fu_1363_p2 = (xor_ln18_33_fu_495_p3 ^ trunc_ln18_73_fu_503_p1);

assign xor_ln37_56_fu_1369_p2 = (xor_ln18_32_fu_467_p3 ^ trunc_ln18_71_fu_475_p1);

assign xor_ln37_57_fu_1375_p2 = (xor_ln18_31_fu_439_p3 ^ trunc_ln18_69_fu_447_p1);

assign xor_ln37_58_fu_1381_p2 = (xor_ln18_30_fu_411_p3 ^ trunc_ln18_67_fu_419_p1);

assign xor_ln37_59_fu_1387_p2 = (xor_ln18_s_fu_384_p3 ^ trunc_ln18_65_fu_391_p1);

assign xor_ln37_60_fu_2263_p2 = (xor_ln18_90_fu_2245_p3 ^ trunc_ln18_184_fu_2253_p1);

assign xor_ln37_61_fu_2269_p2 = (xor_ln18_89_fu_2217_p3 ^ trunc_ln18_182_fu_2225_p1);

assign xor_ln37_62_fu_2275_p2 = (xor_ln18_88_fu_2189_p3 ^ trunc_ln18_180_fu_2197_p1);

assign xor_ln37_63_fu_2281_p2 = (xor_ln18_87_fu_2161_p3 ^ trunc_ln18_178_fu_2169_p1);

assign xor_ln37_64_fu_2287_p2 = (xor_ln18_86_fu_2133_p3 ^ trunc_ln18_176_fu_2141_p1);

assign xor_ln37_65_fu_2293_p2 = (xor_ln18_85_fu_2105_p3 ^ trunc_ln18_174_fu_2113_p1);

assign xor_ln37_66_fu_2299_p2 = (xor_ln18_84_fu_2077_p3 ^ trunc_ln18_172_fu_2085_p1);

assign xor_ln37_67_fu_2305_p2 = (xor_ln18_83_fu_2049_p3 ^ trunc_ln18_170_fu_2057_p1);

assign xor_ln37_68_fu_2311_p2 = (xor_ln18_82_fu_2021_p3 ^ trunc_ln18_168_fu_2029_p1);

assign xor_ln37_69_fu_2317_p2 = (xor_ln18_81_fu_1993_p3 ^ trunc_ln18_166_fu_2001_p1);

assign xor_ln37_70_fu_2323_p2 = (xor_ln18_80_fu_1965_p3 ^ trunc_ln18_164_fu_1973_p1);

assign xor_ln37_71_fu_2329_p2 = (xor_ln18_79_fu_1937_p3 ^ trunc_ln18_162_fu_1945_p1);

assign xor_ln37_72_fu_2335_p2 = (xor_ln18_78_fu_1909_p3 ^ trunc_ln18_160_fu_1917_p1);

assign xor_ln37_73_fu_2341_p2 = (xor_ln18_77_fu_1881_p3 ^ trunc_ln18_158_fu_1889_p1);

assign xor_ln37_74_fu_2347_p2 = (xor_ln18_76_fu_1853_p3 ^ trunc_ln18_156_fu_1861_p1);

assign xor_ln37_75_fu_2353_p2 = (xor_ln18_75_fu_1825_p3 ^ trunc_ln18_154_fu_1833_p1);

assign xor_ln37_76_fu_2359_p2 = (xor_ln18_74_fu_1797_p3 ^ trunc_ln18_152_fu_1805_p1);

assign xor_ln37_77_fu_2365_p2 = (xor_ln18_73_fu_1769_p3 ^ trunc_ln18_150_fu_1777_p1);

assign xor_ln37_78_fu_2371_p2 = (xor_ln18_72_fu_1741_p3 ^ trunc_ln18_148_fu_1749_p1);

assign xor_ln37_79_fu_2377_p2 = (xor_ln18_71_fu_1713_p3 ^ trunc_ln18_146_fu_1721_p1);

assign xor_ln37_80_fu_2383_p2 = (xor_ln18_70_fu_1685_p3 ^ trunc_ln18_144_fu_1693_p1);

assign xor_ln37_81_fu_2389_p2 = (xor_ln18_69_fu_1657_p3 ^ trunc_ln18_142_fu_1665_p1);

assign xor_ln37_82_fu_2395_p2 = (xor_ln18_68_fu_1629_p3 ^ trunc_ln18_140_fu_1637_p1);

assign xor_ln37_83_fu_2401_p2 = (xor_ln18_67_fu_1601_p3 ^ trunc_ln18_138_fu_1609_p1);

assign xor_ln37_84_fu_2407_p2 = (xor_ln18_66_fu_1573_p3 ^ trunc_ln18_136_fu_1581_p1);

assign xor_ln37_85_fu_2413_p2 = (xor_ln18_65_fu_1545_p3 ^ trunc_ln18_134_fu_1553_p1);

assign xor_ln37_86_fu_2419_p2 = (xor_ln18_64_fu_1517_p3 ^ trunc_ln18_132_fu_1525_p1);

assign xor_ln37_87_fu_2425_p2 = (xor_ln18_62_fu_1489_p3 ^ trunc_ln18_130_fu_1497_p1);

assign xor_ln37_88_fu_2431_p2 = (xor_ln18_61_fu_1461_p3 ^ trunc_ln18_128_fu_1469_p1);

assign xor_ln37_89_fu_2437_p2 = (xor_ln18_60_fu_1434_p3 ^ trunc_ln18_126_fu_1441_p1);

assign xor_ln37_fu_1213_p2 = (xor_ln18_58_fu_1195_p3 ^ trunc_ln18_123_fu_1203_p1);

assign xor_ln52_1_fu_2820_p2 = (xor_ln52_3_fu_2814_p2 ^ trunc_ln18_62_reg_3996);

assign xor_ln52_2_fu_2459_p2 = (trunc_ln18_63_fu_343_p1 ^ 1'd1);

assign xor_ln52_3_fu_2814_p2 = (trunc_ln18_124_fu_1393_p1 ^ 1'd1);

assign xor_ln52_fu_2465_p2 = (xor_ln52_2_fu_2459_p2 ^ trunc_ln18_reg_3990);

assign xor_ln_fu_363_p3 = {{xor_ln18_63_fu_354_p2}, {trunc_ln18_64_fu_360_p1}};

assign zext_ln32_fu_3835_p1 = n_1_reg_4002_pp0_iter2_reg;

assign zext_ln37_1_fu_333_p1 = or_ln_fu_325_p3;

assign zext_ln37_fu_320_p1 = tmp_fu_312_p3;

assign zext_ln52_100_fu_3553_p1 = add_ln52_38_fu_3547_p2;

assign zext_ln52_101_fu_3563_p1 = add_ln52_39_fu_3557_p2;

assign zext_ln52_102_fu_3573_p1 = add_ln52_40_fu_3567_p2;

assign zext_ln52_103_fu_3583_p1 = add_ln52_41_fu_3577_p2;

assign zext_ln52_104_fu_3593_p1 = add_ln52_42_fu_3587_p2;

assign zext_ln52_105_fu_3603_p1 = add_ln52_43_fu_3597_p2;

assign zext_ln52_106_fu_3790_p1 = add_ln52_44_reg_4046;

assign zext_ln52_107_fu_3799_p1 = add_ln52_45_fu_3793_p2;

assign zext_ln52_108_fu_3619_p1 = add_ln52_46_fu_3613_p2;

assign zext_ln52_109_fu_3629_p1 = add_ln52_47_fu_3623_p2;

assign zext_ln52_10_fu_2997_p1 = tmp_43_fu_2550_p3;

assign zext_ln52_110_fu_3639_p1 = add_ln52_48_fu_3633_p2;

assign zext_ln52_111_fu_3649_p1 = add_ln52_49_fu_3643_p2;

assign zext_ln52_112_fu_3659_p1 = add_ln52_50_fu_3653_p2;

assign zext_ln52_113_fu_3669_p1 = add_ln52_51_fu_3663_p2;

assign zext_ln52_114_fu_3803_p1 = add_ln52_52_reg_4051;

assign zext_ln52_115_fu_3685_p1 = add_ln52_53_fu_3679_p2;

assign zext_ln52_116_fu_3695_p1 = add_ln52_54_fu_3689_p2;

assign zext_ln52_117_fu_3705_p1 = add_ln52_55_fu_3699_p2;

assign zext_ln52_118_fu_3715_p1 = add_ln52_56_fu_3709_p2;

assign zext_ln52_119_fu_3725_p1 = add_ln52_57_fu_3719_p2;

assign zext_ln52_11_fu_3001_p1 = tmp_42_fu_2542_p3;

assign zext_ln52_120_fu_3735_p1 = add_ln52_58_fu_3729_p2;

assign zext_ln52_121_fu_3806_p1 = add_ln52_59_reg_4056;

assign zext_ln52_122_fu_3815_p1 = add_ln52_60_fu_3809_p2;

assign zext_ln52_123_fu_3825_p1 = add_ln52_61_fu_3819_p2;

assign zext_ln52_124_fu_2957_p1 = tmp_91_fu_2949_p3;

assign zext_ln52_125_fu_3093_p1 = tmp_92_fu_3085_p3;

assign zext_ln52_12_fu_3005_p1 = tmp_45_fu_2566_p3;

assign zext_ln52_13_fu_3009_p1 = tmp_44_fu_2558_p3;

assign zext_ln52_14_fu_3013_p1 = tmp_47_fu_2582_p3;

assign zext_ln52_15_fu_3017_p1 = tmp_46_fu_2574_p3;

assign zext_ln52_16_fu_3021_p1 = tmp_49_fu_2598_p3;

assign zext_ln52_17_fu_3025_p1 = tmp_48_fu_2590_p3;

assign zext_ln52_18_fu_3029_p1 = tmp_59_fu_2678_p3;

assign zext_ln52_19_fu_3033_p1 = tmp_61_fu_2694_p3;

assign zext_ln52_1_fu_2961_p1 = tmp_33_fu_2470_p3;

assign zext_ln52_20_fu_3037_p1 = tmp_60_fu_2686_p3;

assign zext_ln52_21_fu_3041_p1 = tmp_63_fu_2710_p3;

assign zext_ln52_22_fu_3045_p1 = tmp_62_fu_2702_p3;

assign zext_ln52_23_fu_3049_p1 = tmp_65_fu_2726_p3;

assign zext_ln52_24_fu_3053_p1 = tmp_64_fu_2718_p3;

assign zext_ln52_25_fu_3057_p1 = tmp_67_fu_2742_p3;

assign zext_ln52_26_fu_3061_p1 = tmp_66_fu_2734_p3;

assign zext_ln52_27_fu_3065_p1 = tmp_73_fu_2790_p3;

assign zext_ln52_28_fu_3069_p1 = tmp_72_fu_2782_p3;

assign zext_ln52_29_fu_3073_p1 = tmp_75_fu_2806_p3;

assign zext_ln52_2_fu_2965_p1 = tmp_35_fu_2486_p3;

assign zext_ln52_30_fu_3077_p1 = tmp_74_fu_2798_p3;

assign zext_ln52_31_fu_3081_p1 = xor_ln52_1_fu_2820_p2;

assign zext_ln52_32_fu_3097_p1 = tmp_76_fu_2825_p3;

assign zext_ln52_33_fu_3101_p1 = tmp_78_fu_2841_p3;

assign zext_ln52_34_fu_3105_p1 = tmp_77_fu_2833_p3;

assign zext_ln52_35_fu_3109_p1 = tmp_80_fu_2857_p3;

assign zext_ln52_36_fu_3113_p1 = tmp_79_fu_2849_p3;

assign zext_ln52_37_fu_3117_p1 = tmp_82_fu_2873_p3;

assign zext_ln52_38_fu_3121_p1 = tmp_81_fu_2865_p3;

assign zext_ln52_39_fu_3125_p1 = tmp_84_fu_2889_p3;

assign zext_ln52_3_fu_2969_p1 = tmp_34_fu_2478_p3;

assign zext_ln52_40_fu_3129_p1 = tmp_83_fu_2881_p3;

assign zext_ln52_41_fu_3133_p1 = tmp_86_fu_2905_p3;

assign zext_ln52_42_fu_3137_p1 = tmp_85_fu_2897_p3;

assign zext_ln52_43_fu_3141_p1 = tmp_88_fu_2921_p3;

assign zext_ln52_44_fu_3145_p1 = tmp_87_fu_2913_p3;

assign zext_ln52_45_fu_3149_p1 = tmp_90_fu_2937_p3;

assign zext_ln52_46_fu_3153_p1 = tmp_89_fu_2929_p3;

assign zext_ln52_47_fu_3157_p1 = tmp_32_fu_2451_p3;

assign zext_ln52_48_fu_3161_p1 = tmp_31_fu_2443_p3;

assign zext_ln52_49_fu_3165_p1 = tmp_51_fu_2614_p3;

assign zext_ln52_4_fu_2973_p1 = tmp_37_fu_2502_p3;

assign zext_ln52_50_fu_3169_p1 = tmp_50_fu_2606_p3;

assign zext_ln52_51_fu_3173_p1 = tmp_53_fu_2630_p3;

assign zext_ln52_52_fu_3177_p1 = tmp_52_fu_2622_p3;

assign zext_ln52_53_fu_3181_p1 = tmp_55_fu_2646_p3;

assign zext_ln52_54_fu_3185_p1 = tmp_54_fu_2638_p3;

assign zext_ln52_55_fu_3189_p1 = tmp_57_fu_2662_p3;

assign zext_ln52_56_fu_3193_p1 = tmp_56_fu_2654_p3;

assign zext_ln52_57_fu_3197_p1 = tmp_58_fu_2670_p3;

assign zext_ln52_58_fu_3201_p1 = tmp_69_fu_2758_p3;

assign zext_ln52_59_fu_3205_p1 = tmp_68_fu_2750_p3;

assign zext_ln52_5_fu_2977_p1 = tmp_36_fu_2494_p3;

assign zext_ln52_60_fu_3209_p1 = tmp_71_fu_2774_p3;

assign zext_ln52_61_fu_3213_p1 = tmp_70_fu_2766_p3;

assign zext_ln52_62_fu_3223_p1 = add_ln52_fu_3217_p2;

assign zext_ln52_63_fu_3233_p1 = add_ln52_1_fu_3227_p2;

assign zext_ln52_64_fu_3243_p1 = add_ln52_2_fu_3237_p2;

assign zext_ln52_65_fu_3253_p1 = add_ln52_3_fu_3247_p2;

assign zext_ln52_66_fu_3263_p1 = add_ln52_4_fu_3257_p2;

assign zext_ln52_67_fu_3273_p1 = add_ln52_5_fu_3267_p2;

assign zext_ln52_68_fu_3745_p1 = add_ln52_6_reg_4021;

assign zext_ln52_69_fu_3289_p1 = add_ln52_7_fu_3283_p2;

assign zext_ln52_6_fu_2981_p1 = tmp_39_fu_2518_p3;

assign zext_ln52_70_fu_3299_p1 = add_ln52_8_fu_3293_p2;

assign zext_ln52_71_fu_3309_p1 = add_ln52_9_fu_3303_p2;

assign zext_ln52_72_fu_3319_p1 = add_ln52_10_fu_3313_p2;

assign zext_ln52_73_fu_3329_p1 = add_ln52_11_fu_3323_p2;

assign zext_ln52_74_fu_3339_p1 = add_ln52_12_fu_3333_p2;

assign zext_ln52_75_fu_3748_p1 = add_ln52_13_reg_4026;

assign zext_ln52_76_fu_3757_p1 = add_ln52_14_fu_3751_p2;

assign zext_ln52_77_fu_3355_p1 = add_ln52_15_fu_3349_p2;

assign zext_ln52_78_fu_3365_p1 = add_ln52_16_fu_3359_p2;

assign zext_ln52_79_fu_3375_p1 = add_ln52_17_fu_3369_p2;

assign zext_ln52_7_fu_2985_p1 = tmp_38_fu_2510_p3;

assign zext_ln52_80_fu_3385_p1 = add_ln52_18_fu_3379_p2;

assign zext_ln52_81_fu_3395_p1 = add_ln52_19_fu_3389_p2;

assign zext_ln52_82_fu_3405_p1 = add_ln52_20_fu_3399_p2;

assign zext_ln52_83_fu_3761_p1 = add_ln52_21_reg_4031;

assign zext_ln52_84_fu_3421_p1 = add_ln52_22_fu_3415_p2;

assign zext_ln52_85_fu_3431_p1 = add_ln52_23_fu_3425_p2;

assign zext_ln52_86_fu_3441_p1 = add_ln52_24_fu_3435_p2;

assign zext_ln52_87_fu_3451_p1 = add_ln52_25_fu_3445_p2;

assign zext_ln52_88_fu_3461_p1 = add_ln52_26_fu_3455_p2;

assign zext_ln52_89_fu_3471_p1 = add_ln52_27_fu_3465_p2;

assign zext_ln52_8_fu_2989_p1 = tmp_41_fu_2534_p3;

assign zext_ln52_90_fu_3764_p1 = add_ln52_28_reg_4036;

assign zext_ln52_91_fu_3773_p1 = add_ln52_29_fu_3767_p2;

assign zext_ln52_92_fu_3783_p1 = add_ln52_30_fu_3777_p2;

assign zext_ln52_93_fu_3487_p1 = add_ln52_31_fu_3481_p2;

assign zext_ln52_94_fu_3497_p1 = add_ln52_32_fu_3491_p2;

assign zext_ln52_95_fu_3507_p1 = add_ln52_33_fu_3501_p2;

assign zext_ln52_96_fu_3517_p1 = add_ln52_34_fu_3511_p2;

assign zext_ln52_97_fu_3527_p1 = add_ln52_35_fu_3521_p2;

assign zext_ln52_98_fu_3537_p1 = add_ln52_36_fu_3531_p2;

assign zext_ln52_99_fu_3787_p1 = add_ln52_37_reg_4041;

assign zext_ln52_9_fu_2993_p1 = tmp_40_fu_2526_p3;

assign zext_ln52_fu_2945_p1 = xor_ln52_fu_2465_p2;

endmodule //bnn_dense_layer_1
