// Seed: 2802991645
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  reg id_3;
  always begin
    id_3#(.id_2((1))) <= 1;
    if (id_2) begin
      id_1 <= id_3 - id_3;
    end else begin
      id_3 <= 1'b0;
      id_1 = id_3;
      id_1 = id_3;
      id_1 <= id_2;
      $display(id_3, id_3);
    end
    if (1'b0) begin
      disable id_4;
      id_1 = 1;
      id_4 <= id_3 - 1'b0;
    end
  end
  assign id_2 = 1;
  wire id_5;
  module_0(
      id_5
  );
endmodule
