{"vcs1":{"timestamp_begin":1696248817.499581409, "rt":16.76, "ut":14.79, "st":0.79}}
{"vcselab":{"timestamp_begin":1696248834.356901535, "rt":1.78, "ut":0.45, "st":0.18}}
{"link":{"timestamp_begin":1696248836.212800630, "rt":0.51, "ut":0.30, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696248816.669625381}
{"VCS_COMP_START_TIME": 1696248816.669625381}
{"VCS_COMP_END_TIME": 1696248836.903045495}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390420}}
{"stitch_vcselab": {"peak_mem": 227836}}
