{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1526453804507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1526453804507 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc_system 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"soc_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526453804648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526453804694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526453804694 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|pll7\" as MAX 10 PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|wire_pll7_clk\[1\] -185.0 degrees -187.5 degrees " "Can't achieve requested value -185.0 degrees for clock output soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -187.5 degrees" {  } { { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 5374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1526453804772 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|wire_pll7_clk\[0\] port" {  } { { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 5373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1526453804772 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|wire_pll7_clk\[1\] 2 1 -187 -5208 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -187 degrees (-5208 ps) for soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|wire_pll7_clk\[1\] port" {  } { { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 5374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1526453804772 ""}  } { { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 5373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1526453804772 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_8aa2.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1526453804772 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_8aa2.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1526453804772 ""}  } { { "db/altpll_8aa2.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1526453804772 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526453805038 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1526453805752 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 18331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526453805783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 18333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526453805783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 18335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526453805783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 18337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526453805783 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1526453805783 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1526453805783 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1526453805783 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1526453805783 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1526453805783 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526453805783 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1526453806283 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1 soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|pll7 " "The input ports of the PLL soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1 and the PLL soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1 soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|pll7 ARESET " "PLL soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1 and PLL soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/altpll_8aa2.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1533 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5373 14177 15141 0 0 "" 0 "" "" }  }  } } { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1526453806924 ""}  } { { "db/altpll_8aa2.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1533 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5373 14177 15141 0 0 "" 0 "" "" }  }  } } { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1526453806924 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526453808236 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526453808236 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9hk1 " "Entity dcfifo_9hk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526453808236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526453808236 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526453808236 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_d7j1 " "Entity dcfifo_d7j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526453808236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526453808236 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526453808236 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526453808236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526453808236 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526453808236 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1526453808236 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_video_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_video_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526453808299 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_video_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_video_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526453808314 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_video_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_video_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526453808314 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_timing.sdc " "Reading SDC File: 'soc_system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526453808330 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1526453808330 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1526453808330 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1526453808330 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -187.50 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -187.50 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1526453808330 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1526453808330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1526453808330 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk_pixel_ext GPIO\[0\] " "No paths exist between clock target \"GPIO\[0\]\" of clock \"clk_pixel_ext\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1526453808377 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1526453808377 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1526453808377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1526453808455 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1526453808455 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_dram_ext " "  10.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 clk_pixel_ext " "  40.000 clk_pixel_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 clk_video_ext " "  40.000 clk_video_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " "  40.000 u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " "  40.000 u0\|video_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526453808455 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1526453808455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526453809080 ""}  } { { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 18305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526453809080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526453809080 ""}  } { { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 5373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526453809080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526453809080 ""}  } { { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 5373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526453809080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526453809080 ""}  } { { "db/altpll_8aa2.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526453809080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526453809080 ""}  } { { "db/altpll_8aa2.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526453809080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO\[0\]~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed)) " "Automatically promoted node GPIO\[0\]~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526453809080 ""}  } { { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 18264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526453809080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526453809080 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 17843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526453809080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc_video_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node soc_video_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[8\] " "Destination node soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[8\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[7\] " "Destination node soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[6\] " "Destination node soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[5\] " "Destination node soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[4\] " "Destination node soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[3\] " "Destination node soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[2\] " "Destination node soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[1\] " "Destination node soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[0\] " "Destination node soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_4l6:usedw_counter\|counter_reg_bit\[8\] " "Destination node soc_video_system:u0\|soc_video_system_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_us21:auto_generated\|a_dpfifo_hk21:dpfifo\|cntr_4l6:usedw_counter\|counter_reg_bit\[8\]" {  } { { "db/cntr_4l6.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_4l6.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 1267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1526453809080 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1526453809080 ""}  } { { "soc_video_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 5509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526453809080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc_video_system:u0\|soc_video_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node soc_video_system:u0\|soc_video_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node soc_video_system:u0\|soc_video_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "soc_video_system:u0\|soc_video_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 6131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1526453809080 ""}  } { { "soc_video_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 4516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526453809080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc_video_system:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node soc_video_system:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526453809080 ""}  } { { "soc_video_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 6958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526453809080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526453809080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 9583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526453809080 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1526453809080 ""}  } { { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 5404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526453809080 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526453810267 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526453810283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526453810283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526453810299 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1526453810330 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1526453810330 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1526453810330 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526453810330 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526453810361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526453810361 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526453810377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526453811783 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1526453811798 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1526453811798 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1526453811798 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1526453811798 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526453811798 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"soc_video_system:u0\|soc_video_system_altpll_0:altpll_0\|soc_video_system_altpll_0_altpll_ih92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 150 -1 0 } } { "soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v" 294 0 0 } } { "soc_video_system/synthesis/soc_video_system.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd" 747 0 0 } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 142 0 0 } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 65 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1526453812002 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1 clk\[0\] GPIO\[16\]~output " "PLL \"soc_video_system:u0\|soc_video_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GPIO\[16\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_8aa2.tdf" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "soc_video_system/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "soc_video_system/synthesis/submodules/soc_video_system_video_pll.v" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pll.v" 35 0 0 } } { "soc_video_system/synthesis/soc_video_system.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd" 994 0 0 } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 142 0 0 } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1526453812002 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1526453812580 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1526453812580 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526453812580 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1526453812595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526453814814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526453816598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526453816707 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526453829915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526453829915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526453831758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1526453839695 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526453839695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1526453845070 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526453845070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526453845070 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.18 " "Total time spent on timing analysis during the Fitter is 9.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1526453845445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526453845507 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1526453845507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526453848195 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526453848195 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1526453848195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526453850835 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526453853569 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1526453854522 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "66 MAX 10 " "66 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL N14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL P11 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526453854600 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1526453854600 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently enabled " "Pin GPIO\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently enabled " "Pin GPIO\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently enabled " "Pin GPIO\[24\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "edge_detection_top.vhd" "" { Text "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1526453854600 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1526453854600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_system.fit.smsg " "Generated suppressed messages file C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526453855100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5830 " "Peak virtual memory: 5830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526453857616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 08:57:37 2018 " "Processing ended: Wed May 16 08:57:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526453857616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526453857616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526453857616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526453857616 ""}
