Analysis & Synthesis report for rc4
Mon Mar 09 15:40:01 2020
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |decrypt
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 09 15:40:01 2020      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; rc4                                        ;
; Top-level Entity Name           ; decrypt                                    ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 7                                          ;
; Total pins                      ; 81                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; decrypt            ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; RESTRUCTURE              ;
+----------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; decrypt.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/decrypt.sv ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 33       ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 39       ;
;     -- 7 input functions                    ; 1        ;
;     -- 6 input functions                    ; 26       ;
;     -- 5 input functions                    ; 3        ;
;     -- 4 input functions                    ; 5        ;
;     -- <=3 input functions                  ; 4        ;
;                                             ;          ;
; Dedicated logic registers                   ; 7        ;
;                                             ;          ;
; I/O pins                                    ; 81       ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; state[0] ;
; Maximum fan-out                             ; 30       ;
; Total fan-out                               ; 326      ;
; Average fan-out                             ; 1.57     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |decrypt                   ; 39 (39)           ; 7 (7)        ; 0                 ; 0          ; 81   ; 0            ; |decrypt            ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 133:1              ; 7 bits    ; 616 LEs       ; 602 LEs              ; 14 LEs                 ; Yes        ; |decrypt|state[3]          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |decrypt|address_out       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |decrypt ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; idle           ; 0000000 ; Unsigned Binary                              ;
; init_begin     ; 0010001 ; Unsigned Binary                              ;
; init_end       ; 0100001 ; Unsigned Binary                              ;
; shuffle_begin  ; 0110010 ; Unsigned Binary                              ;
; shuffle_end    ; 1000010 ; Unsigned Binary                              ;
; compute_begin  ; 1010100 ; Unsigned Binary                              ;
; compute_end    ; 1100100 ; Unsigned Binary                              ;
; finish         ; 1111000 ; Unsigned Binary                              ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 7                           ;
;     plain             ; 7                           ;
; arriav_lcell_comb     ; 39                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 38                          ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 3                           ;
;         6 data inputs ; 26                          ;
; boundary_port         ; 81                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Mar 09 15:39:39 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file brute_force.sv
    Info (12023): Found entity 1: brute_force
Info (12021): Found 1 design units, including 1 entities, in source file init.sv
    Info (12023): Found entity 1: init
Info (12021): Found 1 design units, including 1 entities, in source file compute.sv
    Info (12023): Found entity 1: compute
Info (12021): Found 1 design units, including 1 entities, in source file var_clk_div32.qxp
    Info (12023): Found entity 1: var_clk_div32
Info (12021): Found 1 design units, including 1 entities, in source file speed_reg_control.qxp
    Info (12023): Found entity 1: speed_reg_control
Info (12021): Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp
    Info (12023): Found entity 1: async_trap_and_reset_gen_1_pulse
Info (12021): Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp
    Info (12023): Found entity 1: async_trap_and_reset
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder
Info (12021): Found 1 design units, including 1 entities, in source file generate_arbitrary_divided_clk32.v
    Info (12023): Found entity 1: Generate_Arbitrary_Divided_Clk32
Info (12021): Found 1 design units, including 1 entities, in source file doublesync.v
    Info (12023): Found entity 1: doublesync
Info (12021): Found 1 design units, including 1 entities, in source file s_memory.v
    Info (12023): Found entity 1: s_memory
Warning (10238): Verilog Module Declaration warning at ksa.sv(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ksa"
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa
Info (12021): Found 0 design units, including 0 entities, in source file s_memory_write.sv
Info (12021): Found 1 design units, including 1 entities, in source file decrypt.sv
    Info (12023): Found entity 1: decrypt
Info (12021): Found 1 design units, including 1 entities, in source file shuffle.sv
    Info (12023): Found entity 1: shuffle
Info (12021): Found 1 design units, including 1 entities, in source file r_memory.v
    Info (12023): Found entity 1: r_memory
Info (12021): Found 1 design units, including 1 entities, in source file d_memory.v
    Info (12023): Found entity 1: d_memory
Warning (10236): Verilog HDL Implicit Net warning at compute.sv(60): created implicit net for "data_select"
Warning (10236): Verilog HDL Implicit Net warning at compute.sv(84): created implicit net for "read_i_en"
Warning (10236): Verilog HDL Implicit Net warning at compute.sv(85): created implicit net for "read_j_en"
Warning (10236): Verilog HDL Implicit Net warning at compute.sv(86): created implicit net for "read_sum_en"
Warning (10236): Verilog HDL Implicit Net warning at shuffle.sv(39): created implicit net for "read_i_en"
Warning (10236): Verilog HDL Implicit Net warning at shuffle.sv(40): created implicit net for "read_j_en"
Warning (10227): Verilog HDL Port Declaration warning at brute_force.sv(25): data type declaration for "LED_sel" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at brute_force.sv(20): see declaration for object "LED_sel"
Info (12127): Elaborating entity "decrypt" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
Info (21057): Implemented 120 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 39 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Mon Mar 09 15:40:02 2020
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:36


