{
  "module_name": "rk3568-cru.h",
  "hash_id": "5e481341f98c129e79f700e44582eb7afb0d0d03d732a5f48675d9c18a46c6c8",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/rk3568-cru.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3568_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_RK3568_H\n\n \n\n \n#define PLL_PPLL\t\t1\n#define PLL_HPLL\t\t2\n\n \n#define XIN_OSC0_DIV\t\t4\n#define CLK_RTC_32K\t\t5\n#define CLK_PMU\t\t\t6\n#define CLK_I2C0\t\t7\n#define CLK_RTC32K_FRAC\t\t8\n#define CLK_UART0_DIV\t\t9\n#define CLK_UART0_FRAC\t\t10\n#define SCLK_UART0\t\t11\n#define DBCLK_GPIO0\t\t12\n#define CLK_PWM0\t\t13\n#define CLK_CAPTURE_PWM0_NDFT\t14\n#define CLK_PMUPVTM\t\t15\n#define CLK_CORE_PMUPVTM\t16\n#define CLK_REF24M\t\t17\n#define XIN_OSC0_USBPHY0_G\t18\n#define CLK_USBPHY0_REF\t\t19\n#define XIN_OSC0_USBPHY1_G\t20\n#define CLK_USBPHY1_REF\t\t21\n#define XIN_OSC0_MIPIDSIPHY0_G\t22\n#define CLK_MIPIDSIPHY0_REF\t23\n#define XIN_OSC0_MIPIDSIPHY1_G\t24\n#define CLK_MIPIDSIPHY1_REF\t25\n#define CLK_WIFI_DIV\t\t26\n#define CLK_WIFI_OSC0\t\t27\n#define CLK_WIFI\t\t28\n#define CLK_PCIEPHY0_DIV\t29\n#define CLK_PCIEPHY0_OSC0\t30\n#define CLK_PCIEPHY0_REF\t31\n#define CLK_PCIEPHY1_DIV\t32\n#define CLK_PCIEPHY1_OSC0\t33\n#define CLK_PCIEPHY1_REF\t34\n#define CLK_PCIEPHY2_DIV\t35\n#define CLK_PCIEPHY2_OSC0\t36\n#define CLK_PCIEPHY2_REF\t37\n#define CLK_PCIE30PHY_REF_M\t38\n#define CLK_PCIE30PHY_REF_N\t39\n#define CLK_HDMI_REF\t\t40\n#define XIN_OSC0_EDPPHY_G\t41\n#define PCLK_PDPMU\t\t42\n#define PCLK_PMU\t\t43\n#define PCLK_UART0\t\t44\n#define PCLK_I2C0\t\t45\n#define PCLK_GPIO0\t\t46\n#define PCLK_PMUPVTM\t\t47\n#define PCLK_PWM0\t\t48\n#define CLK_PDPMU\t\t49\n#define SCLK_32K_IOE\t\t50\n\n#define CLKPMU_NR_CLKS\t\t(SCLK_32K_IOE + 1)\n\n \n\n \n#define PLL_APLL\t\t1\n#define PLL_DPLL\t\t2\n#define PLL_CPLL\t\t3\n#define PLL_GPLL\t\t4\n#define PLL_VPLL\t\t5\n#define PLL_NPLL\t\t6\n\n \n#define CPLL_333M\t\t9\n#define ARMCLK\t\t\t10\n#define USB480M\t\t\t11\n#define ACLK_CORE_NIU2BUS\t18\n#define CLK_CORE_PVTM\t\t19\n#define CLK_CORE_PVTM_CORE\t20\n#define CLK_CORE_PVTPLL\t\t21\n#define CLK_GPU_SRC\t\t22\n#define CLK_GPU_PRE_NDFT\t23\n#define CLK_GPU_PRE_MUX\t\t24\n#define ACLK_GPU_PRE\t\t25\n#define PCLK_GPU_PRE\t\t26\n#define CLK_GPU\t\t\t27\n#define CLK_GPU_NP5\t\t28\n#define PCLK_GPU_PVTM\t\t29\n#define CLK_GPU_PVTM\t\t30\n#define CLK_GPU_PVTM_CORE\t31\n#define CLK_GPU_PVTPLL\t\t32\n#define CLK_NPU_SRC\t\t33\n#define CLK_NPU_PRE_NDFT\t34\n#define CLK_NPU\t\t\t35\n#define CLK_NPU_NP5\t\t36\n#define HCLK_NPU_PRE\t\t37\n#define PCLK_NPU_PRE\t\t38\n#define ACLK_NPU_PRE\t\t39\n#define ACLK_NPU\t\t40\n#define HCLK_NPU\t\t41\n#define PCLK_NPU_PVTM\t\t42\n#define CLK_NPU_PVTM\t\t43\n#define CLK_NPU_PVTM_CORE\t44\n#define CLK_NPU_PVTPLL\t\t45\n#define CLK_DDRPHY1X_SRC\t46\n#define CLK_DDRPHY1X_HWFFC_SRC\t47\n#define CLK_DDR1X\t\t48\n#define CLK_MSCH\t\t49\n#define CLK24_DDRMON\t\t50\n#define ACLK_GIC_AUDIO\t\t51\n#define HCLK_GIC_AUDIO\t\t52\n#define HCLK_SDMMC_BUFFER\t53\n#define DCLK_SDMMC_BUFFER\t54\n#define ACLK_GIC600\t\t55\n#define ACLK_SPINLOCK\t\t56\n#define HCLK_I2S0_8CH\t\t57\n#define HCLK_I2S1_8CH\t\t58\n#define HCLK_I2S2_2CH\t\t59\n#define HCLK_I2S3_2CH\t\t60\n#define CLK_I2S0_8CH_TX_SRC\t61\n#define CLK_I2S0_8CH_TX_FRAC\t62\n#define MCLK_I2S0_8CH_TX\t63\n#define I2S0_MCLKOUT_TX\t\t64\n#define CLK_I2S0_8CH_RX_SRC\t65\n#define CLK_I2S0_8CH_RX_FRAC\t66\n#define MCLK_I2S0_8CH_RX\t67\n#define I2S0_MCLKOUT_RX\t\t68\n#define CLK_I2S1_8CH_TX_SRC\t69\n#define CLK_I2S1_8CH_TX_FRAC\t70\n#define MCLK_I2S1_8CH_TX\t71\n#define I2S1_MCLKOUT_TX\t\t72\n#define CLK_I2S1_8CH_RX_SRC\t73\n#define CLK_I2S1_8CH_RX_FRAC\t74\n#define MCLK_I2S1_8CH_RX\t75\n#define I2S1_MCLKOUT_RX\t\t76\n#define CLK_I2S2_2CH_SRC\t77\n#define CLK_I2S2_2CH_FRAC\t78\n#define MCLK_I2S2_2CH\t\t79\n#define I2S2_MCLKOUT\t\t80\n#define CLK_I2S3_2CH_TX_SRC\t81\n#define CLK_I2S3_2CH_TX_FRAC\t82\n#define MCLK_I2S3_2CH_TX\t83\n#define I2S3_MCLKOUT_TX\t\t84\n#define CLK_I2S3_2CH_RX_SRC\t85\n#define CLK_I2S3_2CH_RX_FRAC\t86\n#define MCLK_I2S3_2CH_RX\t87\n#define I2S3_MCLKOUT_RX\t\t88\n#define HCLK_PDM\t\t89\n#define MCLK_PDM\t\t90\n#define HCLK_VAD\t\t91\n#define HCLK_SPDIF_8CH\t\t92\n#define MCLK_SPDIF_8CH_SRC\t93\n#define MCLK_SPDIF_8CH_FRAC\t94\n#define MCLK_SPDIF_8CH\t\t95\n#define HCLK_AUDPWM\t\t96\n#define SCLK_AUDPWM_SRC\t\t97\n#define SCLK_AUDPWM_FRAC\t98\n#define SCLK_AUDPWM\t\t99\n#define HCLK_ACDCDIG\t\t100\n#define CLK_ACDCDIG_I2C\t\t101\n#define CLK_ACDCDIG_DAC\t\t102\n#define CLK_ACDCDIG_ADC\t\t103\n#define ACLK_SECURE_FLASH\t104\n#define HCLK_SECURE_FLASH\t105\n#define ACLK_CRYPTO_NS\t\t106\n#define HCLK_CRYPTO_NS\t\t107\n#define CLK_CRYPTO_NS_CORE\t108\n#define CLK_CRYPTO_NS_PKA\t109\n#define CLK_CRYPTO_NS_RNG\t110\n#define HCLK_TRNG_NS\t\t111\n#define CLK_TRNG_NS\t\t112\n#define PCLK_OTPC_NS\t\t113\n#define CLK_OTPC_NS_SBPI\t114\n#define CLK_OTPC_NS_USR\t\t115\n#define HCLK_NANDC\t\t116\n#define NCLK_NANDC\t\t117\n#define HCLK_SFC\t\t118\n#define HCLK_SFC_XIP\t\t119\n#define SCLK_SFC\t\t120\n#define ACLK_EMMC\t\t121\n#define HCLK_EMMC\t\t122\n#define BCLK_EMMC\t\t123\n#define CCLK_EMMC\t\t124\n#define TCLK_EMMC\t\t125\n#define ACLK_PIPE\t\t126\n#define PCLK_PIPE\t\t127\n#define PCLK_PIPE_GRF\t\t128\n#define ACLK_PCIE20_MST\t\t129\n#define ACLK_PCIE20_SLV\t\t130\n#define ACLK_PCIE20_DBI\t\t131\n#define PCLK_PCIE20\t\t132\n#define CLK_PCIE20_AUX_NDFT\t133\n#define CLK_PCIE20_AUX_DFT\t134\n#define CLK_PCIE20_PIPE_DFT\t135\n#define ACLK_PCIE30X1_MST\t136\n#define ACLK_PCIE30X1_SLV\t137\n#define ACLK_PCIE30X1_DBI\t138\n#define PCLK_PCIE30X1\t\t139\n#define CLK_PCIE30X1_AUX_NDFT\t140\n#define CLK_PCIE30X1_AUX_DFT\t141\n#define CLK_PCIE30X1_PIPE_DFT\t142\n#define ACLK_PCIE30X2_MST\t143\n#define ACLK_PCIE30X2_SLV\t144\n#define ACLK_PCIE30X2_DBI\t145\n#define PCLK_PCIE30X2\t\t146\n#define CLK_PCIE30X2_AUX_NDFT\t147\n#define CLK_PCIE30X2_AUX_DFT\t148\n#define CLK_PCIE30X2_PIPE_DFT\t149\n#define ACLK_SATA0\t\t150\n#define CLK_SATA0_PMALIVE\t151\n#define CLK_SATA0_RXOOB\t\t152\n#define CLK_SATA0_PIPE_NDFT\t153\n#define CLK_SATA0_PIPE_DFT\t154\n#define ACLK_SATA1\t\t155\n#define CLK_SATA1_PMALIVE\t156\n#define CLK_SATA1_RXOOB\t\t157\n#define CLK_SATA1_PIPE_NDFT\t158\n#define CLK_SATA1_PIPE_DFT\t159\n#define ACLK_SATA2\t\t160\n#define CLK_SATA2_PMALIVE\t161\n#define CLK_SATA2_RXOOB\t\t162\n#define CLK_SATA2_PIPE_NDFT\t163\n#define CLK_SATA2_PIPE_DFT\t164\n#define ACLK_USB3OTG0\t\t165\n#define CLK_USB3OTG0_REF\t166\n#define CLK_USB3OTG0_SUSPEND\t167\n#define ACLK_USB3OTG1\t\t168\n#define CLK_USB3OTG1_REF\t169\n#define CLK_USB3OTG1_SUSPEND\t170\n#define CLK_XPCS_EEE\t\t171\n#define PCLK_XPCS\t\t172\n#define ACLK_PHP\t\t173\n#define HCLK_PHP\t\t174\n#define PCLK_PHP\t\t175\n#define HCLK_SDMMC0\t\t176\n#define CLK_SDMMC0\t\t177\n#define HCLK_SDMMC1\t\t178\n#define CLK_SDMMC1\t\t179\n#define ACLK_GMAC0\t\t180\n#define PCLK_GMAC0\t\t181\n#define CLK_MAC0_2TOP\t\t182\n#define CLK_MAC0_OUT\t\t183\n#define CLK_MAC0_REFOUT\t\t184\n#define CLK_GMAC0_PTP_REF\t185\n#define ACLK_USB\t\t186\n#define HCLK_USB\t\t187\n#define PCLK_USB\t\t188\n#define HCLK_USB2HOST0\t\t189\n#define HCLK_USB2HOST0_ARB\t190\n#define HCLK_USB2HOST1\t\t191\n#define HCLK_USB2HOST1_ARB\t192\n#define HCLK_SDMMC2\t\t193\n#define CLK_SDMMC2\t\t194\n#define ACLK_GMAC1\t\t195\n#define PCLK_GMAC1\t\t196\n#define CLK_MAC1_2TOP\t\t197\n#define CLK_MAC1_OUT\t\t198\n#define CLK_MAC1_REFOUT\t\t199\n#define CLK_GMAC1_PTP_REF\t200\n#define ACLK_PERIMID\t\t201\n#define HCLK_PERIMID\t\t202\n#define ACLK_VI\t\t\t203\n#define HCLK_VI\t\t\t204\n#define PCLK_VI\t\t\t205\n#define ACLK_VICAP\t\t206\n#define HCLK_VICAP\t\t207\n#define DCLK_VICAP\t\t208\n#define ICLK_VICAP_G\t\t209\n#define ACLK_ISP\t\t210\n#define HCLK_ISP\t\t211\n#define CLK_ISP\t\t\t212\n#define PCLK_CSI2HOST1\t\t213\n#define CLK_CIF_OUT\t\t214\n#define CLK_CAM0_OUT\t\t215\n#define CLK_CAM1_OUT\t\t216\n#define ACLK_VO\t\t\t217\n#define HCLK_VO\t\t\t218\n#define PCLK_VO\t\t\t219\n#define ACLK_VOP_PRE\t\t220\n#define ACLK_VOP\t\t221\n#define HCLK_VOP\t\t222\n#define DCLK_VOP0\t\t223\n#define DCLK_VOP1\t\t224\n#define DCLK_VOP2\t\t225\n#define CLK_VOP_PWM\t\t226\n#define ACLK_HDCP\t\t227\n#define HCLK_HDCP\t\t228\n#define PCLK_HDCP\t\t229\n#define PCLK_HDMI_HOST\t\t230\n#define CLK_HDMI_SFR\t\t231\n#define PCLK_DSITX_0\t\t232\n#define PCLK_DSITX_1\t\t233\n#define PCLK_EDP_CTRL\t\t234\n#define CLK_EDP_200M\t\t235\n#define ACLK_VPU_PRE\t\t236\n#define HCLK_VPU_PRE\t\t237\n#define ACLK_VPU\t\t238\n#define HCLK_VPU\t\t239\n#define ACLK_RGA_PRE\t\t240\n#define HCLK_RGA_PRE\t\t241\n#define PCLK_RGA_PRE\t\t242\n#define ACLK_RGA\t\t243\n#define HCLK_RGA\t\t244\n#define CLK_RGA_CORE\t\t245\n#define ACLK_IEP\t\t246\n#define HCLK_IEP\t\t247\n#define CLK_IEP_CORE\t\t248\n#define HCLK_EBC\t\t249\n#define DCLK_EBC\t\t250\n#define ACLK_JDEC\t\t251\n#define HCLK_JDEC\t\t252\n#define ACLK_JENC\t\t253\n#define HCLK_JENC\t\t254\n#define PCLK_EINK\t\t255\n#define HCLK_EINK\t\t256\n#define ACLK_RKVENC_PRE\t\t257\n#define HCLK_RKVENC_PRE\t\t258\n#define ACLK_RKVENC\t\t259\n#define HCLK_RKVENC\t\t260\n#define CLK_RKVENC_CORE\t\t261\n#define ACLK_RKVDEC_PRE\t\t262\n#define HCLK_RKVDEC_PRE\t\t263\n#define ACLK_RKVDEC\t\t264\n#define HCLK_RKVDEC\t\t265\n#define CLK_RKVDEC_CA\t\t266\n#define CLK_RKVDEC_CORE\t\t267\n#define CLK_RKVDEC_HEVC_CA\t268\n#define ACLK_BUS\t\t269\n#define PCLK_BUS\t\t270\n#define PCLK_TSADC\t\t271\n#define CLK_TSADC_TSEN\t\t272\n#define CLK_TSADC\t\t273\n#define PCLK_SARADC\t\t274\n#define CLK_SARADC\t\t275\n#define PCLK_SCR\t\t276\n#define PCLK_WDT_NS\t\t277\n#define TCLK_WDT_NS\t\t278\n#define ACLK_DMAC0\t\t279\n#define ACLK_DMAC1\t\t280\n#define ACLK_MCU\t\t281\n#define PCLK_INTMUX\t\t282\n#define PCLK_MAILBOX\t\t283\n#define PCLK_UART1\t\t284\n#define CLK_UART1_SRC\t\t285\n#define CLK_UART1_FRAC\t\t286\n#define SCLK_UART1\t\t287\n#define PCLK_UART2\t\t288\n#define CLK_UART2_SRC\t\t289\n#define CLK_UART2_FRAC\t\t290\n#define SCLK_UART2\t\t291\n#define PCLK_UART3\t\t292\n#define CLK_UART3_SRC\t\t293\n#define CLK_UART3_FRAC\t\t294\n#define SCLK_UART3\t\t295\n#define PCLK_UART4\t\t296\n#define CLK_UART4_SRC\t\t297\n#define CLK_UART4_FRAC\t\t298\n#define SCLK_UART4\t\t299\n#define PCLK_UART5\t\t300\n#define CLK_UART5_SRC\t\t301\n#define CLK_UART5_FRAC\t\t302\n#define SCLK_UART5\t\t303\n#define PCLK_UART6\t\t304\n#define CLK_UART6_SRC\t\t305\n#define CLK_UART6_FRAC\t\t306\n#define SCLK_UART6\t\t307\n#define PCLK_UART7\t\t308\n#define CLK_UART7_SRC\t\t309\n#define CLK_UART7_FRAC\t\t310\n#define SCLK_UART7\t\t311\n#define PCLK_UART8\t\t312\n#define CLK_UART8_SRC\t\t313\n#define CLK_UART8_FRAC\t\t314\n#define SCLK_UART8\t\t315\n#define PCLK_UART9\t\t316\n#define CLK_UART9_SRC\t\t317\n#define CLK_UART9_FRAC\t\t318\n#define SCLK_UART9\t\t319\n#define PCLK_CAN0\t\t320\n#define CLK_CAN0\t\t321\n#define PCLK_CAN1\t\t322\n#define CLK_CAN1\t\t323\n#define PCLK_CAN2\t\t324\n#define CLK_CAN2\t\t325\n#define CLK_I2C\t\t\t326\n#define PCLK_I2C1\t\t327\n#define CLK_I2C1\t\t328\n#define PCLK_I2C2\t\t329\n#define CLK_I2C2\t\t330\n#define PCLK_I2C3\t\t331\n#define CLK_I2C3\t\t332\n#define PCLK_I2C4\t\t333\n#define CLK_I2C4\t\t334\n#define PCLK_I2C5\t\t335\n#define CLK_I2C5\t\t336\n#define PCLK_SPI0\t\t337\n#define CLK_SPI0\t\t338\n#define PCLK_SPI1\t\t339\n#define CLK_SPI1\t\t340\n#define PCLK_SPI2\t\t341\n#define CLK_SPI2\t\t342\n#define PCLK_SPI3\t\t343\n#define CLK_SPI3\t\t344\n#define PCLK_PWM1\t\t345\n#define CLK_PWM1\t\t346\n#define CLK_PWM1_CAPTURE\t347\n#define PCLK_PWM2\t\t348\n#define CLK_PWM2\t\t349\n#define CLK_PWM2_CAPTURE\t350\n#define PCLK_PWM3\t\t351\n#define CLK_PWM3\t\t352\n#define CLK_PWM3_CAPTURE\t353\n#define DBCLK_GPIO\t\t354\n#define PCLK_GPIO1\t\t355\n#define DBCLK_GPIO1\t\t356\n#define PCLK_GPIO2\t\t357\n#define DBCLK_GPIO2\t\t358\n#define PCLK_GPIO3\t\t359\n#define DBCLK_GPIO3\t\t360\n#define PCLK_GPIO4\t\t361\n#define DBCLK_GPIO4\t\t362\n#define OCC_SCAN_CLK_GPIO\t363\n#define PCLK_TIMER\t\t364\n#define CLK_TIMER0\t\t365\n#define CLK_TIMER1\t\t366\n#define CLK_TIMER2\t\t367\n#define CLK_TIMER3\t\t368\n#define CLK_TIMER4\t\t369\n#define CLK_TIMER5\t\t370\n#define ACLK_TOP_HIGH\t\t371\n#define ACLK_TOP_LOW\t\t372\n#define HCLK_TOP\t\t373\n#define PCLK_TOP\t\t374\n#define PCLK_PCIE30PHY\t\t375\n#define CLK_OPTC_ARB\t\t376\n#define PCLK_MIPICSIPHY\t\t377\n#define PCLK_MIPIDSIPHY0\t378\n#define PCLK_MIPIDSIPHY1\t379\n#define PCLK_PIPEPHY0\t\t380\n#define PCLK_PIPEPHY1\t\t381\n#define PCLK_PIPEPHY2\t\t382\n#define PCLK_CPU_BOOST\t\t383\n#define CLK_CPU_BOOST\t\t384\n#define PCLK_OTPPHY\t\t385\n#define SCLK_GMAC0\t\t386\n#define SCLK_GMAC0_RGMII_SPEED\t387\n#define SCLK_GMAC0_RMII_SPEED\t388\n#define SCLK_GMAC0_RX_TX\t389\n#define SCLK_GMAC1\t\t390\n#define SCLK_GMAC1_RGMII_SPEED\t391\n#define SCLK_GMAC1_RMII_SPEED\t392\n#define SCLK_GMAC1_RX_TX\t393\n#define SCLK_SDMMC0_DRV\t\t394\n#define SCLK_SDMMC0_SAMPLE\t395\n#define SCLK_SDMMC1_DRV\t\t396\n#define SCLK_SDMMC1_SAMPLE\t397\n#define SCLK_SDMMC2_DRV\t\t398\n#define SCLK_SDMMC2_SAMPLE\t399\n#define SCLK_EMMC_DRV\t\t400\n#define SCLK_EMMC_SAMPLE\t401\n#define PCLK_EDPPHY_GRF\t\t402\n#define CLK_HDMI_CEC            403\n#define CLK_I2S0_8CH_TX\t\t404\n#define CLK_I2S0_8CH_RX\t\t405\n#define CLK_I2S1_8CH_TX\t\t406\n#define CLK_I2S1_8CH_RX\t\t407\n#define CLK_I2S2_2CH\t\t408\n#define CLK_I2S3_2CH_TX\t\t409\n#define CLK_I2S3_2CH_RX\t\t410\n#define CPLL_500M\t\t411\n#define CPLL_250M\t\t412\n#define CPLL_125M\t\t413\n#define CPLL_62P5M\t\t414\n#define CPLL_50M\t\t415\n#define CPLL_25M\t\t416\n#define CPLL_100M\t\t417\n#define SCLK_DDRCLK\t\t418\n\n#define PCLK_CORE_PVTM\t\t450\n\n#define CLK_NR_CLKS\t\t(PCLK_CORE_PVTM + 1)\n\n \n \n#define SRST_P_PDPMU_NIU\t0\n#define SRST_P_PMUCRU\t\t1\n#define SRST_P_PMUGRF\t\t2\n#define SRST_P_I2C0\t\t3\n#define SRST_I2C0\t\t4\n#define SRST_P_UART0\t\t5\n#define SRST_S_UART0\t\t6\n#define SRST_P_PWM0\t\t7\n#define SRST_PWM0\t\t8\n#define SRST_P_GPIO0\t\t9\n#define SRST_GPIO0\t\t10\n#define SRST_P_PMUPVTM\t\t11\n#define SRST_PMUPVTM\t\t12\n\n \n\n \n#define SRST_NCORERESET0\t0\n#define SRST_NCORERESET1\t1\n#define SRST_NCORERESET2\t2\n#define SRST_NCORERESET3\t3\n#define SRST_NCPUPORESET0\t4\n#define SRST_NCPUPORESET1\t5\n#define SRST_NCPUPORESET2\t6\n#define SRST_NCPUPORESET3\t7\n#define SRST_NSRESET\t\t8\n#define SRST_NSPORESET\t\t9\n#define SRST_NATRESET\t\t10\n#define SRST_NGICRESET\t\t11\n#define SRST_NPRESET\t\t12\n#define SRST_NPERIPHRESET\t13\n\n \n#define SRST_A_CORE_NIU2DDR\t16\n#define SRST_A_CORE_NIU2BUS\t17\n#define SRST_P_DBG_NIU\t\t18\n#define SRST_P_DBG\t\t19\n#define SRST_P_DBG_DAPLITE\t20\n#define SRST_DAP\t\t21\n#define SRST_A_ADB400_CORE2GIC\t22\n#define SRST_A_ADB400_GIC2CORE\t23\n#define SRST_P_CORE_GRF\t\t24\n#define SRST_P_CORE_PVTM\t25\n#define SRST_CORE_PVTM\t\t26\n#define SRST_CORE_PVTPLL\t27\n\n \n#define SRST_GPU\t\t32\n#define SRST_A_GPU_NIU\t\t33\n#define SRST_P_GPU_NIU\t\t34\n#define SRST_P_GPU_PVTM\t\t35\n#define SRST_GPU_PVTM\t\t36\n#define SRST_GPU_PVTPLL\t\t37\n#define SRST_A_NPU_NIU\t\t40\n#define SRST_H_NPU_NIU\t\t41\n#define SRST_P_NPU_NIU\t\t42\n#define SRST_A_NPU\t\t43\n#define SRST_H_NPU\t\t44\n#define SRST_P_NPU_PVTM\t\t45\n#define SRST_NPU_PVTM\t\t46\n#define SRST_NPU_PVTPLL\t\t47\n\n \n#define SRST_A_MSCH\t\t51\n#define SRST_HWFFC_CTRL\t\t52\n#define SRST_DDR_ALWAYSON\t53\n#define SRST_A_DDRSPLIT\t\t54\n#define SRST_DDRDFI_CTL\t\t55\n#define SRST_A_DMA2DDR\t\t57\n\n \n#define SRST_A_PERIMID_NIU\t64\n#define SRST_H_PERIMID_NIU\t65\n#define SRST_A_GIC_AUDIO_NIU\t66\n#define SRST_H_GIC_AUDIO_NIU\t67\n#define SRST_A_GIC600\t\t68\n#define SRST_A_GIC600_DEBUG\t69\n#define SRST_A_GICADB_CORE2GIC\t70\n#define SRST_A_GICADB_GIC2CORE\t71\n#define SRST_A_SPINLOCK\t\t72\n#define SRST_H_SDMMC_BUFFER\t73\n#define SRST_D_SDMMC_BUFFER\t74\n#define SRST_H_I2S0_8CH\t\t75\n#define SRST_H_I2S1_8CH\t\t76\n#define SRST_H_I2S2_2CH\t\t77\n#define SRST_H_I2S3_2CH\t\t78\n\n \n#define SRST_M_I2S0_8CH_TX\t80\n#define SRST_M_I2S0_8CH_RX\t81\n#define SRST_M_I2S1_8CH_TX\t82\n#define SRST_M_I2S1_8CH_RX\t83\n#define SRST_M_I2S2_2CH\t\t84\n#define SRST_M_I2S3_2CH_TX\t85\n#define SRST_M_I2S3_2CH_RX\t86\n#define SRST_H_PDM\t\t87\n#define SRST_M_PDM\t\t88\n#define SRST_H_VAD\t\t89\n#define SRST_H_SPDIF_8CH\t90\n#define SRST_M_SPDIF_8CH\t91\n#define SRST_H_AUDPWM\t\t92\n#define SRST_S_AUDPWM\t\t93\n#define SRST_H_ACDCDIG\t\t94\n#define SRST_ACDCDIG\t\t95\n\n \n#define SRST_A_SECURE_FLASH_NIU\t96\n#define SRST_H_SECURE_FLASH_NIU\t97\n#define SRST_A_CRYPTO_NS\t103\n#define SRST_H_CRYPTO_NS\t104\n#define SRST_CRYPTO_NS_CORE\t105\n#define SRST_CRYPTO_NS_PKA\t106\n#define SRST_CRYPTO_NS_RNG\t107\n#define SRST_H_TRNG_NS\t\t108\n#define SRST_TRNG_NS\t\t109\n\n \n#define SRST_H_NANDC\t\t112\n#define SRST_N_NANDC\t\t113\n#define SRST_H_SFC\t\t114\n#define SRST_H_SFC_XIP\t\t115\n#define SRST_S_SFC\t\t116\n#define SRST_A_EMMC\t\t117\n#define SRST_H_EMMC\t\t118\n#define SRST_B_EMMC\t\t119\n#define SRST_C_EMMC\t\t120\n#define SRST_T_EMMC\t\t121\n\n \n#define SRST_A_PIPE_NIU\t\t128\n#define SRST_P_PIPE_NIU\t\t130\n#define SRST_P_PIPE_GRF\t\t133\n#define SRST_A_SATA0\t\t134\n#define SRST_SATA0_PIPE\t\t135\n#define SRST_SATA0_PMALIVE\t136\n#define SRST_SATA0_RXOOB\t137\n#define SRST_A_SATA1\t\t138\n#define SRST_SATA1_PIPE\t\t139\n#define SRST_SATA1_PMALIVE\t140\n#define SRST_SATA1_RXOOB\t141\n\n \n#define SRST_A_SATA2\t\t144\n#define SRST_SATA2_PIPE\t\t145\n#define SRST_SATA2_PMALIVE\t146\n#define SRST_SATA2_RXOOB\t147\n#define SRST_USB3OTG0\t\t148\n#define SRST_USB3OTG1\t\t149\n#define SRST_XPCS\t\t150\n#define SRST_XPCS_TX_DIV10\t151\n#define SRST_XPCS_RX_DIV10\t152\n#define SRST_XPCS_XGXS_RX\t153\n\n \n#define SRST_P_PCIE20\t\t160\n#define SRST_PCIE20_POWERUP\t161\n#define SRST_MSTR_ARESET_PCIE20\t162\n#define SRST_SLV_ARESET_PCIE20\t163\n#define SRST_DBI_ARESET_PCIE20\t164\n#define SRST_BRESET_PCIE20\t165\n#define SRST_PERST_PCIE20\t166\n#define SRST_CORE_RST_PCIE20\t167\n#define SRST_NSTICKY_RST_PCIE20\t168\n#define SRST_STICKY_RST_PCIE20\t169\n#define SRST_PWR_RST_PCIE20\t170\n\n \n#define SRST_P_PCIE30X1\t\t176\n#define SRST_PCIE30X1_POWERUP\t177\n#define SRST_M_ARESET_PCIE30X1\t178\n#define SRST_S_ARESET_PCIE30X1\t179\n#define SRST_D_ARESET_PCIE30X1\t180\n#define SRST_BRESET_PCIE30X1\t181\n#define SRST_PERST_PCIE30X1\t182\n#define SRST_CORE_RST_PCIE30X1\t183\n#define SRST_NSTC_RST_PCIE30X1\t184\n#define SRST_STC_RST_PCIE30X1\t185\n#define SRST_PWR_RST_PCIE30X1\t186\n\n \n#define SRST_P_PCIE30X2\t\t192\n#define SRST_PCIE30X2_POWERUP\t193\n#define SRST_M_ARESET_PCIE30X2\t194\n#define SRST_S_ARESET_PCIE30X2\t195\n#define SRST_D_ARESET_PCIE30X2\t196\n#define SRST_BRESET_PCIE30X2\t197\n#define SRST_PERST_PCIE30X2\t198\n#define SRST_CORE_RST_PCIE30X2\t199\n#define SRST_NSTC_RST_PCIE30X2\t200\n#define SRST_STC_RST_PCIE30X2\t201\n#define SRST_PWR_RST_PCIE30X2\t202\n\n \n#define SRST_A_PHP_NIU\t\t208\n#define SRST_H_PHP_NIU\t\t209\n#define SRST_P_PHP_NIU\t\t210\n#define SRST_H_SDMMC0\t\t211\n#define SRST_SDMMC0\t\t212\n#define SRST_H_SDMMC1\t\t213\n#define SRST_SDMMC1\t\t214\n#define SRST_A_GMAC0\t\t215\n#define SRST_GMAC0_TIMESTAMP\t216\n\n \n#define SRST_A_USB_NIU\t\t224\n#define SRST_H_USB_NIU\t\t225\n#define SRST_P_USB_NIU\t\t226\n#define SRST_P_USB_GRF\t\t227\n#define SRST_H_USB2HOST0\t228\n#define SRST_H_USB2HOST0_ARB\t229\n#define SRST_USB2HOST0_UTMI\t230\n#define SRST_H_USB2HOST1\t231\n#define SRST_H_USB2HOST1_ARB\t232\n#define SRST_USB2HOST1_UTMI\t233\n#define SRST_H_SDMMC2\t\t234\n#define SRST_SDMMC2\t\t235\n#define SRST_A_GMAC1\t\t236\n#define SRST_GMAC1_TIMESTAMP\t237\n\n \n#define SRST_A_VI_NIU\t\t240\n#define SRST_H_VI_NIU\t\t241\n#define SRST_P_VI_NIU\t\t242\n#define SRST_A_VICAP\t\t247\n#define SRST_H_VICAP\t\t248\n#define SRST_D_VICAP\t\t249\n#define SRST_I_VICAP\t\t250\n#define SRST_P_VICAP\t\t251\n#define SRST_H_ISP\t\t252\n#define SRST_ISP\t\t253\n#define SRST_P_CSI2HOST1\t255\n\n \n#define SRST_A_VO_NIU\t\t256\n#define SRST_H_VO_NIU\t\t257\n#define SRST_P_VO_NIU\t\t258\n#define SRST_A_VOP_NIU\t\t259\n#define SRST_A_VOP\t\t260\n#define SRST_H_VOP\t\t261\n#define SRST_VOP0\t\t262\n#define SRST_VOP1\t\t263\n#define SRST_VOP2\t\t264\n#define SRST_VOP_PWM\t\t265\n#define SRST_A_HDCP\t\t266\n#define SRST_H_HDCP\t\t267\n#define SRST_P_HDCP\t\t268\n#define SRST_P_HDMI_HOST\t270\n#define SRST_HDMI_HOST\t\t271\n\n \n#define SRST_P_DSITX_0\t\t272\n#define SRST_P_DSITX_1\t\t273\n#define SRST_P_EDP_CTRL\t\t274\n#define SRST_EDP_24M\t\t275\n#define SRST_A_VPU_NIU\t\t280\n#define SRST_H_VPU_NIU\t\t281\n#define SRST_A_VPU\t\t282\n#define SRST_H_VPU\t\t283\n#define SRST_H_EINK\t\t286\n#define SRST_P_EINK\t\t287\n\n \n#define SRST_A_RGA_NIU\t\t288\n#define SRST_H_RGA_NIU\t\t289\n#define SRST_P_RGA_NIU\t\t290\n#define SRST_A_RGA\t\t292\n#define SRST_H_RGA\t\t293\n#define SRST_RGA_CORE\t\t294\n#define SRST_A_IEP\t\t295\n#define SRST_H_IEP\t\t296\n#define SRST_IEP_CORE\t\t297\n#define SRST_H_EBC\t\t298\n#define SRST_D_EBC\t\t299\n#define SRST_A_JDEC\t\t300\n#define SRST_H_JDEC\t\t301\n#define SRST_A_JENC\t\t302\n#define SRST_H_JENC\t\t303\n\n \n#define SRST_A_VENC_NIU\t\t304\n#define SRST_H_VENC_NIU\t\t305\n#define SRST_A_RKVENC\t\t307\n#define SRST_H_RKVENC\t\t308\n#define SRST_RKVENC_CORE\t309\n\n \n#define SRST_A_RKVDEC_NIU\t320\n#define SRST_H_RKVDEC_NIU\t321\n#define SRST_A_RKVDEC\t\t322\n#define SRST_H_RKVDEC\t\t323\n#define SRST_RKVDEC_CA\t\t324\n#define SRST_RKVDEC_CORE\t325\n#define SRST_RKVDEC_HEVC_CA\t326\n\n \n#define SRST_A_BUS_NIU\t\t336\n#define SRST_P_BUS_NIU\t\t338\n#define SRST_P_CAN0\t\t340\n#define SRST_CAN0\t\t341\n#define SRST_P_CAN1\t\t342\n#define SRST_CAN1\t\t343\n#define SRST_P_CAN2\t\t344\n#define SRST_CAN2\t\t345\n#define SRST_P_GPIO1\t\t346\n#define SRST_GPIO1\t\t347\n#define SRST_P_GPIO2\t\t348\n#define SRST_GPIO2\t\t349\n#define SRST_P_GPIO3\t\t350\n#define SRST_GPIO3\t\t351\n\n \n#define SRST_P_GPIO4\t\t352\n#define SRST_GPIO4\t\t353\n#define SRST_P_I2C1\t\t354\n#define SRST_I2C1\t\t355\n#define SRST_P_I2C2\t\t356\n#define SRST_I2C2\t\t357\n#define SRST_P_I2C3\t\t358\n#define SRST_I2C3\t\t359\n#define SRST_P_I2C4\t\t360\n#define SRST_I2C4\t\t361\n#define SRST_P_I2C5\t\t362\n#define SRST_I2C5\t\t363\n#define SRST_P_OTPC_NS\t\t364\n#define SRST_OTPC_NS_SBPI\t365\n#define SRST_OTPC_NS_USR\t366\n\n \n#define SRST_P_PWM1\t\t368\n#define SRST_PWM1\t\t369\n#define SRST_P_PWM2\t\t370\n#define SRST_PWM2\t\t371\n#define SRST_P_PWM3\t\t372\n#define SRST_PWM3\t\t373\n#define SRST_P_SPI0\t\t374\n#define SRST_SPI0\t\t375\n#define SRST_P_SPI1\t\t376\n#define SRST_SPI1\t\t377\n#define SRST_P_SPI2\t\t378\n#define SRST_SPI2\t\t379\n#define SRST_P_SPI3\t\t380\n#define SRST_SPI3\t\t381\n\n \n#define SRST_P_SARADC\t\t384\n#define SRST_P_TSADC\t\t385\n#define SRST_TSADC\t\t386\n#define SRST_P_TIMER\t\t387\n#define SRST_TIMER0\t\t388\n#define SRST_TIMER1\t\t389\n#define SRST_TIMER2\t\t390\n#define SRST_TIMER3\t\t391\n#define SRST_TIMER4\t\t392\n#define SRST_TIMER5\t\t393\n#define SRST_P_UART1\t\t394\n#define SRST_S_UART1\t\t395\n\n \n#define SRST_P_UART2\t\t400\n#define SRST_S_UART2\t\t401\n#define SRST_P_UART3\t\t402\n#define SRST_S_UART3\t\t403\n#define SRST_P_UART4\t\t404\n#define SRST_S_UART4\t\t405\n#define SRST_P_UART5\t\t406\n#define SRST_S_UART5\t\t407\n#define SRST_P_UART6\t\t408\n#define SRST_S_UART6\t\t409\n#define SRST_P_UART7\t\t410\n#define SRST_S_UART7\t\t411\n#define SRST_P_UART8\t\t412\n#define SRST_S_UART8\t\t413\n#define SRST_P_UART9\t\t414\n#define SRST_S_UART9\t\t415\n\n \n#define SRST_P_GRF 416\n#define SRST_P_GRF_VCCIO12\t417\n#define SRST_P_GRF_VCCIO34\t418\n#define SRST_P_GRF_VCCIO567\t419\n#define SRST_P_SCR\t\t420\n#define SRST_P_WDT_NS\t\t421\n#define SRST_T_WDT_NS\t\t422\n#define SRST_P_DFT2APB\t\t423\n#define SRST_A_MCU\t\t426\n#define SRST_P_INTMUX\t\t427\n#define SRST_P_MAILBOX\t\t428\n\n \n#define SRST_A_TOP_HIGH_NIU\t432\n#define SRST_A_TOP_LOW_NIU\t433\n#define SRST_H_TOP_NIU\t\t434\n#define SRST_P_TOP_NIU\t\t435\n#define SRST_P_TOP_CRU\t\t438\n#define SRST_P_DDRPHY\t\t439\n#define SRST_DDRPHY\t\t440\n#define SRST_P_MIPICSIPHY\t442\n#define SRST_P_MIPIDSIPHY0\t443\n#define SRST_P_MIPIDSIPHY1\t444\n#define SRST_P_PCIE30PHY\t445\n#define SRST_PCIE30PHY\t\t446\n#define SRST_P_PCIE30PHY_GRF\t447\n\n \n#define SRST_P_APB2ASB_LEFT\t448\n#define SRST_P_APB2ASB_BOTTOM\t449\n#define SRST_P_ASB2APB_LEFT\t450\n#define SRST_P_ASB2APB_BOTTOM\t451\n#define SRST_P_PIPEPHY0\t\t452\n#define SRST_PIPEPHY0\t\t453\n#define SRST_P_PIPEPHY1\t\t454\n#define SRST_PIPEPHY1\t\t455\n#define SRST_P_PIPEPHY2\t\t456\n#define SRST_PIPEPHY2\t\t457\n#define SRST_P_USB2PHY0_GRF\t458\n#define SRST_P_USB2PHY1_GRF\t459\n#define SRST_P_CPU_BOOST\t460\n#define SRST_CPU_BOOST\t\t461\n#define SRST_P_OTPPHY\t\t462\n#define SRST_OTPPHY\t\t463\n\n \n#define SRST_USB2PHY0_POR\t464\n#define SRST_USB2PHY0_USB3OTG0\t465\n#define SRST_USB2PHY0_USB3OTG1\t466\n#define SRST_USB2PHY1_POR\t467\n#define SRST_USB2PHY1_USB2HOST0\t468\n#define SRST_USB2PHY1_USB2HOST1\t469\n#define SRST_P_EDPPHY_GRF\t470\n#define SRST_TSADCPHY\t\t471\n#define SRST_GMAC0_DELAYLINE\t472\n#define SRST_GMAC1_DELAYLINE\t473\n#define SRST_OTPC_ARB\t\t474\n#define SRST_P_PIPEPHY0_GRF\t475\n#define SRST_P_PIPEPHY1_GRF\t476\n#define SRST_P_PIPEPHY2_GRF\t477\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}