
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004200                       # Number of seconds simulated
sim_ticks                                  4200109068                       # Number of ticks simulated
final_tick                               531192547680                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 338277                       # Simulator instruction rate (inst/s)
host_op_rate                                   427648                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 351696                       # Simulator tick rate (ticks/s)
host_mem_usage                               16921924                       # Number of bytes of host memory used
host_seconds                                 11942.44                       # Real time elapsed on the host
sim_insts                                  4039858053                       # Number of instructions simulated
sim_ops                                    5107162783                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       763008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       388224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       319360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       555136                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2047232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       441984                       # Number of bytes written to this memory
system.physmem.bytes_written::total            441984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5961                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3033                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4337                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15994                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3453                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3453                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1340918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    181663854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1219016                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     92431885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1279967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     76036121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1279967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    132171806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               487423533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1340918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1219016                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1279967                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1279967                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5119867                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         105231553                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              105231553                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         105231553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1340918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    181663854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1219016                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     92431885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1279967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     76036121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1279967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    132171806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              592655086                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                10072205                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3144047                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550113                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214355                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1295228                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1239940                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          333709                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9198                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17324586                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3144047                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1573649                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658879                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1128477                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        857047                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1620226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        98920                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8716985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.450899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.302752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5058106     58.03%     58.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229759      2.64%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259286      2.97%     63.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          477225      5.47%     69.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214800      2.46%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328410      3.77%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          178931      2.05%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154133      1.77%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1816335     20.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8716985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.312151                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.720039                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475453                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       807745                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490275                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        36412                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        907099                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535943                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2118                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20625346                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4982                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        907099                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3665461                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         199679                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       342791                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3332409                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       269541                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19825562                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         6200                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        143906                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77408                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2370                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27764554                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92340109                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92340109                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10703872                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4188                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2525                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           685870                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1850220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13528                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       370378                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18623722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14984788                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29484                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6295471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18861317                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          820                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8716985                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.719033                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910906                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3215174     36.88%     36.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1780456     20.43%     57.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1258163     14.43%     71.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       850863      9.76%     81.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       693719      7.96%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       383496      4.40%     93.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       376317      4.32%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        85217      0.98%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73580      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8716985                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108744     77.27%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15384     10.93%     88.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        16597     11.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12499479     83.41%     83.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212473      1.42%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1493005      9.96%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       778181      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14984788                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.487737                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             140727                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009391                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38856769                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24923526                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14554073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15125515                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29938                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       724879                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238932                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        907099                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          90553                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        10883                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18627917                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65093                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1850220                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944150                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2510                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7753                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          152                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126255                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249769                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14704772                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393396                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       280013                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2144011                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2083388                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            750615                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.459936                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14565466                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14554073                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9529126                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26732361                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.444974                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356464                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281692                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6346296                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217073                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7809886                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.572583                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.143816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3253602     41.66%     41.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048704     26.23%     67.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837714     10.73%     78.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419692      5.37%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       430557      5.51%     89.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       170505      2.18%     91.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       186885      2.39%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95395      1.22%     95.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       366832      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7809886                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281692                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830556                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125341                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064716                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       366832                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26070873                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38163961                       # The number of ROB writes
system.switch_cpus0.timesIdled                   7667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1355220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.007220                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.007220                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.992831                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.992831                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66101800                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20123041                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19077200                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                10072205                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3495107                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2847364                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       231320                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1464302                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1358388                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          373127                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10183                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3600236                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              19099132                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3495107                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1731515                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              4000604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1246105                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        724407                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1766865                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       100164                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9336704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.533369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.358887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5336100     57.15%     57.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          278709      2.99%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          291175      3.12%     63.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          460687      4.93%     68.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          215204      2.30%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          307008      3.29%     73.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          207587      2.22%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          153050      1.64%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         2087184     22.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9336704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.347005                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.896222                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3790738                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       674784                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3828634                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32347                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       1010195                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       593260                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      22818343                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4608                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       1010195                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3981917                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         129872                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       296433                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3668009                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       250272                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      21999074                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           62                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        145221                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        73348                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     30808449                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    102565848                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    102565848                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18816032                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11992296                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3774                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1924                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           653182                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2046460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1057852                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11447                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       486970                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          20619063                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3793                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16373636                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28289                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      7087902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     21929905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9336704                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.753685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919559                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3336176     35.73%     35.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1956813     20.96%     56.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1362400     14.59%     71.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       883124      9.46%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       777905      8.33%     89.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       447652      4.79%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       400422      4.29%     98.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87457      0.94%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        84755      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9336704                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         123475     78.41%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17313     10.99%     89.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16693     10.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13673936     83.51%     83.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       217968      1.33%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1850      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1626616      9.93%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       853266      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16373636                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.625626                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             157481                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009618                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     42269745                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     27710890                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15912298                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16531117                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        23378                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       815208                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       278542                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       1010195                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          83331                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14284                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     20622862                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51819                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2046460                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1057852                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1915                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       139733                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       129519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       269252                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     16083171                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1517165                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       290464                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2345573                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2287141                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            828408                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.596787                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15924368                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15912298                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         10451172                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         29706970                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.579823                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351809                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10964389                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13499597                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      7123225                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3770                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       233372                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8326509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621279                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161105                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3289375     39.50%     39.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2307582     27.71%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       915555     11.00%     78.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       460150      5.53%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       429591      5.16%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       198178      2.38%     91.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       213917      2.57%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109589      1.32%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       402572      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8326509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10964389                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13499597                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2010548                       # Number of memory references committed
system.switch_cpus1.commit.loads              1231241                       # Number of loads committed
system.switch_cpus1.commit.membars               1878                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1949204                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12161173                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       278330                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       402572                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            28546577                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           42257021                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 735501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10964389                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13499597                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10964389                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.918629                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.918629                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.088579                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.088579                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        72212171                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       22075861                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       21002979                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3756                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                10072205                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3475038                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2830025                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       235082                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1431686                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1356666                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          367186                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10426                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3646133                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18968086                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3475038                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1723852                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4207586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1207318                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        932791                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1786292                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9756645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.404617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.292538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5549059     56.87%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          438040      4.49%     61.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          435624      4.46%     65.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          540568      5.54%     71.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          165585      1.70%     73.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          212748      2.18%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          176633      1.81%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          162984      1.67%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2075404     21.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9756645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.345013                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.883211                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3823058                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       903041                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          4022715                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        38045                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        969782                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       589020                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          331                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      22617378                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1932                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        969782                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3995786                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          69112                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       632784                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3885711                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       203467                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21847139                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        126586                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        54214                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     30679221                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    101797285                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    101797285                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19076276                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11602902                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4062                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2165                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           558230                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2022354                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1047761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9496                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       371225                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          20537594                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4077                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16547341                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        34223                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6825508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20638835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          213                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9756645                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.696007                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.899974                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3719271     38.12%     38.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1933481     19.82%     57.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1325346     13.58%     71.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       906770      9.29%     80.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       888110      9.10%     89.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       431727      4.42%     94.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       409046      4.19%     98.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65645      0.67%     99.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        77249      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9756645                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         105440     75.90%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17161     12.35%     88.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16314     11.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13832178     83.59%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       207402      1.25%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1892      0.01%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1639039      9.91%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       866830      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16547341                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.642872                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             138915                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008395                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     43024465                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     27367303                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16087752                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16686256                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20482                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       777596                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       257430                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        969782                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          43339                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5524                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     20541676                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        44701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2022354                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1047761                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2149                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4323                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       143374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       131658                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       275032                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16264028                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1529489                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       283313                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2368935                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2323223                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            839446                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.614744                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16106494                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16087752                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10449179                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         29488564                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.597242                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354347                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11096098                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13677924                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6863743                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3863                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       236809                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8786863                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.556633                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.138010                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3701244     42.12%     42.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2290076     26.06%     68.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       930509     10.59%     78.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       506320      5.76%     84.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       445938      5.08%     89.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       182825      2.08%     91.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       204876      2.33%     94.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       119863      1.36%     95.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       405212      4.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8786863                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11096098                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13677924                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2035065                       # Number of memory references committed
system.switch_cpus2.commit.loads              1244746                       # Number of loads committed
system.switch_cpus2.commit.membars               1920                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1984837                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12312944                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       282726                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       405212                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            28923136                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           42054111                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 315560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11096098                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13677924                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11096098                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.907725                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.907725                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.101655                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.101655                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        73002782                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22366451                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20889271                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3858                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                10072205                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3208142                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2612948                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215007                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1312750                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1239524                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          339329                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9493                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3202690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17724077                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3208142                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1578853                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3898713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1156882                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1021395                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1567954                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        91072                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9060740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.419833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.279179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5162027     56.97%     56.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          341802      3.77%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          275894      3.04%     63.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          668893      7.38%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          177970      1.96%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          241635      2.67%     75.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          168103      1.86%     77.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           98791      1.09%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1925625     21.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9060740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.318514                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.759702                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3342433                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1006917                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3749467                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24324                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        937589                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       544825                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21231994                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1675                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        937589                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3587766                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         176418                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       474967                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3523621                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       360370                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20479716                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          576                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        145492                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       116278                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           12                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     28637994                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     95624486                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     95624486                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17571628                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11066344                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4224                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2508                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1008050                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1924532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1000500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19503                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       297359                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19339460                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4231                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15346976                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        32426                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6656768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20477993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          731                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9060740                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.693788                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.891283                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3400055     37.53%     37.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1875562     20.70%     58.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1192965     13.17%     71.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       901803      9.95%     81.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       787919      8.70%     90.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       407434      4.50%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       349907      3.86%     98.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68973      0.76%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76122      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9060740                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          91537     69.90%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19535     14.92%     84.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19880     15.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12751342     83.09%     83.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       214316      1.40%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1712      0.01%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1535104     10.00%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       844502      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15346976                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.523696                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             130954                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008533                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39918071                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26000639                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14952979                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15477930                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58884                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       760213                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          435                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       253937                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        937589                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         120252                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9403                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19343696                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44097                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1924532                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1000500                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2486                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7364                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122737                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       252546                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15104148                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1438711                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       242827                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2260955                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2127187                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            822244                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.499587                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14963339                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14952979                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9725042                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27619956                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.484579                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352102                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10298150                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12657211                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6686577                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       218532                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8123151                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.558165                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.125510                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3372810     41.52%     41.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2150937     26.48%     68.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       869984     10.71%     78.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       500155      6.16%     84.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       396379      4.88%     89.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       165693      2.04%     91.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       194495      2.39%     94.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        96694      1.19%     95.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       376004      4.63%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8123151                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10298150                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12657211                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1910882                       # Number of memory references committed
system.switch_cpus3.commit.loads              1164319                       # Number of loads committed
system.switch_cpus3.commit.membars               1740                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1815486                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11408116                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258017                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       376004                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            27090753                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39625810                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1011465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10298150                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12657211                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10298150                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.978060                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.978060                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.022433                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.022433                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67961647                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20647382                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19582387                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3492                       # number of misc regfile writes
system.l20.replacements                          6019                       # number of replacements
system.l20.tagsinuse                       511.510413                       # Cycle average of tags in use
system.l20.total_refs                            2927                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6531                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.448170                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            6.380617                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.193589                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   464.715454                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            36.220754                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012462                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008191                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.907647                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.070744                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999044                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         1556                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   1560                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             809                       # number of Writeback hits
system.l20.Writeback_hits::total                  809                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           42                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   42                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         1598                       # number of demand (read+write) hits
system.l20.demand_hits::total                    1602                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         1598                       # number of overall hits
system.l20.overall_hits::total                   1602                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5939                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5983                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           23                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 23                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5962                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6006                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5962                       # number of overall misses
system.l20.overall_misses::total                 6006                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      8194375                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    988502233                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      996696608                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      4041110                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      4041110                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      8194375                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    992543343                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1000737718                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      8194375                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    992543343                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1000737718                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7495                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7543                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          809                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              809                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           65                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               65                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7560                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7608                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7560                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7608                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.792395                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.793186                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.353846                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.353846                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.788624                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.789432                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.788624                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.789432                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 186235.795455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166442.537969                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166588.100953                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 175700.434783                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 175700.434783                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 186235.795455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166478.252768                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166622.996670                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 186235.795455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166478.252768                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166622.996670                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 652                       # number of writebacks
system.l20.writebacks::total                      652                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5938                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5982                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           23                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            23                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5961                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6005                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5961                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6005                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      7692388                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    920763374                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    928455762                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      3779981                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      3779981                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      7692388                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    924543355                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    932235743                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      7692388                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    924543355                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    932235743                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.792262                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.793053                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.353846                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.353846                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.788492                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.789301                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.788492                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.789301                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       174827                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155062.878747                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155208.251755                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       164347                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       164347                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       174827                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155098.700721                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155243.254455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       174827                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155098.700721                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155243.254455                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3095                       # number of replacements
system.l21.tagsinuse                       511.403628                       # Cycle average of tags in use
system.l21.total_refs                            6039                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3607                       # Sample count of references to valid blocks.
system.l21.avg_refs                          1.674245                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            7.968327                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.938533                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   431.010522                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            67.486246                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.015563                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009646                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.841817                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.131809                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998835                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1700                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1702                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             983                       # number of Writeback hits
system.l21.Writeback_hits::total                  983                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1756                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1758                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1756                       # number of overall hits
system.l21.overall_hits::total                   1758                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3033                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3073                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3033                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3073                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3033                       # number of overall misses
system.l21.overall_misses::total                 3073                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7357630                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    434475297                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      441832927                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7357630                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    434475297                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       441832927                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7357630                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    434475297                       # number of overall miss cycles
system.l21.overall_miss_latency::total      441832927                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4733                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4775                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          983                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              983                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4789                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4831                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4789                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4831                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.640820                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.643560                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.633326                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.636100                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.633326                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.636100                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 183940.750000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 143249.356083                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 143779.019525                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 183940.750000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 143249.356083                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 143779.019525                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 183940.750000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 143249.356083                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 143779.019525                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 731                       # number of writebacks
system.l21.writebacks::total                      731                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3033                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3073                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3033                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3073                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3033                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3073                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6890215                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    398490658                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    405380873                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6890215                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    398490658                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    405380873                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6890215                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    398490658                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    405380873                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.640820                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.643560                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.633326                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.636100                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.633326                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.636100                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172255.375000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 131384.984504                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 131916.977872                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 172255.375000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 131384.984504                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 131916.977872                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 172255.375000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 131384.984504                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 131916.977872                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2553                       # number of replacements
system.l22.tagsinuse                       511.502352                       # Cycle average of tags in use
system.l22.total_refs                            6789                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3065                       # Sample count of references to valid blocks.
system.l22.avg_refs                          2.215008                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            9.652053                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.480620                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   412.907075                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            82.462603                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.018852                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.012657                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.806459                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.161060                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999028                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1703                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1704                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             898                       # number of Writeback hits
system.l22.Writeback_hits::total                  898                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           41                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1744                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1745                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1744                       # number of overall hits
system.l22.overall_hits::total                   1745                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2496                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2538                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2496                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2538                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2496                       # number of overall misses
system.l22.overall_misses::total                 2538                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     19213385                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    380928497                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      400141882                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     19213385                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    380928497                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       400141882                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     19213385                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    380928497                       # number of overall miss cycles
system.l22.overall_miss_latency::total      400141882                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4199                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4242                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          898                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              898                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4240                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4283                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4240                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4283                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.594427                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.598303                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.588679                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.592575                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.588679                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.592575                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 457461.547619                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 152615.583734                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 157660.315997                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 457461.547619                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 152615.583734                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 157660.315997                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 457461.547619                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 152615.583734                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 157660.315997                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 665                       # number of writebacks
system.l22.writebacks::total                      665                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2496                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2538                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2496                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2538                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2496                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2538                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     18735214                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    352503454                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    371238668                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     18735214                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    352503454                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    371238668                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     18735214                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    352503454                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    371238668                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.594427                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.598303                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.588679                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.592575                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.588679                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.592575                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 446076.523810                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 141227.345353                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 146272.130812                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 446076.523810                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 141227.345353                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 146272.130812                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 446076.523810                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 141227.345353                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 146272.130812                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4409                       # number of replacements
system.l23.tagsinuse                       511.525449                       # Cycle average of tags in use
system.l23.total_refs                            3962                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4921                       # Sample count of references to valid blocks.
system.l23.avg_refs                          0.805121                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks            9.984553                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.602673                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   461.396239                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            36.541983                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019501                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007036                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.901165                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.071371                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999073                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1542                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1543                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1760                       # number of Writeback hits
system.l23.Writeback_hits::total                 1760                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           56                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1598                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1599                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1598                       # number of overall hits
system.l23.overall_hits::total                   1599                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4334                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4376                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4337                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4379                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4337                       # number of overall misses
system.l23.overall_misses::total                 4379                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     12341370                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    655941511                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      668282881                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       579786                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       579786                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     12341370                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    656521297                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       668862667                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     12341370                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    656521297                       # number of overall miss cycles
system.l23.overall_miss_latency::total      668862667                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5876                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5919                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1760                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1760                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           59                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               59                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5935                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5978                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5935                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5978                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.737577                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.739314                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.050847                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.050847                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.730750                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.732519                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.730750                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.732519                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 293842.142857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151347.833641                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152715.466408                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       193262                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       193262                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 293842.142857                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151376.826608                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152743.244348                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 293842.142857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151376.826608                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152743.244348                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1405                       # number of writebacks
system.l23.writebacks::total                     1405                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4334                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4376                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4337                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4379                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4337                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4379                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     11865260                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    606450143                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    618315403                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       545717                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       545717                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     11865260                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    606995860                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    618861120                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     11865260                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    606995860                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    618861120                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.737577                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.739314                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.050847                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.050847                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.730750                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.732519                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.730750                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.732519                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 282506.190476                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139928.505538                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141296.938528                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 181905.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 181905.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 282506.190476                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139957.542080                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141324.759077                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 282506.190476                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139957.542080                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141324.759077                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               516.852382                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001628890                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1926209.403846                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    44.852382                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.071879                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.828289                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1620163                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1620163                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1620163                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1620163                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1620163                       # number of overall hits
system.cpu0.icache.overall_hits::total        1620163                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9945437                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9945437                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9945437                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9945437                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9945437                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9945437                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1620226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1620226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1620226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1620226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1620226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1620226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 157864.079365                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 157864.079365                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 157864.079365                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 157864.079365                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 157864.079365                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 157864.079365                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      8337297                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      8337297                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      8337297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      8337297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      8337297                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      8337297                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 173693.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 173693.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 173693.687500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 173693.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 173693.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 173693.687500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7560                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164578880                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7816                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21056.663255                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.446286                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.553714                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888462                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111538                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1084060                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1084060                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701543                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701543                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2449                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2449                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1785603                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1785603                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1785603                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1785603                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16518                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16518                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          237                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          237                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16755                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16755                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16755                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16755                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2312581271                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2312581271                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     21523120                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     21523120                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2334104391                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2334104391                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2334104391                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2334104391                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802358                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802358                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802358                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802358                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015008                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000338                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000338                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009296                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009296                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009296                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009296                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 140003.709347                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 140003.709347                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 90814.852321                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90814.852321                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139307.931423                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139307.931423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139307.931423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139307.931423                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          809                       # number of writebacks
system.cpu0.dcache.writebacks::total              809                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9023                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9023                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          172                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          172                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9195                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9195                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9195                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9195                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7495                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7495                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           65                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7560                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7560                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7560                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7560                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1008558749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1008558749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4755209                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4755209                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1013313958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1013313958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1013313958                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1013313958                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006810                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006810                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000093                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004195                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004195                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004195                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004195                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134564.209340                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 134564.209340                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73157.061538                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73157.061538                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 134036.237831                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 134036.237831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 134036.237831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 134036.237831                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.899876                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999792069                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1983714.422619                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.899876                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062340                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.802724                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1766811                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1766811                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1766811                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1766811                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1766811                       # number of overall hits
system.cpu1.icache.overall_hits::total        1766811                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9840751                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9840751                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9840751                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9840751                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9840751                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9840751                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1766865                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1766865                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1766865                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1766865                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1766865                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1766865                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 182236.129630                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 182236.129630                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 182236.129630                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 182236.129630                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 182236.129630                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 182236.129630                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7480245                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7480245                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7480245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7480245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7480245                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7480245                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 178101.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 178101.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 178101.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 178101.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 178101.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 178101.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4789                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153211361                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5045                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              30368.951635                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.382822                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.617178                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.876495                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.123505                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1186853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1186853                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       775350                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        775350                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1879                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1879                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1878                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1878                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1962203                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1962203                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1962203                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1962203                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12823                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12823                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          179                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          179                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13002                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13002                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13002                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13002                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1539551908                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1539551908                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5443510                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5443510                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1544995418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1544995418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1544995418                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1544995418                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1199676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1199676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       775529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       775529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1878                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1878                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1975205                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1975205                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1975205                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1975205                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010689                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010689                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006583                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006583                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006583                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120061.756843                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120061.756843                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 30410.670391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 30410.670391                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118827.520228                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118827.520228                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118827.520228                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118827.520228                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          983                       # number of writebacks
system.cpu1.dcache.writebacks::total              983                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8090                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8090                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8213                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8213                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8213                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8213                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4733                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4733                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4789                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4789                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4789                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4789                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    453005662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    453005662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1140162                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1140162                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    454145824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    454145824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    454145824                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    454145824                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002425                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002425                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002425                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002425                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95712.161842                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95712.161842                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20360.035714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20360.035714                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94831.034454                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94831.034454                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94831.034454                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94831.034454                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               507.106305                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1003101803                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1963017.227006                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.106305                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062670                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.812670                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1786234                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1786234                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1786234                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1786234                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1786234                       # number of overall hits
system.cpu2.icache.overall_hits::total        1786234                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     30678967                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     30678967                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     30678967                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     30678967                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     30678967                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     30678967                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1786292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1786292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1786292                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1786292                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1786292                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1786292                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 528947.706897                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 528947.706897                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 528947.706897                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 528947.706897                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 528947.706897                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 528947.706897                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     19391297                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19391297                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     19391297                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19391297                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     19391297                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19391297                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 450960.395349                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 450960.395349                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 450960.395349                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 450960.395349                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 450960.395349                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 450960.395349                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4239                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148297432                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4495                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              32991.642269                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.289988                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.710012                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.860508                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.139492                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1198007                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1198007                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       786183                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        786183                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2092                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2092                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1929                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1929                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1984190                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1984190                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1984190                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1984190                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9096                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9096                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          161                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9257                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9257                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9257                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9257                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    980866751                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    980866751                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4818958                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4818958                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    985685709                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    985685709                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    985685709                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    985685709                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1207103                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1207103                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       786344                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       786344                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1929                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1929                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1993447                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1993447                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1993447                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1993447                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007535                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007535                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004644                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004644                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004644                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004644                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107834.955035                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107834.955035                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 29931.416149                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 29931.416149                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 106480.037701                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 106480.037701                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 106480.037701                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 106480.037701                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          898                       # number of writebacks
system.cpu2.dcache.writebacks::total              898                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4897                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4897                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5017                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5017                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5017                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5017                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4199                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4199                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4240                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4240                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4240                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4240                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    399704982                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    399704982                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       797160                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       797160                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    400502142                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    400502142                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    400502142                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    400502142                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003479                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003479                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002127                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002127                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002127                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002127                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95190.517266                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95190.517266                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 19442.926829                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 19442.926829                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94458.052358                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94458.052358                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94458.052358                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94458.052358                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               514.202965                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999752868                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1933757.965184                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.202965                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064428                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.824043                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1567895                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1567895                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1567895                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1567895                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1567895                       # number of overall hits
system.cpu3.icache.overall_hits::total        1567895                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           59                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           59                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           59                       # number of overall misses
system.cpu3.icache.overall_misses::total           59                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     18256847                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     18256847                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     18256847                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     18256847                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     18256847                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     18256847                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1567954                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1567954                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1567954                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1567954                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1567954                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1567954                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 309438.084746                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 309438.084746                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 309438.084746                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 309438.084746                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 309438.084746                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 309438.084746                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     12435255                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12435255                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     12435255                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12435255                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     12435255                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12435255                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 289191.976744                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 289191.976744                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 289191.976744                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 289191.976744                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 289191.976744                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 289191.976744                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5935                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157475026                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6191                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              25436.121144                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.883035                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.116965                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882356                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117644                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1091254                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1091254                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       742298                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        742298                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1903                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1903                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1746                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1746                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1833552                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1833552                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1833552                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1833552                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16145                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16145                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          580                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          580                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16725                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16725                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16725                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16725                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2184528071                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2184528071                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     71923284                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     71923284                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2256451355                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2256451355                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2256451355                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2256451355                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1107399                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1107399                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       742878                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       742878                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1746                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1746                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1850277                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1850277                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1850277                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1850277                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014579                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014579                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000781                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000781                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009039                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009039                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009039                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009039                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 135306.786683                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 135306.786683                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 124005.662069                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 124005.662069                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 134914.879223                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 134914.879223                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 134914.879223                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 134914.879223                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1760                       # number of writebacks
system.cpu3.dcache.writebacks::total             1760                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10269                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10269                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          521                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          521                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10790                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10790                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10790                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10790                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5876                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5876                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5935                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5935                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5935                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5935                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    676455087                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    676455087                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1401397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1401397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    677856484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    677856484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    677856484                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    677856484                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005306                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005306                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003208                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003208                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003208                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003208                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 115121.696222                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115121.696222                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23752.491525                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23752.491525                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114213.392418                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114213.392418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114213.392418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114213.392418                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
