static int F_1 ( unsigned long V_1 )\r\n{\r\nint V_2 = 0 , V_3 ;\r\nV_3 = 16 ; if ( V_1 >> 16 == 0 ) V_3 = 0 ; V_2 += V_3 ; V_1 >>= V_3 ;\r\nV_3 = 8 ; if ( V_1 >> 8 == 0 ) V_3 = 0 ; V_2 += V_3 ; V_1 >>= V_3 ;\r\nV_3 = 4 ; if ( V_1 >> 4 == 0 ) V_3 = 0 ; V_2 += V_3 ; V_1 >>= V_3 ;\r\nV_3 = 2 ; if ( V_1 >> 2 == 0 ) V_3 = 0 ; V_2 += V_3 ; V_1 >>= V_3 ;\r\nV_3 = 1 ; if ( V_1 >> 1 == 0 ) V_3 = 0 ; V_2 += V_3 ;\r\nreturn V_2 ;\r\n}\r\nstatic void F_2 ( void )\r\n{\r\nint V_4 , V_5 ;\r\nT_1 V_6 , V_7 ;\r\nT_2 V_8 = F_3 () ;\r\nint V_9 =\r\n( F_4 ( V_8 ) == 0 ) ? V_10 : V_11 ;\r\nV_6 = F_5 ( V_12 ) ;\r\nV_7 = F_5 ( V_9 ) ;\r\nV_6 &= V_7 ;\r\nif ( ! V_6 )\r\nreturn;\r\nV_5 = F_1 ( V_6 ) ;\r\n#ifdef F_6\r\nif ( V_6 & ( 1UL << V_13 ) ) {\r\nF_7 ( V_13 ) ;\r\nF_8 () ;\r\n} else if ( V_6 & ( 1UL << V_14 ) ) {\r\nF_7 ( V_14 ) ;\r\nF_8 () ;\r\n} else if ( V_6 & ( 1UL << V_15 ) ) {\r\nF_7 ( V_15 ) ;\r\nF_9 () ;\r\n} else if ( V_6 & ( 1UL << V_16 ) ) {\r\nF_7 ( V_16 ) ;\r\nF_9 () ;\r\n} else\r\n#endif\r\n{\r\nstruct V_17 * V_18 = V_19 [ V_8 ] . V_20 ;\r\nV_4 = V_18 -> V_21 [ V_5 ] ;\r\nF_10 ( V_4 ) ;\r\n}\r\nF_5 ( V_12 ) ;\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nint V_4 , V_5 ;\r\nT_1 V_22 , V_23 ;\r\nT_2 V_8 = F_3 () ;\r\nint V_24 = ( F_4 ( V_8 ) == 0 ) ? V_25 : V_26 ;\r\nstruct V_17 * V_18 = V_19 [ V_8 ] . V_20 ;\r\nV_22 = F_5 ( V_27 ) ;\r\nV_23 = F_5 ( V_24 ) ;\r\nV_22 &= V_23 ;\r\nif ( ! V_22 )\r\nreturn;\r\nV_5 = F_1 ( V_22 ) ;\r\nV_4 = V_18 -> V_21 [ V_5 ] ;\r\nF_7 ( V_5 ) ;\r\nF_10 ( V_4 ) ;\r\nF_5 ( V_27 ) ;\r\n}\r\nstatic void F_12 ( void )\r\n{\r\nF_13 ( L_1 , F_3 () ) ;\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nF_13 ( L_2 , F_3 () ) ;\r\n}\r\nT_3 void F_15 ( void )\r\n{\r\nunsigned long V_28 = F_16 () & F_17 () ;\r\nextern unsigned int V_29 ;\r\nif ( V_28 & V_30 )\r\nF_10 ( V_29 ) ;\r\nelse if ( V_28 & V_31 )\r\nF_2 () ;\r\nelse if ( V_28 & V_32 )\r\nF_11 () ;\r\nelse if ( V_28 & V_33 )\r\nF_12 () ;\r\nelse if ( V_28 & V_34 )\r\nF_14 () ;\r\n}\r\nvoid T_4 F_18 ( void )\r\n{\r\n}\r\nvoid F_19 ( void )\r\n{\r\nint V_35 = F_5 ( V_36 ) ;\r\nint V_8 = F_3 () ;\r\nstruct V_17 * V_18 = V_19 [ V_8 ] . V_20 ;\r\nstruct V_37 * V_38 = V_37 ( F_20 ( V_8 ) ) ;\r\nint V_39 , V_40 ;\r\nV_39 = V_13 + V_35 ;\r\nF_21 ( V_39 , V_38 -> V_41 ) ;\r\nF_21 ( V_39 , V_18 -> V_42 ) ;\r\nF_7 ( V_39 ) ;\r\nV_40 = V_15 + V_35 ;\r\nF_21 ( V_40 , V_38 -> V_41 ) ;\r\nF_21 ( V_40 , V_18 -> V_42 ) ;\r\nF_7 ( V_40 ) ;\r\nif ( V_35 == 0 ) {\r\nF_22 ( V_10 , V_18 -> V_42 [ 0 ] ) ;\r\nF_22 ( V_25 , V_18 -> V_42 [ 1 ] ) ;\r\n} else {\r\nF_22 ( V_11 , V_18 -> V_42 [ 0 ] ) ;\r\nF_22 ( V_26 , V_18 -> V_42 [ 1 ] ) ;\r\n}\r\n}
