#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Aug 24 18:08:09 2025
# Process ID: 12908
# Current directory: C:/Vivado_Projects/zed_hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14148 C:\Vivado_Projects\zed_hdmi\zed_hdmi.xpr
# Log file: C:/Vivado_Projects/zed_hdmi/vivado.log
# Journal file: C:/Vivado_Projects/zed_hdmi\vivado.jou
# Running On        :Saurav
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :13th Gen Intel(R) Core(TM) i5-13450HX
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :16
# Host memory       :16873 MB
# Swap memory       :16873 MB
# Total Virtual     :33747 MB
# Available Virtual :21449 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Vivado_Projects/zed_hdmi/zed_hdmi.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Dr. Kunal Singh/zed_hdmi' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Vivado_Projects/Documents/user_ips_vivado', nor could it be found using path 'C:/Users/Dr. Kunal Singh/Documents/user_ips_vivado'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Vivado_Projects/Documents/transfer/cresample.v', nor could it be found using path 'C:/Users/Dr. Kunal Singh/Documents/transfer/cresample.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Vivado_Projects/Documents/transfer/fft_ver2.v', nor could it be found using path 'C:/Users/Dr. Kunal Singh/Documents/transfer/fft_ver2.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Vivado_Projects/Documents/transfer/sampler.v', nor could it be found using path 'C:/Users/Dr. Kunal Singh/Documents/transfer/sampler.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Vivado_Projects/Documents/transfer/unit.v', nor could it be found using path 'C:/Users/Dr. Kunal Singh/Documents/transfer/unit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Vivado_Projects/Documents/transfer/top.v', nor could it be found using path 'C:/Users/Dr. Kunal Singh/Documents/transfer/top.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Vivado_Projects/Documents/twiddle_rom_init.coe', nor could it be found using path 'C:/Users/Dr. Kunal Singh/Documents/twiddle_rom_init.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Vivado_Projects/Documents/system_constr.xdc', nor could it be found using path 'C:/Users/Dr. Kunal Singh/Documents/system_constr.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_Projects/Documents/user_ips_vivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'xadc_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_2' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_2' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_zed_hdmi_out_0_0
design_1_clk_wiz_0_0
design_1_axi_smc_0
design_1_v_axi4s_vid_out_0_0
design_1_axi_iic_0_0
design_1_xlconstant_0_0
design_1_v_tc_0_0
design_1_rst_clk_wiz_0_148M_0
design_1_processing_system7_0_0
design_1_axi_vdma_0_0
design_1_ps7_0_axi_periph_0
design_1_xlconstant_1_0
design_1_v_rgb2ycrcb_0_0
design_1_axi_bram_ctrl_0_0
design_1_xbar_0
design_1_blk_mem_gen_0_0
design_1_auto_pc_1
design_1_auto_pc_0
design_1_auto_pc_2

INFO: [Project 1-230] Project 'zed_hdmi.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.582 ; gain = 0.000
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'xadc_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'xadc_wiz_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/xadc_wiz_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.gen/sources_1/ip/xadc_wiz_0'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_2' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_2' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'blk_mem_gen_2.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_2'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.gen/sources_1/ip/blk_mem_gen_2'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'blk_mem_gen_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.gen/sources_1/ip/blk_mem_gen_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_clk_wiz_0_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'design_1_clk_wiz_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'unset' and the board 'em.avnet.com:zed:part0:1.4' used to customize the IP 'design_1_clk_wiz_0_0' do not match.
INFO: [BD 41-2710] Migrated 'design_1_clk_wiz_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_v_axi4s_vid_out_0_0' is locked:
* IP definition 'AXI4-Stream to Video Out (4.0)' for IP 'design_1_v_axi4s_vid_out_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_v_axi4s_vid_out_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_v_tc_0_0' is locked:
* IP definition 'Video Timing Controller (6.1)' for IP 'design_1_v_tc_0_0' (customized with software release 2018.2) has a newer minor version in the IP Catalog. * IP definition 'Video Timing Controller (6.1)' for IP 'design_1_v_tc_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_v_tc_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_clk_wiz_0_148M_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'design_1_rst_clk_wiz_0_148M_0' (customized with software release 2018.2) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'unset' and the board 'em.avnet.com:zed:part0:1.4' used to customize the IP 'design_1_rst_clk_wiz_0_148M_0' do not match.
INFO: [BD 41-2710] Migrated 'design_1_rst_clk_wiz_0_148M_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_148M_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_148M_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_xlconstant_0_0' is locked:
* IP definition 'Constant (1.1)' for IP 'design_1_xlconstant_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_xlconstant_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'em.avnet.com:zed:part0:1.4' used to customize the IP 'design_1_processing_system7_0_0' do not match.
INFO: [BD 41-2710] Migrated 'design_1_processing_system7_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_vdma_0_0' is locked:
* IP definition 'AXI Video Direct Memory Access (6.3)' for IP 'design_1_axi_vdma_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_axi_vdma_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_ps7_0_axi_periph_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'design_1_ps7_0_axi_periph_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_ps7_0_axi_periph_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_afc3_s00a2s_0' is locked:
* IP definition 'SmartConnect AXI2SC Bridge (1.0)' for IP 'bd_afc3_s00a2s_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_afc3_m00s2a_0' is locked:
* IP definition 'SmartConnect SC2AXI Bridge (1.0)' for IP 'bd_afc3_m00s2a_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_afc3_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_afc3_m00e_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_afc3_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_afc3_sarn_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_afc3_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_afc3_srn_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_afc3_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_afc3_s00mmu_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_afc3_s00tr_0' is locked:
* IP definition 'SC TRANSACTION_REGULATOR (1.0)' for IP 'bd_afc3_s00tr_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_afc3_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_afc3_s00sic_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_afc3_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_afc3_one_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_afc3_psr_aclk_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'bd_afc3_psr_aclk_0' (customized with software release 2018.2) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'unset' and the board 'em.avnet.com:zed:part0:1.4' used to customize the IP 'bd_afc3_psr_aclk_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_smc_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'design_1_axi_smc_0' (customized with software release 2018.2) has a different revision in the IP Catalog. * IP 'design_1_axi_smc_0' contains one or more locked subcores.
INFO: [BD 41-2710] Migrated 'design_1_axi_smc_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_zed_hdmi_out_0_0' is locked:
* IP definition 'zed_hdmi_out (2.0)' for IP 'design_1_zed_hdmi_out_0_0' (customized with software release 2018.2) was not found in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_zed_hdmi_out_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_zed_hdmi_out_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_zed_hdmi_out_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_xlconstant_1_0' is locked:
* IP definition 'Constant (1.1)' for IP 'design_1_xlconstant_1_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_xlconstant_1_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_v_rgb2ycrcb_0_0' is locked:
* IP definition 'v_rgb2ycrcb (7.1)' for IP 'design_1_v_rgb2ycrcb_0_0' (customized with software release 2018.2) was not found in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_v_rgb2ycrcb_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0'.
WARNING: [IP_Flow 19-3571] IP 'design_1_c_rsample_0_0' is restricted:
* Module reference is stale and needs refreshing.
INFO: [BD 41-2710] Migrated 'design_1_c_rsample_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_c_rsample_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_c_rsample_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_iic_0_0' is locked:
* IP definition 'AXI IIC (2.0)' for IP 'design_1_axi_iic_0_0' (customized with software release 2018.2) has a newer minor version in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_axi_iic_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_bram_ctrl_0_0' is locked:
* IP definition 'AXI BRAM Controller (4.0)' for IP 'design_1_axi_bram_ctrl_0_0' (customized with software release 2018.2) has a newer minor version in the IP Catalog. * IP definition 'AXI BRAM Controller (4.0)' for IP 'design_1_axi_bram_ctrl_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_axi_bram_ctrl_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0'.
WARNING: [IP_Flow 19-3571] IP 'design_1_top_0_1' is restricted:
* Module reference is stale and needs refreshing.
INFO: [BD 41-2710] Migrated 'design_1_top_0_1.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_top_0_1'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_top_0_1'.
WARNING: [IP_Flow 19-2162] IP 'design_1_blk_mem_gen_0_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'design_1_blk_mem_gen_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_blk_mem_gen_0_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'design_1_xbar_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_xbar_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_1' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'design_1_auto_pc_1' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_auto_pc_1.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1'.
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'design_1_auto_pc_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_auto_pc_0.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_2' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'design_1_auto_pc_2' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_auto_pc_2.xci'
  Source files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2'
  Output files are located in 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2'.
upgrade_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.582 ; gain = 0.000
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/transfer/cresample.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/transfer/fft_ver2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/transfer/sampler.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/transfer/top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/transfer/unit.v] -no_script -reset -force -quiet
remove_files  {C:/Vivado_Projects/Documents/transfer/cresample.v C:/Vivado_Projects/Documents/transfer/fft_ver2.v C:/Vivado_Projects/Documents/transfer/sampler.v C:/Vivado_Projects/Documents/transfer/top.v C:/Vivado_Projects/Documents/transfer/unit.v}
export_ip_user_files -of_objects  [get_files c:/Vivado_Projects/Documents/twiddle_rom_init.coe] -no_script -reset -force -quiet
remove_files  c:/Vivado_Projects/Documents/twiddle_rom_init.coe
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/system_constr.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Vivado_Projects/Documents/system_constr.xdc
add_files -norecurse -scan_for_includes {C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/imports/new/unit.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/sampler.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/cresample.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/imports/new/fft_ver2.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/top.v}
import_files -norecurse {C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/imports/new/unit.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/sampler.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/cresample.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/imports/new/fft_ver2.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/top.v}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/constrs_1/new/system_constr.xdc
import_files -fileset constrs_1 C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/constrs_1/new/system_constr.xdc
report_ip_status -name ip_status 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Vivado_Projects/ipcores [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ipcores'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ipcores'.
report_ip_status -name ip_status 
set_property USER_LOCKED 1 [get_ips design_1_v_rgb2ycrcb_0_0]
upgrade_ip [get_ips  {blk_mem_gen_0 blk_mem_gen_2 xadc_wiz_0 design_1_processing_system7_0_0 design_1_v_tc_0_0 design_1_v_axi4s_vid_out_0_0 design_1_axi_smc_0 design_1_axi_iic_0_0 design_1_blk_mem_gen_0_0 design_1_xlconstant_1_0 design_1_axi_vdma_0_0 design_1_axi_bram_ctrl_0_0 design_1_clk_wiz_0_0 design_1_rst_clk_wiz_0_148M_0 design_1_xlconstant_0_0 design_1_ps7_0_axi_periph_0}] -log ip_upgrade.log
Upgrading 'blk_mem_gen_0'
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_0 (Block Memory Generator 8.4) from revision 1 to revision 8
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
Upgrading 'blk_mem_gen_2'
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_2'. No COE file loaded
. Restoring to an old valid value of 'false'
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_2 (Block Memory Generator 8.4) from revision 1 to revision 8
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_2'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'blk_mem_gen_2' has identified issues that may require user intervention. Please review the upgrade log 'c:/Vivado_Projects/zed_hdmi/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Reading block design file <C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_148M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- avnet:zedboard:zed_hdmi_out:2.0 - zed_hdmi_out_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding component instance block -- xilinx.com:module_ref:c_rsample:1.0 - c_rsample_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_video' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_video' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_video'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-11770] Clock interface 'aclk' has no FREQ_HZ parameter.
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:top:1.0 - top_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from block design file <C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ECC_TYPE' from '0' to 'Hamming' has been ignored for IP 'design_1_axi_bram_ctrl_0_0'
WARNING: [IP_Flow 19-3501] Upgraded design_1_axi_bram_ctrl_0_0 from AXI BRAM Controller 4.0 to AXI BRAM Controller 4.1, with warnings. Please review the message log.
INFO: [IP_Flow 19-1972] Upgraded design_1_axi_iic_0_0 from AXI IIC 2.0 to AXI IIC 2.1
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_smc_0 (AXI SmartConnect 1.0) from revision 9 to revision 23
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 5 to revision 19
INFO: [IP_Flow 19-3422] Upgraded design_1_blk_mem_gen_0_0 (Block Memory Generator 8.4) from revision 1 to revision 8
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [IP_Flow 19-3422] Upgraded design_1_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 1 to revision 14
WARNING: [PS7-6] The applied preset does not match with  board preset. You may not get expected settings for  board. The ZedBoard preset is designed for ZedBoard board.
INFO: [IP_Flow 19-3420] Updated design_1_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 18 to revision 32
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_clk_wiz_0_148M_0 (Processor System Reset 5.0) from revision 12 to revision 15
INFO: [IP_Flow 19-3422] Upgraded design_1_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 9 to revision 18
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fifo_read_level'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sof_state_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_v_axi4s_vid_out_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_HSTART' from '2008' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_HEND' from '2008' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VBLANK_HSTART' from '2008' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VBLANK_HEND' from '2008' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_HSTART' from '2008' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_HEND' from '2008' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VBLANK_HSTART' from '2008' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VBLANK_HEND' from '2008' to '1920' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3501] Upgraded design_1_v_tc_0_0 from Video Timing Controller 6.1 to Video Timing Controller 6.2, with warnings. Please review the message log.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sof_state'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_v_tc_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_0 (Constant 1.1) from revision 5 to revision 9
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_1_0 (Constant 1.1) from revision 5 to revision 9
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axi_bram_ctrl_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Vivado_Projects/zed_hdmi/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_v_axi4s_vid_out_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Vivado_Projects/zed_hdmi/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_v_tc_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Vivado_Projects/zed_hdmi/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [BD 41-1983] Skipping reset outputs for the ip v_rgb2ycrcb_0, which is locked by user.
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Upgrading 'xadc_wiz_0'
INFO: [IP_Flow 19-3422] Upgraded xadc_wiz_0 (XADC Wizard 3.3) from revision 5 to revision 10
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Vivado_Projects/zed_hdmi/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2244.293 ; gain = 156.477
export_ip_user_files -of_objects [get_ips {blk_mem_gen_0 blk_mem_gen_2 xadc_wiz_0 design_1_processing_system7_0_0 design_1_v_tc_0_0 design_1_v_axi4s_vid_out_0_0 design_1_axi_smc_0 design_1_axi_iic_0_0 design_1_blk_mem_gen_0_0 design_1_xlconstant_1_0 design_1_axi_vdma_0_0 design_1_axi_bram_ctrl_0_0 design_1_clk_wiz_0_0 design_1_rst_clk_wiz_0_148M_0 design_1_xlconstant_0_0 design_1_ps7_0_axi_periph_0}] -no_script -sync -force -quiet
update_module_reference [get_ips  design_1_top_0_1]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_0_1 to use current project options
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
generate_target all [get_files  C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /c_rsample_0/s_axis_video have been updated from connected ip, but BD cell '/c_rsample_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:Y_U_V_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_Y {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value Y} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_U {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value U} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_V {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value V} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}

Please resolve any mismatches by directly setting properties on BD cell </c_rsample_0> to completely resolve these warnings.
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_148M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
Exporting to file c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_rsample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2578.859 ; gain = 139.582
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_axi4s_vid_out_0_0
catch { config_ip_cache -export [get_ips -all design_1_v_tc_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_0_0
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_148M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_clk_wiz_0_148M_0
catch { config_ip_cache -export [get_ips -all design_1_axi_vdma_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
catch { config_ip_cache -export [get_ips -all design_1_zed_hdmi_out_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zed_hdmi_out_0_0
catch { config_ip_cache -export [get_ips -all design_1_v_rgb2ycrcb_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_rgb2ycrcb_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_iic_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_iic_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_bram_ctrl_0_0
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_blk_mem_gen_0_0
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
export_ip_user_files -of_objects [get_files C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_auto_pc_0_synth_1 design_1_auto_pc_1_synth_1 design_1_auto_pc_2_synth_1 design_1_axi_bram_ctrl_0_0_synth_1 design_1_axi_iic_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_axi_vdma_0_0_synth_1 design_1_blk_mem_gen_0_0_synth_1 design_1_c_rsample_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_rst_clk_wiz_0_148M_0_synth_1 design_1_top_0_1_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1 design_1_v_rgb2ycrcb_0_0_synth_1 design_1_v_tc_0_0_synth_1 design_1_xbar_0_synth_1 design_1_zed_hdmi_out_0_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_iic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_blk_mem_gen_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_clk_wiz_0_148M_0
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_rgb2ycrcb_0_0
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zed_hdmi_out_0_0
[Sun Aug 24 18:15:50 2025] Launched design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_2_synth_1, design_1_axi_bram_ctrl_0_0_synth_1, design_1_axi_iic_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_blk_mem_gen_0_0_synth_1, design_1_c_rsample_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rst_clk_wiz_0_148M_0_synth_1, design_1_top_0_1_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_rgb2ycrcb_0_0_synth_1, design_1_v_tc_0_0_synth_1, design_1_xbar_0_synth_1, design_1_zed_hdmi_out_0_0_synth_1...
Run output will be captured here:
design_1_auto_pc_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_2_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_axi_bram_ctrl_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_axi_bram_ctrl_0_0_synth_1/runme.log
design_1_axi_iic_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_axi_iic_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
design_1_c_rsample_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_c_rsample_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_clk_wiz_0_148M_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_rst_clk_wiz_0_148M_0_synth_1/runme.log
design_1_top_0_1_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_top_0_1_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_rgb2ycrcb_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_v_rgb2ycrcb_0_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_v_tc_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_xbar_0_synth_1/runme.log
design_1_zed_hdmi_out_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_zed_hdmi_out_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/sim_scripts -ip_user_files_dir C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files -ipstatic_source_dir C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/modelsim} {questa=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/questa} {riviera=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/riviera} {activehdl=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Saurav Kumar/Downloads/twiddle_rom_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../Users/Saurav Kumar/Downloads/twiddle_rom_init.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/Saurav Kumar/Downloads/twiddle_rom_init.coe} \
  CONFIG.Load_Init_File {true} \
] [get_ips blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Saurav Kumar/Downloads/twiddle_rom_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../Users/Saurav Kumar/Downloads/twiddle_rom_init.coe'
generate_target all [get_files  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_2'...
export_ip_user_files -of_objects [get_files c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/sim_scripts -ip_user_files_dir C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files -ipstatic_source_dir C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/modelsim} {questa=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/questa} {riviera=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/riviera} {activehdl=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Vivado_Projects/Documents/twiddle_rom_init.coe] -no_script -reset -force -quiet
remove_files  c:/Vivado_Projects/Documents/twiddle_rom_init.coe
reset_run synth_1
reset_run design_1_v_rgb2ycrcb_0_0_synth_1
reset_run design_1_top_0_1_synth_1
reset_run design_1_c_rsample_0_0_synth_1
reset_run design_1_zed_hdmi_out_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_rgb2ycrcb_0_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0.xci' in run design_1_v_rgb2ycrcb_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0.xci' in run design_1_v_rgb2ycrcb_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sun Aug 24 18:20:14 2025] Launched design_1_v_rgb2ycrcb_0_0_synth_1, design_1_c_rsample_0_0_synth_1, design_1_zed_hdmi_out_0_0_synth_1, design_1_top_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_v_rgb2ycrcb_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_v_rgb2ycrcb_0_0_synth_1/runme.log
design_1_c_rsample_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_c_rsample_0_0_synth_1/runme.log
design_1_zed_hdmi_out_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_zed_hdmi_out_0_0_synth_1/runme.log
design_1_top_0_1_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_top_0_1_synth_1/runme.log
synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/runme.log
[Sun Aug 24 18:20:15 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.1/data/embeddedsw) loading 0 seconds
ERROR: [Common 17-69] Command failed: Unable to get BIT file from implementation run. Please ensure implementation has been run all the way through Bitstream generation. Aborting write_hw_platform..
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins v_rgb2ycrcb_0/aclk]
disconnect_bd_net /xlconstant_0_dout [get_bd_pins v_rgb2ycrcb_0/aclken]
disconnect_bd_net /rst_clk_wiz_0_148M_peripheral_aresetn [get_bd_pins v_rgb2ycrcb_0/aresetn]
delete_bd_objs [get_bd_intf_nets v_rgb2ycrcb_0_video_out]
delete_bd_objs [get_bd_cells v_rgb2ycrcb_0]
file mkdir C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new
close [ open C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v w ]
add_files C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference rgb_to_ycrcb rgb_to_ycrcb_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_video' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_video' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_video'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-11770] Clock interface 'aclk' has no FREQ_HZ parameter.
set_property location {5 1667 -760} [get_bd_cells rgb_to_ycrcb_0]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins rgb_to_ycrcb_0/s_axis_video]
connect_bd_net [get_bd_pins rgb_to_ycrcb_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins rgb_to_ycrcb_0/aresetn] [get_bd_pins rst_clk_wiz_0_148M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins rgb_to_ycrcb_0/m_axis_video] [get_bd_intf_pins c_rsample_0/s_axis_video]
save_bd_design
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
save_bd_design
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_axi_smc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb_to_ycrcb_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0e321f27c8a6c920 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 0e321f27c8a6c920; cache size = 14.718 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0e321f27c8a6c920 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0e321f27c8a6c920; cache size = 14.718 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 46dc49aa399b4026 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 46dc49aa399b4026; cache size = 14.718 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a0241adc4f534d1f to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = a0241adc4f534d1f; cache size = 14.718 MB.
[Sun Aug 24 18:27:46 2025] Launched design_1_rgb_to_ycrcb_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_rgb_to_ycrcb_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_rgb_to_ycrcb_0_0_synth_1/runme.log
synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/runme.log
[Sun Aug 24 18:27:46 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2581.598 ; gain = 1.430
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:31]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'signed' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:31]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:31]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'signed' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:31]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:31]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'signed' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:31]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:31]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'signed' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:31]
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_rgb_to_ycrcb_0_0]
ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'rgb_to_ycrcb'.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "rgb_to_ycrcb" of HDL file "c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'rgb_to_ycrcb'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/design_1_wrapper.dcp to C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Aug 24 20:37:09 2025] Launched synth_1...
Run output will be captured here: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/runme.log
[Sun Aug 24 20:37:09 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:30]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'signed' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:30]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:30]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'signed' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:30]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:30]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'signed' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:30]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:30]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'signed' [C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v:30]
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_rgb_to_ycrcb_0_0]
ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'rgb_to_ycrcb'.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "rgb_to_ycrcb" of HDL file "c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'rgb_to_ycrcb'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Aug 24 21:28:32 2025] Launched synth_1...
Run output will be captured here: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/runme.log
[Sun Aug 24 21:28:32 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins rgb_to_ycrcb_0/aclk]
disconnect_bd_net /rst_clk_wiz_0_148M_peripheral_aresetn [get_bd_pins rgb_to_ycrcb_0/aresetn]
delete_bd_objs [get_bd_intf_nets rgb_to_ycrcb_0_m_axis_video]
delete_bd_objs [get_bd_cells rgb_to_ycrcb_0]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_proc_ss:2.3 v_proc_ss_0
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
deint_m_axi_mm_width = 128
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axi_mm/gpio_io_o> is being overridden by the user with net <net_reset_sel_axi_mm_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axi_mm/gpio_io_i> is being overridden by the user with net <net_reset_sel_axi_mm_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_o> is being overridden by the user with net <net_reset_sel_axis_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_i> is being overridden by the user with net <net_reset_sel_axis_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </deint_ss/m_axis_tuser> is being overridden by the user with net <net_deint_ss_m_axis_tuser>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </deint_cc/s_axis_tuser> is being overridden by the user with net <net_deint_concat_dout>. This pin will not be connected as a part of interface connection <S_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </deint_cc/m_axis_tuser> is being overridden by the user with net <net_deint_cc_m_axis_tuser>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </dint/s_axis_video_TUSER> is being overridden by the user with net <net_deint_tuser_tap_Dout>. This pin will not be connected as a part of interface connection <s_axis_video>.
1
true
true
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/axi_vdma/S_AXI_LITE/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
Slave segment '/csc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0001_0000 [ 64K ]>.
Slave segment '/dint/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0002_0000 [ 64K ]>.
Slave segment '/hcr/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0003_0000 [ 64K ]>.
Slave segment '/hsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0004_0000 [ 64K ]>.
Slave segment '/ltr/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0005_0000 [ 64K ]>.
Slave segment '/reset_sel_axi_mm/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0006_0000 [ 64K ]>.
Slave segment '/reset_sel_axis/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0007_0000 [ 64K ]>.
Slave segment '/vcr_i/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0008_0000 [ 64K ]>.
Slave segment '/vcr_o/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0009_0000 [ 64K ]>.
Slave segment '/video_router/xbar/S_AXI_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x000A_0000 [ 64K ]>.
Slave segment '/vsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x000B_0000 [ 64K ]>.
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2727.836 ; gain = 0.000
endgroup
set_property location {6 1931 -1150} [get_bd_cells v_proc_ss_0]
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
set_property -dict [list \
  CONFIG.C_COLORSPACE_SUPPORT {2} \
  CONFIG.C_MAX_COLS {1920} \
  CONFIG.C_MAX_DATA_WIDTH {8} \
  CONFIG.C_MAX_ROWS {1080} \
  CONFIG.C_SAMPLES_PER_CLK {1} \
  CONFIG.C_TOPOLOGY {3} \
] [get_bd_cells v_proc_ss_0]
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
3
true
true
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/csc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
set_property location {5 1731 -1019} [get_bd_cells v_proc_ss_0]
connect_bd_net [get_bd_pins v_proc_ss_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins v_proc_ss_0/aresetn] [get_bd_pins rst_clk_wiz_0_148M/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (148 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (148 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (148 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_proc_ss_0/s_axi_ctrl} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_proc_ss_0/s_axi_ctrl]
Slave segment '/v_proc_ss_0/s_axi_ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
connect_bd_intf_net [get_bd_intf_pins v_proc_ss_0/s_axis] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins v_proc_ss_0/m_axis] [get_bd_intf_pins c_rsample_0/s_axis_video]
save_bd_design
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ipcores'.
Exporting to file c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-1971] File named "sim/bd_d92b_csc_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
Exporting to file c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hw_handoff/design_1_v_proc_ss_0_0.hwh
Generated Hardware Definition File c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/synth/design_1_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_proc_ss_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
Exporting to file C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_proc_ss_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_d92b_csc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0e321f27c8a6c920 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 0e321f27c8a6c920; cache size = 14.718 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0e321f27c8a6c920 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0e321f27c8a6c920; cache size = 14.718 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 46dc49aa399b4026 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 46dc49aa399b4026; cache size = 14.718 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a0241adc4f534d1f to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = a0241adc4f534d1f; cache size = 14.718 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_proc_ss_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d92b_csc_0
[Sun Aug 24 23:29:05 2025] Launched design_1_xbar_0_synth_1, bd_d92b_csc_0_synth_1, design_1_v_proc_ss_0_0_synth_1, design_1_auto_pc_2_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_xbar_0_synth_1/runme.log
bd_d92b_csc_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/bd_d92b_csc_0_synth_1/runme.log
design_1_v_proc_ss_0_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_v_proc_ss_0_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_auto_pc_2_synth_1/runme.log
synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/runme.log
[Sun Aug 24 23:29:06 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:01:56 . Memory (MB): peak = 2730.273 ; gain = 2.438
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
INFO: [Vivado 12-5457] ref source:c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci
generate_target Simulation [get_files c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_0'...
INFO: [Vivado 12-5457] ref source:c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci
generate_target Simulation [get_files c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'blk_mem_gen_2'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
generate_target Simulation [get_files c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'design_1_wrapper'...
Converted RTL already exists. Skipping compile_c
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/zed_hdmi/zed_hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Vivado_Projects/zed_hdmi/zed_hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'design_1_wrapper'...
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_Projects/zed_hdmi/zed_hdmi.sim/sim_1/behav/xsim/twiddle_rom_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Vivado_Projects/zed_hdmi/zed_hdmi.sim/sim_1/behav/xsim/blk_mem_gen_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Vivado_Projects/zed_hdmi/zed_hdmi.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/zed_hdmi/zed_hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_17 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/imports/sources_1/new/cresample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_rsample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/imports/sources_1/imports/new/fft_ver2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ver2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/imports/sources_1/new/sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/imports/sources_1/imports/new/unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/imports/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_v_axi4s_vid_out_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_c_rsample_0_0/sim/design_1_c_rsample_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_c_rsample_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_top_0_1/sim/design_1_top_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_15SPJYW
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_XU9C55
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_14WQB4R
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_UYSKKA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_AXIvideo2MultiPixStream
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_Block_entry_split_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_Block_entry_split_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w8_d2_S
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w8_d3_S
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w8_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w8_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w8_d4_S
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w10_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w10_d3_S
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w10_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w11_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w11_d2_S
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w11_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w16_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w16_d3_S
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_fifo_w24_d16_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w24_d16_S
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_fifo_w24_d16_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_hls_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_hls_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mac_muladd_16s_8ns_22s_25_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_mac_muladd_16s_8ns_22s_25_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_mul_16s_8ns_24_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_mul_16s_8ns_24_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_MultiPixStream2AXIvideo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_MultiPixStream2AXIvideo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_reg_unsigned_short_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_reg_unsigned_short_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_regslice_both
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_v_csc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_v_csc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_d92b_csc_0_v_csc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0_v_csc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/sim/bd_d92b_csc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b_csc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/sim/bd_d92b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d92b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_proc_ss_0_0/sim/design_1_v_proc_ss_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_v_proc_ss_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_v_tc_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_148M_0/sim/design_1_rst_clk_wiz_0_148M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_clk_wiz_0_148M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_vdma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_afc3_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ipshared/2d46/hdl/vhdl/zed_hdmi_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zed_hdmi_out'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_zed_hdmi_out_0_0/sim/design_1_zed_hdmi_out_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_zed_hdmi_out_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_iic_0_0/sim/design_1_axi_iic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_iic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_bram_ctrl_0_0'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2814.188 ; gain = 0.574
INFO: [USF-XSim-69] 'compile' step finished in '45' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/zed_hdmi/zed_hdmi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_14 -L v_vid_in_axi4s_v4_0_11 -L v_axi4s_vid_out_v4_0_18 -L v_tc_v6_2_8 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L xlconstant_v1_1_9 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_10 -L lib_fifo_v1_0_19 -L lib_bmg_v1_0_17 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_33 -L axi_vdma_v6_3_19 -L smartconnect_v1_0 -L axi_register_slice_v2_1_31 -L interrupt_control_v3_1_5 -L axi_iic_v2_1_7 -L axi_bram_ctrl_v4_1_10 -L generic_baseblocks_v2_1_2 -L axi_data_fifo_v2_1_30 -L axi_crossbar_v2_1_32 -L v_csc_v1_1_11 -L axi_protocol_converter_v2_1_31 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_14 -L v_vid_in_axi4s_v4_0_11 -L v_axi4s_vid_out_v4_0_18 -L v_tc_v6_2_8 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L xlconstant_v1_1_9 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_10 -L lib_fifo_v1_0_19 -L lib_bmg_v1_0_17 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_33 -L axi_vdma_v6_3_19 -L smartconnect_v1_0 -L axi_register_slice_v2_1_31 -L interrupt_control_v3_1_5 -L axi_iic_v2_1_7 -L axi_bram_ctrl_v4_1_10 -L generic_baseblocks_v2_1_2 -L axi_data_fifo_v2_1_30 -L axi_crossbar_v2_1_32 -L v_csc_v1_1_11 -L axi_protocol_converter_v2_1_31 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <design_1_v_rgb2ycrcb_0_0> not found while processing module instance <v_rgb2ycrcb_0> [C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/sim/design_1.v:749]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2814.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado_Projects/zed_hdmi/zed_hdmi.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Vivado_Projects/zed_hdmi/zed_hdmi.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:22 . Memory (MB): peak = 2814.188 ; gain = 0.574
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
startgroup
endgroup
set_property location {1.5 429 -636} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins v_proc_ss_0/aclk]
disconnect_bd_net /rst_clk_wiz_0_148M_peripheral_aresetn [get_bd_pins v_proc_ss_0/aresetn]
delete_bd_objs [get_bd_intf_nets v_proc_ss_0_m_axis]
delete_bd_objs [get_bd_cells v_proc_ss_0]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
save_bd_design
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
ERROR: [Common 17-180] Spawn failed: No error
create_bd_cell -type module -reference rgb_to_ycrcb_corrected rgb_to_ycrcb_correct_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_video' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_video' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_video'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-11770] Clock interface 'aclk' has no FREQ_HZ parameter.
create_bd_cell -type module -reference rgb_to_ycrcb_corrected rgb_to_ycrcb_correct_1
set_property location {5 1962 -985} [get_bd_cells rgb_to_ycrcb_correct_1]
set_property location {6 2292 -976} [get_bd_cells rgb_to_ycrcb_correct_1]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins rgb_to_ycrcb_correct_1/s_axis_video]
connect_bd_net [get_bd_pins rgb_to_ycrcb_correct_1/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins rgb_to_ycrcb_correct_1/aresetn] [get_bd_pins rst_clk_wiz_0_148M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins rgb_to_ycrcb_correct_1/m_axis_video] [get_bd_intf_pins c_rsample_0/s_axis_video]
save_bd_design
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
ERROR: [Common 17-180] Spawn failed: No error
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M03_AXI'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/rgb_to_ycrcb_correct_0/aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M03_AXI'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/rgb_to_ycrcb_correct_0/aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_cells rgb_to_ycrcb_correct_0]
save_bd_design
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M03_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_clk_wiz_0_148M'
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2816.082 ; gain = 0.000
save_bd_design
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
ERROR: [Common 17-180] Spawn failed: No error
Exporting to file c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb_to_ycrcb_correct_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0e321f27c8a6c920 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 0e321f27c8a6c920; cache size = 23.071 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0e321f27c8a6c920 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0e321f27c8a6c920; cache size = 23.071 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 46dc49aa399b4026 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 46dc49aa399b4026; cache size = 23.071 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a0241adc4f534d1f to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = a0241adc4f534d1f; cache size = 23.071 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
[Mon Aug 25 08:34:08 2025] Launched design_1_xbar_0_synth_1, design_1_rgb_to_ycrcb_correct_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_xbar_0_synth_1/runme.log
design_1_rgb_to_ycrcb_correct_1_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_rgb_to_ycrcb_correct_1_0_synth_1/runme.log
synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/runme.log
[Mon Aug 25 08:34:08 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
ERROR: [Common 17-180] Spawn failed: No error
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins rgb_to_ycrcb_correct_1/aclk]
disconnect_bd_net /rst_clk_wiz_0_148M_peripheral_aresetn [get_bd_pins rgb_to_ycrcb_correct_1/aresetn]
delete_bd_objs [get_bd_intf_nets rgb_to_ycrcb_correct_1_m_axis_video]
delete_bd_objs [get_bd_cells rgb_to_ycrcb_correct_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
ERROR: [Common 17-180] Spawn failed: No error
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_proc_ss:2.3 v_proc_ss_0
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
deint_m_axi_mm_width = 128
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axi_mm/gpio_io_o> is being overridden by the user with net <net_reset_sel_axi_mm_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axi_mm/gpio_io_i> is being overridden by the user with net <net_reset_sel_axi_mm_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_o> is being overridden by the user with net <net_reset_sel_axis_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_i> is being overridden by the user with net <net_reset_sel_axis_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </deint_ss/m_axis_tuser> is being overridden by the user with net <net_deint_ss_m_axis_tuser>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </deint_cc/s_axis_tuser> is being overridden by the user with net <net_deint_concat_dout>. This pin will not be connected as a part of interface connection <S_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </deint_cc/m_axis_tuser> is being overridden by the user with net <net_deint_cc_m_axis_tuser>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </dint/s_axis_video_TUSER> is being overridden by the user with net <net_deint_tuser_tap_Dout>. This pin will not be connected as a part of interface connection <s_axis_video>.
1
true
true
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/axi_vdma/S_AXI_LITE/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
Slave segment '/csc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0001_0000 [ 64K ]>.
Slave segment '/dint/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0002_0000 [ 64K ]>.
Slave segment '/hcr/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0003_0000 [ 64K ]>.
Slave segment '/hsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0004_0000 [ 64K ]>.
Slave segment '/ltr/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0005_0000 [ 64K ]>.
Slave segment '/reset_sel_axi_mm/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0006_0000 [ 64K ]>.
Slave segment '/reset_sel_axis/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0007_0000 [ 64K ]>.
Slave segment '/vcr_i/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0008_0000 [ 64K ]>.
Slave segment '/vcr_o/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0009_0000 [ 64K ]>.
Slave segment '/video_router/xbar/S_AXI_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x000A_0000 [ 64K ]>.
Slave segment '/vsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x000B_0000 [ 64K ]>.
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2846.695 ; gain = 14.254
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {v_proc_ss_0}]
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
deint_m_axi_mm_width = 128
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axi_mm/gpio_io_o> is being overridden by the user with net <net_reset_sel_axi_mm_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axi_mm/gpio_io_i> is being overridden by the user with net <net_reset_sel_axi_mm_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_o> is being overridden by the user with net <net_reset_sel_axis_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_i> is being overridden by the user with net <net_reset_sel_axis_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </deint_ss/m_axis_tuser> is being overridden by the user with net <net_deint_ss_m_axis_tuser>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </deint_cc/s_axis_tuser> is being overridden by the user with net <net_deint_concat_dout>. This pin will not be connected as a part of interface connection <S_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </deint_cc/m_axis_tuser> is being overridden by the user with net <net_deint_cc_m_axis_tuser>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </dint/s_axis_video_TUSER> is being overridden by the user with net <net_deint_tuser_tap_Dout>. This pin will not be connected as a part of interface connection <s_axis_video>.
1
true
true
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/axi_vdma/S_AXI_LITE/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
Slave segment '/csc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0001_0000 [ 64K ]>.
Slave segment '/dint/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0002_0000 [ 64K ]>.
Slave segment '/hcr/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0003_0000 [ 64K ]>.
Slave segment '/hsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0004_0000 [ 64K ]>.
Slave segment '/ltr/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0005_0000 [ 64K ]>.
Slave segment '/reset_sel_axi_mm/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0006_0000 [ 64K ]>.
Slave segment '/reset_sel_axis/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0007_0000 [ 64K ]>.
Slave segment '/vcr_i/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0008_0000 [ 64K ]>.
Slave segment '/vcr_o/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0009_0000 [ 64K ]>.
Slave segment '/video_router/xbar/S_AXI_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x000A_0000 [ 64K ]>.
Slave segment '/vsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x000B_0000 [ 64K ]>.
set_property location {5 2077 -1020} [get_bd_cells v_proc_ss_1]
endgroup
delete_bd_objs [get_bd_cells v_proc_ss_0]
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
set_property -dict [list \
  CONFIG.C_COLORSPACE_SUPPORT {2} \
  CONFIG.C_CSC_ENABLE_WINDOW {false} \
  CONFIG.C_MAX_COLS {1920} \
  CONFIG.C_MAX_DATA_WIDTH {8} \
  CONFIG.C_MAX_ROWS {1080} \
  CONFIG.C_SAMPLES_PER_CLK {1} \
  CONFIG.C_TOPOLOGY {3} \
] [get_bd_cells v_proc_ss_1]
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
3
true
true
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/csc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
set_property location {6 2256 -1013} [get_bd_cells v_proc_ss_1]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins v_proc_ss_1/s_axis]
connect_bd_intf_net [get_bd_intf_pins v_proc_ss_1/m_axis] [get_bd_intf_pins c_rsample_0/s_axis_video]
connect_bd_net [get_bd_pins v_proc_ss_1/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins v_proc_ss_1/aresetn] [get_bd_pins rst_clk_wiz_0_148M/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (148 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (148 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (148 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_proc_ss_1/s_axi_ctrl} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_proc_ss_1/s_axi_ctrl]
Slave segment '/v_proc_ss_1/s_axi_ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
save_bd_design
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
save_bd_design
Wrote  : <C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ipcores'.
ERROR: [Common 17-180] Spawn failed: No error
Exporting to file c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-1971] File named "sim/bd_19ea_csc_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
Exporting to file c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/hw_handoff/design_1_v_proc_ss_0_1.hwh
Generated Hardware Definition File c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/synth/design_1_v_proc_ss_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_proc_ss_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
Exporting to file C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_proc_ss_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_19ea_csc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0e321f27c8a6c920 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 0e321f27c8a6c920; cache size = 25.243 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0e321f27c8a6c920 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/0/e/0e321f27c8a6c920/design_1_auto_pc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0e321f27c8a6c920; cache size = 25.243 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7174eaa15bc238cf to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/7/1/7174eaa15bc238cf/design_1_auto_pc_2.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/7/1/7174eaa15bc238cf/design_1_auto_pc_2_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/7/1/7174eaa15bc238cf/design_1_auto_pc_2_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/7/1/7174eaa15bc238cf/design_1_auto_pc_2_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/7/1/7174eaa15bc238cf/design_1_auto_pc_2_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 7174eaa15bc238cf; cache size = 25.243 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 46dc49aa399b4026 to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/4/6/46dc49aa399b4026/design_1_auto_pc_2_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 46dc49aa399b4026; cache size = 25.243 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a0241adc4f534d1f to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/a/0/a0241adc4f534d1f/design_1_axi_smc_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = a0241adc4f534d1f; cache size = 25.243 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_proc_ss_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 53276fc40e8db91d to dir: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/5/3/53276fc40e8db91d/design_1_xbar_0.dcp to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/5/3/53276fc40e8db91d/design_1_xbar_0_sim_netlist.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/5/3/53276fc40e8db91d/design_1_xbar_0_sim_netlist.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/5/3/53276fc40e8db91d/design_1_xbar_0_stub.v to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/ip/2024.1/5/3/53276fc40e8db91d/design_1_xbar_0_stub.vhdl to c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = 53276fc40e8db91d; cache size = 25.243 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_19ea_csc_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_proc_ss_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_19ea_csc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_proc_ss_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_19ea_csc_0
[Mon Aug 25 08:58:05 2025] Launched design_1_v_proc_ss_0_1_synth_1, bd_19ea_csc_0_synth_1, synth_1...
Run output will be captured here:
design_1_v_proc_ss_0_1_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/design_1_v_proc_ss_0_1_synth_1/runme.log
bd_19ea_csc_0_synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/bd_19ea_csc_0_synth_1/runme.log
synth_1: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/runme.log
[Mon Aug 25 08:58:06 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\new\rgb_to_ycrcb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\zed_hdmi\zed_hdmi.srcs\sources_1\imports\sources_1\new\cresample.v:]
ERROR: [Common 17-180] Spawn failed: No error
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
