// Seed: 3627155086
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input wand id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri0 id_10,
    input wor id_11,
    input tri0 id_12
    , id_18 = 1,
    output uwire id_13,
    input wire id_14,
    output tri1 id_15,
    input supply0 id_16
);
  assign id_13 = 1;
  assign id_13 = id_16;
  wire id_19;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output uwire id_2,
    output wire id_3,
    inout uwire id_4,
    output supply1 id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wand id_8,
    output supply0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    output tri id_12,
    output tri1 id_13,
    output wand id_14,
    input wand id_15,
    input uwire id_16,
    input wire id_17,
    input tri1 id_18,
    output wire id_19
);
  always id_7 = id_8 == !1;
  final begin
    id_5 = 1;
  end
  wire id_21;
  wire id_22;
  module_0(
      id_17,
      id_10,
      id_1,
      id_4,
      id_6,
      id_1,
      id_4,
      id_10,
      id_17,
      id_13,
      id_4,
      id_8,
      id_10,
      id_5,
      id_8,
      id_11,
      id_10
  );
endmodule
