Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4682e309e1a541558b70be6b9d098c3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys_sim_behav xil_defaultlib.basys_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DROut' [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:203]
WARNING: [VRFC 10-5021] port 'RST' is not connected on this instance [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'In1' [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'In1' [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'In2' [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DROut' [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DROut' [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:215]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DRIn' [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_clk
Compiling module xil_defaultlib.timeDiv
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.LeftShift_2
Compiling module xil_defaultlib.Mux_4
Compiling module xil_defaultlib.Dtrigger
Compiling module xil_defaultlib.NextStatus
Compiling module xil_defaultlib.CLU
Compiling module xil_defaultlib.Jump
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.SegLED
Compiling module xil_defaultlib.MUX_4_r
Compiling module xil_defaultlib.mux4_r2
Compiling module xil_defaultlib.basys3
Compiling module xil_defaultlib.basys_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys_sim_behav
