INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/verilog_language_feature_overview/verilog_language_feature_overview.srcs/sim_1/new/statements.sv" into library work
INFO: [VRFC 10-311] analyzing module statements
