# electronic_circuit
==湖南大学电子电路课程期末大实验==
CPU(verilog)for HNUer
