Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74b3967db03a491b8d6eaf222235c0fd --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot fulladder4bit_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.fulladder4bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "fulladder4bit_tb_time_impl.sdf", for root module "fulladder4bit_tb/FA".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "fulladder4bit_tb_time_impl.sdf", for root module "fulladder4bit_tb/FA".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.design_2_design_1_0_0_design_1_x...
Compiling module xil_defaultlib.design_2_design_1_0_0_design_1_x...
Compiling module xil_defaultlib.design_2_design_1_0_0_design_1_x...
Compiling module xil_defaultlib.design_2_design_1_0_0_design_1_x...
Compiling module xil_defaultlib.design_2_design_1_0_0_design_1_x...
Compiling module xil_defaultlib.design_2_design_1_0_0_design_1
Compiling module xil_defaultlib.design_2_design_1_0_0
Compiling module xil_defaultlib.design_2_design_1_1_0__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_0__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_0__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_0__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_0__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_0__design_1
Compiling module xil_defaultlib.design_2_design_1_1_0
Compiling module xil_defaultlib.design_2_design_1_1_1__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_1__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_1__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_1__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_1__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_1__design_1
Compiling module xil_defaultlib.design_2_design_1_1_1
Compiling module xil_defaultlib.design_2_design_1_1_2__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_2__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_2__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_2__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_2__design_1_...
Compiling module xil_defaultlib.design_2_design_1_1_2__design_1
Compiling module xil_defaultlib.design_2_design_1_1_2
Compiling module xil_defaultlib.design_2_xup_xor2_0_0
Compiling module xil_defaultlib.design_2_xup_xor2_0_1
Compiling module xil_defaultlib.design_2_xup_xor2_0_2
Compiling module xil_defaultlib.design_2_xup_xor2_0_3
Compiling module xil_defaultlib.design_2_xup_xor2_0_4
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.fulladder4bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder4bit_tb_time_impl
