
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU, prioritize clean lines

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................................
CYCLE =   50M [ INST:    77M    78M    77M    77M ]
	progress: ................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	20.2994
SIM_TIME_IN_MEM         	69.0082
SYS_CYCLES              	65682542

CORE_0_INST             	100000002
CORE_0_IPC              	1.52247
CORE_0_MISSES           	586170
CORE_0_ACCESSES         	3159433
CORE_0_MPKI             	5.8617
CORE_0_APKI             	31.5943

CORE_1_INST             	101458527
CORE_1_IPC              	1.54468
CORE_1_MISSES           	569391
CORE_1_ACCESSES         	3204603
CORE_1_MPKI             	5.61206
CORE_1_APKI             	31.5853

CORE_2_INST             	100156877
CORE_2_IPC              	1.52486
CORE_2_MISSES           	586794
CORE_2_ACCESSES         	3164691
CORE_2_MPKI             	5.85875
CORE_2_APKI             	31.5973

CORE_3_INST             	100760778
CORE_3_IPC              	1.53406
CORE_3_MISSES           	582492
CORE_3_ACCESSES         	3183369
CORE_3_MPKI             	5.78094
CORE_3_APKI             	31.5933

LLC_MISSES              	2324847
LLC_ACCESSES            	12712096
LLC_MISS_RATE           	18.2885
LLC_LRU_WB_AVOIDED      	1557397

LLC_MISS_PENALTY        	279.045

OS_MAPPED_PAGES         	13700
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	0

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =        22496   # ACTs Counter
acts.0.7.1                     =        27210   # ACTs Counter
acts.0.7.0                     =        30419   # ACTs Counter
acts.0.6.2                     =        30584   # ACTs Counter
acts.0.6.1                     =        31953   # ACTs Counter
acts.0.5.2                     =        24519   # ACTs Counter
acts.0.5.1                     =        36465   # ACTs Counter
acts.0.4.3                     =        20348   # ACTs Counter
acts.0.4.2                     =        27043   # ACTs Counter
acts.0.4.1                     =        22675   # ACTs Counter
acts.0.4.0                     =        24341   # ACTs Counter
acts.0.3.3                     =        26980   # ACTs Counter
acts.0.3.1                     =        31521   # ACTs Counter
acts.0.3.0                     =        35784   # ACTs Counter
acts.0.2.3                     =        40546   # ACTs Counter
acts.0.2.2                     =        41345   # ACTs Counter
num_ondemand_pres              =       796964   # Number of ondemend PRE commands
num_pre_cmds                   =       920640   # Number of PRE commands
num_act_cmds                   =       920671   # Number of ACT commands
num_write_row_hits             =        13133   # Number of write row buffer hits
num_writes_done                =       317628   # Number of read requests issued
acts.0.5.0                     =        26273   # ACTs Counter
num_read_cmds                  =      1150209   # Number of READ/READP commands
num_refab_cmds                 =         4196   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =        19812   # ACTs Counter
acts.0.1.2                     =        26030   # ACTs Counter
num_read_row_hits              =       365793   # Number of read row buffer hits
num_reads_done                 =      1150209   # Number of read requests issued
acts.0.7.2                     =        27671   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =        21277   # ACTs Counter
acts.0.2.1                     =        31120   # ACTs Counter
num_write_cmds                 =       144046   # Number of WRITE/WRITEP commands
acts.0.0.0                     =        24696   # ACTs Counter
num_cycles                     =     39409526   # Number of DRAM cycles
acts.0.5.3                     =        31686   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =        26088   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =        21777   # ACTs Counter
acts.0.0.2                     =        23444   # ACTs Counter
acts.0.1.0                     =        36768   # ACTs Counter
acts.0.0.1                     =        38391   # ACTs Counter
acts.0.1.1                     =        24780   # ACTs Counter
acts.0.2.0                     =        25409   # ACTs Counter
acts.0.1.3                     =        41220   # ACTs Counter
rank_active_cycles.0           =     35074531   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =      4334995   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      2128465   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =         9238   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =         5131   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =         3695   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =          885   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =          145   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =          167   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =          145   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =           94   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =           76   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          197   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =          110   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            4   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       824822   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =       161442   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        97650   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        74589   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        62441   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        50539   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        70184   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        20627   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        15979   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        13865   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        75700   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =          152   # Write cmd latency (cycles)
write_latency[60-79]           =          144   # Write cmd latency (cycles)
write_latency[80-99]           =          414   # Write cmd latency (cycles)
write_latency[100-119]         =          557   # Write cmd latency (cycles)
write_latency[120-139]         =          847   # Write cmd latency (cycles)
write_latency[140-159]         =         1427   # Write cmd latency (cycles)
write_latency[160-179]         =         1158   # Write cmd latency (cycles)
write_latency[180-199]         =          884   # Write cmd latency (cycles)
write_latency[200-]            =       138463   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =       219356   # Read request latency (cycles)
read_latency[60-79]            =         7386   # Read request latency (cycles)
read_latency[80-99]            =        75629   # Read request latency (cycles)
read_latency[100-119]          =        16940   # Read request latency (cycles)
read_latency[120-139]          =       380013   # Read request latency (cycles)
read_latency[140-159]          =       149062   # Read request latency (cycles)
read_latency[160-179]          =        60057   # Read request latency (cycles)
read_latency[180-199]          =        36979   # Read request latency (cycles)
read_latency[200-]             =       204787   # Read request latency (cycles)
refab_energy                   =  7.84814e+09   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.08415e+09   # Write energy
read_energy                    =   1.0247e+10   # Read energy
act_energy                     =  1.04736e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  1.53979e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  1.75092e+10   # Active standby energy rank.0
average_read_latency           =      168.133   # Average read request latency (cycles)
average_interarrival           =      26.8486   # Average request interarrival latency (cycles)
total_energy                   =  4.08537e+10   # Total energy (pJ)
average_power                  =      1036.64   # Average power (mW)
average_bandwidth              =      5.73011   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =        49629   # ACTs Counter
acts.0.7.1                     =        31722   # ACTs Counter
acts.0.7.0                     =        25297   # ACTs Counter
acts.0.6.2                     =        26164   # ACTs Counter
acts.0.6.1                     =        25502   # ACTs Counter
acts.0.5.2                     =        38415   # ACTs Counter
acts.0.5.1                     =        20320   # ACTs Counter
acts.0.4.3                     =        25444   # ACTs Counter
acts.0.4.2                     =        14617   # ACTs Counter
acts.0.4.1                     =        22668   # ACTs Counter
acts.0.4.0                     =        17925   # ACTs Counter
acts.0.3.3                     =        28917   # ACTs Counter
acts.0.3.1                     =        22941   # ACTs Counter
acts.0.3.0                     =        21311   # ACTs Counter
acts.0.2.3                     =        43613   # ACTs Counter
acts.0.2.2                     =        32595   # ACTs Counter
num_ondemand_pres              =       760232   # Number of ondemend PRE commands
num_pre_cmds                   =       883938   # Number of PRE commands
num_act_cmds                   =       883970   # Number of ACT commands
num_write_row_hits             =        13734   # Number of write row buffer hits
num_writes_done                =       318674   # Number of read requests issued
acts.0.5.0                     =        22011   # ACTs Counter
num_read_cmds                  =      1115925   # Number of READ/READP commands
num_refab_cmds                 =         4196   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =        20255   # ACTs Counter
acts.0.1.2                     =        17300   # ACTs Counter
num_read_row_hits              =       369085   # Number of read row buffer hits
num_reads_done                 =      1115922   # Number of read requests issued
acts.0.7.2                     =        34884   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =        24024   # ACTs Counter
acts.0.2.1                     =        24656   # ACTs Counter
num_write_cmds                 =       145812   # Number of WRITE/WRITEP commands
acts.0.0.0                     =        29725   # ACTs Counter
num_cycles                     =     39409526   # Number of DRAM cycles
acts.0.5.3                     =        28623   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =        28711   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =        22039   # ACTs Counter
acts.0.0.2                     =        19630   # ACTs Counter
acts.0.1.0                     =        31256   # ACTs Counter
acts.0.0.1                     =        26757   # ACTs Counter
acts.0.1.1                     =        22187   # ACTs Counter
acts.0.2.0                     =        36774   # ACTs Counter
acts.0.1.3                     =        48058   # ACTs Counter
rank_active_cycles.0           =     35084777   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =      4324749   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      2128471   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =         9208   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =         5205   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =         3624   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =          917   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =          148   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =          156   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =          184   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =           73   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =           67   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          187   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =          106   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            6   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       780391   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =       167496   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       100173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        76677   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        62762   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        50929   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        69297   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        21090   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        16538   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        13781   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        75465   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =          160   # Write cmd latency (cycles)
write_latency[60-79]           =          151   # Write cmd latency (cycles)
write_latency[80-99]           =          414   # Write cmd latency (cycles)
write_latency[100-119]         =          606   # Write cmd latency (cycles)
write_latency[120-139]         =          829   # Write cmd latency (cycles)
write_latency[140-159]         =         1493   # Write cmd latency (cycles)
write_latency[160-179]         =         1212   # Write cmd latency (cycles)
write_latency[180-199]         =          975   # Write cmd latency (cycles)
write_latency[200-]            =       139972   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =       222049   # Read request latency (cycles)
read_latency[60-79]            =         7531   # Read request latency (cycles)
read_latency[80-99]            =        76307   # Read request latency (cycles)
read_latency[100-119]          =        17431   # Read request latency (cycles)
read_latency[120-139]          =       386835   # Read request latency (cycles)
read_latency[140-159]          =       132886   # Read request latency (cycles)
read_latency[160-179]          =        50300   # Read request latency (cycles)
read_latency[180-199]          =        32253   # Read request latency (cycles)
read_latency[200-]             =       190330   # Read request latency (cycles)
refab_energy                   =  7.84814e+09   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.09744e+09   # Write energy
read_energy                    =  9.94155e+09   # Read energy
act_energy                     =   1.0056e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  1.53615e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  1.75143e+10   # Active standby energy rank.0
average_read_latency           =      165.164   # Average read request latency (cycles)
average_interarrival           =      27.4708   # Average request interarrival latency (cycles)
total_energy                   =  4.01455e+10   # Total energy (pJ)
average_power                  =      1018.68   # Average power (mW)
average_bandwidth              =      5.60035   # Average bandwidth
