Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/CPU_T/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to D:/CPU_T/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : ALU.lso
Keep Hierarchy                     : YES
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/CPU_T/BIT_AND.vhd" in Library work.
Architecture bitand of Entity bit_and is up to date.
Compiling vhdl file "D:/CPU_T/BIT_OR.vhd" in Library work.
Architecture bitor of Entity bit_or is up to date.
Compiling vhdl file "D:/CPU_T/BIT_NOT.vhd" in Library work.
Architecture bitnot of Entity bit_not is up to date.
Compiling vhdl file "D:/CPU_T/BIT_XOR.vhd" in Library work.
Architecture bitxor of Entity bit_xor is up to date.
Compiling vhdl file "D:/CPU_T/ADDC.vhd" in Library work.
Architecture addwc of Entity addc is up to date.
Compiling vhdl file "D:/CPU_T/SBB.vhd" in Library work.
Architecture sbb of Entity sbb is up to date.
Compiling vhdl file "D:/CPU_T/NEG.vhd" in Library work.
Architecture neg of Entity neg is up to date.
Compiling vhdl file "D:/CPU_T/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BIT_AND> in library <work> (architecture <bitand>).

Analyzing hierarchy for entity <BIT_OR> in library <work> (architecture <bitor>).

Analyzing hierarchy for entity <BIT_NOT> in library <work> (architecture <bitnot>).

Analyzing hierarchy for entity <BIT_XOR> in library <work> (architecture <bitxor>).

Analyzing hierarchy for entity <ADDC> in library <work> (architecture <addwc>).

Analyzing hierarchy for entity <SBB> in library <work> (architecture <sbb>).

Analyzing hierarchy for entity <NEG> in library <work> (architecture <neg>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <BIT_AND> in library <work> (Architecture <bitand>).
Entity <BIT_AND> analyzed. Unit <BIT_AND> generated.

Analyzing Entity <BIT_OR> in library <work> (Architecture <bitor>).
Entity <BIT_OR> analyzed. Unit <BIT_OR> generated.

Analyzing Entity <BIT_NOT> in library <work> (Architecture <bitnot>).
Entity <BIT_NOT> analyzed. Unit <BIT_NOT> generated.

Analyzing Entity <BIT_XOR> in library <work> (Architecture <bitxor>).
Entity <BIT_XOR> analyzed. Unit <BIT_XOR> generated.

Analyzing Entity <ADDC> in library <work> (Architecture <addwc>).
Entity <ADDC> analyzed. Unit <ADDC> generated.

Analyzing Entity <SBB> in library <work> (Architecture <sbb>).
Entity <SBB> analyzed. Unit <SBB> generated.

Analyzing Entity <NEG> in library <work> (Architecture <neg>).
Entity <NEG> analyzed. Unit <NEG> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BIT_AND>.
    Related source file is "D:/CPU_T/BIT_AND.vhd".
Unit <BIT_AND> synthesized.


Synthesizing Unit <BIT_OR>.
    Related source file is "D:/CPU_T/BIT_OR.vhd".
Unit <BIT_OR> synthesized.


Synthesizing Unit <BIT_NOT>.
    Related source file is "D:/CPU_T/BIT_NOT.vhd".
WARNING:Xst:647 - Input <in2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <BIT_NOT> synthesized.


Synthesizing Unit <BIT_XOR>.
    Related source file is "D:/CPU_T/BIT_XOR.vhd".
    Found 8-bit xor2 for signal <result>.
    Summary:
	inferred   8 Xor(s).
Unit <BIT_XOR> synthesized.


Synthesizing Unit <ADDC>.
    Related source file is "D:/CPU_T/ADDC.vhd".
    Found 8-bit xor2 for signal <result>.
    Found 1-bit xor2 for signal <INT_CARRY_1$xor0000> created at line 57.
    Found 1-bit xor2 for signal <INT_CARRY_2$xor0000> created at line 57.
    Found 1-bit xor2 for signal <INT_CARRY_3$xor0000> created at line 57.
    Found 1-bit xor2 for signal <INT_CARRY_4$xor0000> created at line 57.
    Found 1-bit xor2 for signal <INT_CARRY_5$xor0000> created at line 57.
    Found 1-bit xor2 for signal <INT_CARRY_6$xor0000> created at line 57.
    Found 1-bit xor2 for signal <INT_CARRY_7$xor0000> created at line 57.
    Found 1-bit xor2 for signal <INT_CARRY_8$xor0000> created at line 57.
    Summary:
	inferred  16 Xor(s).
Unit <ADDC> synthesized.


Synthesizing Unit <SBB>.
    Related source file is "D:/CPU_T/SBB.vhd".
WARNING:Xst:646 - Signal <INT_CARRY1<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit xor2 for signal <INT_BUS2<7:1>>.
    Found 8-bit xor2 for signal <INT_BUS3>.
    Found 1-bit xor2 for signal <INT_CARRY2_1$xor0000> created at line 85.
    Found 1-bit xor2 for signal <INT_CARRY2_2$xor0000> created at line 85.
    Found 1-bit xor2 for signal <INT_CARRY2_3$xor0000> created at line 85.
    Found 1-bit xor2 for signal <INT_CARRY2_4$xor0000> created at line 85.
    Found 1-bit xor2 for signal <INT_CARRY2_5$xor0000> created at line 85.
    Found 1-bit xor2 for signal <INT_CARRY2_6$xor0000> created at line 85.
    Found 1-bit xor2 for signal <INT_CARRY2_7$xor0000> created at line 85.
    Found 1-bit xor2 for signal <INT_CARRY2_8$xor0000> created at line 85.
    Summary:
	inferred  23 Xor(s).
Unit <SBB> synthesized.


Synthesizing Unit <NEG>.
    Related source file is "D:/CPU_T/NEG.vhd".
WARNING:Xst:647 - Input <in2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <addnum<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit xor2 for signal <result<7:1>>.
    Summary:
	inferred   7 Xor(s).
Unit <NEG> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "D:/CPU_T/ALU.vhd".
Unit <ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                                 : 54
 1-bit xor2                                            : 54

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <BIT_AND> ...

Optimizing unit <BIT_OR> ...

Optimizing unit <BIT_NOT> ...

Optimizing unit <BIT_XOR> ...

Optimizing unit <ADDC> ...

Optimizing unit <SBB> ...

Optimizing unit <NEG> ...

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : XC9500 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 449
#      AND2                        : 164
#      AND3                        : 24
#      AND8                        : 1
#      INV                         : 140
#      OR2                         : 58
#      OR3                         : 8
#      XOR2                        : 54
# IO Buffers                       : 34
#      IBUF                        : 23
#      OBUF                        : 11
=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.40 secs
 
--> 

Total memory usage is 184108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

