// Seed: 2255817071
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input wire id_7,
    input tri0 id_8,
    output supply1 module_0,
    output supply0 id_10,
    input supply1 id_11,
    output tri0 id_12,
    input wire id_13
);
  wire id_15;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    output tri1 id_8,
    output wire id_9,
    output wor id_10
);
  wire id_12 = id_12;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8,
      id_5,
      id_6,
      id_7,
      id_4,
      id_7,
      id_1,
      id_8,
      id_9,
      id_1,
      id_5,
      id_7
  );
  assign modCall_1.id_6 = 0;
endmodule
