#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 23 12:34:51 2024
# Process ID: 7393
# Current directory: /home/mlazoy/project_5
# Command line: vivado
# Log file: /home/mlazoy/project_5/vivado.log
# Journal file: /home/mlazoy/project_5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/mlazoy/project_5/project_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mlazoy/project_5/AXI_FIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mlazoy/project_5/fir_bus_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /home/mlazoy/project_5/edit_AXI_FIR_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mlazoy/project_5/AXI_FIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mlazoy/project_5/fir_bus_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/mlazoy/project_5/edit_AXI_FIR_v1_0.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- user.org:user:AXI_FIR:1.0 - AXI_FIR_0
Adding cell -- xilinx.com:module_ref:FIR:1.0 - FIR_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from BD file </home/mlazoy/project_5/edit_AXI_FIR_v1_0.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6214.191 ; gain = 3.809 ; free physical = 3261 ; free virtual = 9477
open_bd_design {/home/mlazoy/project_5/edit_AXI_FIR_v1_0.srcs/sources_1/bd/design_1/design_1.bd}
