# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:31:00 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 16:31:00 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:31:01 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 16:31:01 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:31:01 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 16:31:01 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:31:01 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 16:31:01 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:31:01 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 16:31:01 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:31:01 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 16:31:01 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:31:01 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 16:31:01 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 16:31:03 on Apr 04,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from utils/mem_in.bin to addr   805306368.
#       30992 bytes read from utils/mem_w.bin to addr   536870912.
# continue
# continue
# NPU init done.
# Weight loaded.
# Input loaded.
# continue
# continue
# Error: read and write at the same time.
# read=1, write=x
# ** Note: $stop    : simulation/testbench/avmm_sdram_bfm.sv(108)
#    Time: 120 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Task avmm_sdram_bfm_pkg/avmmSdramBfm::run at simulation/testbench/avmm_sdram_bfm.sv line 108
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# ** Error: Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
# Error in macro ./simulation/testbench/compile.tcl line 33
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#     while executing
# "cd $PROJ_PATH"
quit -sim 
# End time: 16:33:12 on Apr 04,2025, Elapsed time: 0:02:09
# Errors: 1, Warnings: 0
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:33:14 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 16:33:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:33:14 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 16:33:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:33:14 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 16:33:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:33:14 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 16:33:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:33:14 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 16:33:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:33:14 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 16:33:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:33:14 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 16:33:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 16:33:17 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from utils/mem_in.bin to addr   805306368.
#       30992 bytes read from utils/mem_w.bin to addr   536870912.
# continue
# continue
# NPU init done.
# Weight loaded.
# Input loaded.
# continue
# continue
# Read request
# Read address=0x20000000, burstcount=  11
# Read done.
# Read request
# Read address=0x200000b0, burstcount=  11
# Read done.
# Read request
# Read address=0x20000160, burstcount=  11
# Read done.
# Read request
# Read address=0x20000210, burstcount=  11
# Read done.
# Read request
# Read address=0x200002c0, burstcount=  11
# Read done.
# Read request
# Read address=0x20000370, burstcount=  11
# Read done.
# Read request
# Read address=0x20000420, burstcount=  11
# Read done.
# Read request
# Read address=0x200004d0, burstcount=  11
# Read done.
# Read request
# Read address=0x20000580, burstcount=  11
# Read done.
# Read request
# Read address=0x20000630, burstcount=  11
# Read done.
# Read request
# Read address=0x200006e0, burstcount=  11
# Read done.
# Read request
# Read address=0x20000790, burstcount=  11
# Read done.
# Read request
# Read address=0x20000840, burstcount=  11
# Read done.
# Read request
# Read address=0x200008f0, burstcount=  11
# Read done.
# Read request
# Read address=0x200009a0, burstcount=  11
# Read done.
# Read request
# Read address=0x20000a50, burstcount=  11
# Read done.
# Read request
# Read address=0x20000b00, burstcount=  11
# Read done.
# Read request
# Read address=0x20000bb0, burstcount=  11
# Read done.
# Read request
# Read address=0x20000c60, burstcount=  11
# Read done.
# Read request
# Read address=0x20000d10, burstcount=  11
# Read done.
# Read request
# Read address=0x20000dc0, burstcount=  11
# Read done.
# Read request
# Read address=0x20000e70, burstcount=  11
# Read done.
# Read request
# Read address=0x20000f20, burstcount=  11
# Read done.
# Read request
# Read address=0x20000fd0, burstcount=  11
# Read done.
# Read request
# Read address=0x20001080, burstcount=  11
# Read done.
# Read request
# Read address=0x20001130, burstcount=  11
# Read done.
# Read request
# Read address=0x200011e0, burstcount=  11
# Read done.
# Read request
# Read address=0x20001290, burstcount=  11
# Read done.
# Read request
# Read address=0x20001340, burstcount=  11
# Read done.
# Read request
# Read address=0x200013f0, burstcount=  11
# Read done.
# Read request
# Read address=0x200014a0, burstcount=  11
# Read done.
# Read request
# Read address=0x20001550, burstcount=  11
# Read done.
# Read request
# Read address=0x20001600, burstcount=  11
# Read done.
# Read request
# Read address=0x200016b0, burstcount=  11
# Read done.
# Read request
# Read address=0x20001760, burstcount=  11
# Read done.
# Read request
# Read address=0x20001810, burstcount=  11
# Read done.
# Read request
# Read address=0x200018c0, burstcount=  11
# Read done.
# Read request
# Read address=0x20001970, burstcount=  11
# Read done.
# Read request
# Read address=0x20001a20, burstcount=  11
# Read done.
# Read request
# Read address=0x20001ad0, burstcount=  11
# Read done.
# Read request
# Read address=0x20001b80, burstcount=  11
# Read done.
# Read request
# Read address=0x20001c30, burstcount=  11
# Read done.
# Read request
# Read address=0x20001ce0, burstcount=  11
# Read done.
# Read request
# Read address=0x20001d90, burstcount=  11
# Read done.
# Read request
# Read address=0x20001e40, burstcount=  11
# Read done.
# Read request
# Read address=0x20001ef0, burstcount=  11
# Read done.
# Read request
# Read address=0x20001fa0, burstcount=  11
# Read done.
# Read request
# Read address=0x20002050, burstcount=  11
# Read done.
# Read request
# Read address=0x20002100, burstcount=  11
# Read done.
# Read request
# Read address=0x200021b0, burstcount=  11
# Read done.
# Read request
# Read address=0x20002260, burstcount=  11
# Read done.
# Read request
# Read address=0x20002310, burstcount=  11
# Read done.
# Read request
# Read address=0x200023c0, burstcount=  11
# Read done.
# Read request
# Read address=0x20002470, burstcount=  11
# Read done.
# Read request
# Read address=0x20002520, burstcount=  11
# Read done.
# Read request
# Read address=0x200025d0, burstcount=  11
# Read done.
# Read request
# Read address=0x20002680, burstcount=  11
# Read done.
# Read request
# Read address=0x20002730, burstcount=  11
# Read done.
# Read request
# Read address=0x200027e0, burstcount=  11
# Read done.
# Read request
# Read address=0x20002890, burstcount=  11
# Read done.
# Read request
# Read address=0x20002940, burstcount=  11
# Read done.
# Read request
# Read address=0x200029f0, burstcount=  11
# Read done.
# Read request
# Read address=0x20002aa0, burstcount=  11
# Read done.
# Read request
# Read address=0x20002b50, burstcount=  11
# Read done.
# Read request
# Read address=0x20002c00, burstcount=  11
# Read done.
# Read request
# Read address=0x20002cb0, burstcount=  11
# Read done.
# Read request
# Read address=0x20002d60, burstcount=  11
# Read done.
# Read request
# Read address=0x20002e10, burstcount=  11
# Read done.
# Read request
# Read address=0x20002ec0, burstcount=  11
# Read done.
# Read request
# Read address=0x20002f70, burstcount=  11
# Read done.
# Read request
# Read address=0x20003020, burstcount=  11
# Read done.
# Read request
# Read address=0x200030d0, burstcount=  11
# Read done.
# Read request
# Read address=0x20003180, burstcount=  11
# Read done.
# Read request
# Read address=0x20003230, burstcount=  11
# Read done.
# Read request
# Read address=0x200032e0, burstcount=  11
# Read done.
# Read request
# Read address=0x20003390, burstcount=  11
# Read done.
# Read request
# Read address=0x20003440, burstcount=  11
# Read done.
# Read request
# Read address=0x200034f0, burstcount=  11
# Read done.
# Read request
# Read address=0x200035a0, burstcount=  11
# Read done.
# Read request
# Read address=0x20003650, burstcount=  11
# Read done.
# Read request
# Read address=0x20003700, burstcount=  11
# Read done.
# Read request
# Read address=0x200037b0, burstcount=  11
# Read done.
# Read request
# Read address=0x20003860, burstcount=  11
# Read done.
# Read request
# Read address=0x20003910, burstcount=  11
# Read done.
# Read request
# Read address=0x200039c0, burstcount=  11
# Read done.
# Read request
# Read address=0x20003a70, burstcount=  11
# Read done.
# Read request
# Read address=0x20003b20, burstcount=  11
# Read done.
# Read request
# Read address=0x20003bd0, burstcount=  11
# Read done.
# Read request
# Read address=0x20003c80, burstcount=  11
# Read done.
# Read request
# Read address=0x20003d30, burstcount=  11
# Read done.
# Read request
# Read address=0x20003de0, burstcount=  11
# Read done.
# Read request
# Read address=0x20003e90, burstcount=  11
# Read done.
# Read request
# Read address=0x20003f40, burstcount=  11
# Read done.
# Read request
# Read address=0x20003ff0, burstcount=  11
# Read done.
# Read request
# Read address=0x200040a0, burstcount=  11
# Read done.
# Read request
# Read address=0x20004150, burstcount=  11
# Read done.
# Read request
# Read address=0x20004200, burstcount=  11
# Read done.
# Read request
# Read address=0x200042b0, burstcount=  11
# Read done.
# Read request
# Read address=0x20004360, burstcount=  11
# Read done.
# Read request
# Read address=0x20004410, burstcount=  11
# Read done.
# Read request
# Read address=0x200044c0, burstcount=  11
# Read done.
# Read request
# Read address=0x20004570, burstcount=  11
# Read done.
# Read request
# Read address=0x20004620, burstcount=  11
# Read done.
# Read request
# Read address=0x200046d0, burstcount=  11
# Read done.
# Read request
# Read address=0x20004780, burstcount=  11
# Read done.
# Read request
# Read address=0x20004830, burstcount=  11
# Read done.
# Read request
# Read address=0x200048e0, burstcount=  11
# Read done.
# Read request
# Read address=0x20004990, burstcount=  11
# Read done.
# Read request
# Read address=0x20004a40, burstcount=  11
# Read done.
# Read request
# Read address=0x20004af0, burstcount=  11
# Read done.
# Read request
# Read address=0x20004ba0, burstcount=  11
# Read done.
# Read request
# Read address=0x20004c50, burstcount=  11
# Read done.
# Read request
# Read address=0x20004d00, burstcount=  11
# Read done.
# Read request
# Read address=0x20004db0, burstcount=  11
# Read done.
# Read request
# Read address=0x20004e60, burstcount=  11
# Read done.
# Read request
# Read address=0x20004f10, burstcount=  11
# Read done.
# Read request
# Read address=0x20004fc0, burstcount=  11
# Read done.
# Read request
# Read address=0x20005070, burstcount=  11
# Read done.
# Read request
# Read address=0x20005120, burstcount=  11
# Read done.
# Read request
# Read address=0x200051d0, burstcount=  11
# Read done.
# Read request
# Read address=0x20005280, burstcount=  11
# Read done.
# Read request
# Read address=0x20005330, burstcount=  11
# Read done.
# Read request
# Read address=0x200053e0, burstcount=  11
# Read done.
# Read request
# Read address=0x20005490, burstcount=  11
# Read done.
# Read request
# Read address=0x20005540, burstcount=  11
# Read done.
# Read request
# Read address=0x200055f0, burstcount=  11
# Read done.
# Read request
# Read address=0x200056a0, burstcount=  11
# Read done.
# Read request
# Read address=0x20005750, burstcount=  11
# Read done.
# Read request
# Read address=0x20005800, burstcount=  11
# Read done.
# Read request
# Read address=0x200058b0, burstcount=  11
# Read done.
# Read request
# Read address=0x20005960, burstcount=  11
# Read done.
# Read request
# Read address=0x20005a10, burstcount=  11
# Read done.
# Read request
# Read address=0x20005ac0, burstcount=  11
# Read done.
# Read request
# Read address=0x20005b70, burstcount=  11
# Read done.
# Read request
# Read address=0x20005c20, burstcount=  11
# Read done.
# Read request
# Read address=0x20005cd0, burstcount=  11
# Read done.
# Read request
# Read address=0x20005d80, burstcount=  11
# Read done.
# Read request
# Read address=0x20005e30, burstcount=  11
# Read done.
# Read request
# Read address=0x20005ee0, burstcount=  11
# Read done.
# Read request
# Read address=0x20005f90, burstcount=  11
# Read done.
# Read request
# Read address=0x20006040, burstcount=  11
# Read done.
# Read request
# Read address=0x200060f0, burstcount=  11
# Read done.
# Read request
# Read address=0x200061a0, burstcount=  11
# Read done.
# Read request
# Read address=0x20006250, burstcount=  11
# Read done.
# Read request
# Read address=0x20006300, burstcount=  11
# Read done.
# Read request
# Read address=0x200063b0, burstcount=  11
# Read done.
# Read request
# Read address=0x20006460, burstcount=  11
# Read done.
# Read request
# Read address=0x20006510, burstcount=  11
# Read done.
# Read request
# Read address=0x200065c0, burstcount=  11
# Read done.
# Read request
# Read address=0x20006670, burstcount=  11
# Read done.
# Read request
# Read address=0x20006720, burstcount=  11
# Read done.
# Read request
# Read address=0x200067d0, burstcount=  11
# Read done.
# Read request
# Read address=0x20006880, burstcount=  11
# Read done.
# Read request
# Read address=0x20006930, burstcount=  11
# Read done.
# Read request
# Read address=0x200069e0, burstcount=  11
# Read done.
# Read request
# Read address=0x20006a90, burstcount=  11
# Read done.
# Read request
# Read address=0x20006b40, burstcount=  11
# Read done.
# Read request
# Read address=0x20006bf0, burstcount=  11
# Read done.
# Read request
# Read address=0x20006ca0, burstcount=  11
# Read done.
# Read request
# Read address=0x20006d50, burstcount=  11
# Read done.
# Read request
# Read address=0x20006e00, burstcount=  11
# Read done.
# Read request
# Read address=0x20006eb0, burstcount=  11
# Read done.
# Read request
# Read address=0x20006f60, burstcount=  11
# Read done.
# Read request
# Read address=0x20007010, burstcount=  11
# Read done.
# Read request
# Read address=0x200070c0, burstcount=  11
# Read done.
# Read request
# Read address=0x20007170, burstcount=  11
# Read done.
# Read request
# Read address=0x20007220, burstcount=  11
# Read done.
# Read request
# Read address=0x200072d0, burstcount=  11
# Read done.
# Read request
# Read address=0x20007380, burstcount=  11
# Read done.
# Read request
# Read address=0x20007430, burstcount=  11
# Read done.
# Read request
# Read address=0x200074e0, burstcount=  11
# Read done.
# Read request
# Read address=0x20007590, burstcount=  11
# Read done.
# Read request
# Read address=0x20007640, burstcount=  11
# Read done.
# Read request
# Read address=0x200076f0, burstcount=  11
# Read done.
# Read request
# Read address=0x200077a0, burstcount=  11
# Read done.
# Read request
# Read address=0x20007850, burstcount=  11
# Read done.
# Read request
# Read address=0x20007900, burstcount=   1
# Fetch done.
# Read done.
# Read request
# Read address=0x30000000, burstcount=  11
# Read done.
# Read request
# Read address=0x300000b0, burstcount=  11
# Read done.
# Read request
# Read address=0x30000160, burstcount=  11
# Read done.
# Read request
# Read address=0x30000210, burstcount=  11
# Read done.
# Read request
# Read address=0x300002c0, burstcount=  11
# Read done.
# Read request
# Read address=0x30000370, burstcount=  11
# Read done.
# Read request
# Read address=0x30000420, burstcount=  11
# Read done.
# Read request
# Read address=0x300004d0, burstcount=  11
# Read done.
# Read request
# Read address=0x30000580, burstcount=  11
# Read done.
# Read request
# Read address=0x30000630, burstcount=  11
# Read done.
# Read request
# Read address=0x300006e0, burstcount=  11
# Read done.
# Read request
# Read address=0x30000790, burstcount=  11
# Read done.
# Read request
# Read address=0x30000840, burstcount=  11
# Read done.
# Read request
# Read address=0x300008f0, burstcount=  11
# Read done.
# Read request
# Read address=0x300009a0, burstcount=  11
# Read done.
# Read request
# Read address=0x30000a50, burstcount=  11
# Read done.
# Read request
# Read address=0x30000b00, burstcount=  11
# Read done.
# Read request
# Read address=0x30000bb0, burstcount=  11
# Read done.
# Read request
# Read address=0x30000c60, burstcount=  11
# Read done.
# Read request
# Read address=0x30000d10, burstcount=  11
# Read done.
# Read request
# Read address=0x30000dc0, burstcount=  11
# Read done.
# Read request
# Read address=0x30000e70, burstcount=  11
# Read done.
# Read request
# Read address=0x30000f20, burstcount=  11
# Read done.
# Read request
# Read address=0x30000fd0, burstcount=  11
# Read done.
# Read request
# Read address=0x30001080, burstcount=  11
# Read done.
# Read request
# Read address=0x30001130, burstcount=  11
# Read done.
# Read request
# Read address=0x300011e0, burstcount=  11
# Read done.
# Read request
# Read address=0x30001290, burstcount=  11
# Read done.
# Read request
# Read address=0x30001340, burstcount=  11
# Read done.
# Read request
# Read address=0x300013f0, burstcount=  11
# Read done.
# Read request
# Read address=0x300014a0, burstcount=  11
# Read done.
# Read request
# Read address=0x30001550, burstcount=  11
# Read done.
# Read request
# Read address=0x30001600, burstcount=  11
# Read done.
# Read request
# Read address=0x300016b0, burstcount=  11
# Read done.
# Read request
# Read address=0x30001760, burstcount=  11
# Read done.
# Read request
# Read address=0x30001810, burstcount=  11
# Read done.
# Read request
# Read address=0x300018c0, burstcount=  11
# Read done.
# Read request
# Read address=0x30001970, burstcount=  11
# Read done.
# Read request
# Read address=0x30001a20, burstcount=  11
# Read done.
# Read request
# Read address=0x30001ad0, burstcount=  11
# Read done.
# Read request
# Read address=0x30001b80, burstcount=  11
# Read done.
# Read request
# Read address=0x30001c30, burstcount=  11
# Read done.
# Read request
# Read address=0x30001ce0, burstcount=  11
# Read done.
# Read request
# Read address=0x30001d90, burstcount=  11
# Read done.
# Read request
# Read address=0x30001e40, burstcount=  11
# Read done.
# Read request
# Read address=0x30001ef0, burstcount=  11
# Read done.
# Read request
# Read address=0x30001fa0, burstcount=  11
# Read done.
# Read request
# Read address=0x30002050, burstcount=  11
# Read done.
# Read request
# Read address=0x30002100, burstcount=  11
# Read done.
# Read request
# Read address=0x300021b0, burstcount=  11
# Read done.
# Read request
# Read address=0x30002260, burstcount=  11
# Read done.
# Read request
# Read address=0x30002310, burstcount=  11
# Read done.
# Read request
# Read address=0x300023c0, burstcount=  11
# Read done.
# Read request
# Read address=0x30002470, burstcount=  11
# Read done.
# Read request
# Read address=0x30002520, burstcount=  11
# Read done.
# Read request
# Read address=0x300025d0, burstcount=  11
# Read done.
# Read request
# Read address=0x30002680, burstcount=  11
# Read done.
# Read request
# Read address=0x30002730, burstcount=  11
# Read done.
# Read request
# Read address=0x300027e0, burstcount=  11
# Read done.
# Read request
# Read address=0x30002890, burstcount=  11
# Read done.
# Read request
# Read address=0x30002940, burstcount=  11
# Read done.
# Read request
# Read address=0x300029f0, burstcount=  11
# Read done.
# Read request
# Read address=0x30002aa0, burstcount=  11
# Read done.
# Read request
# Read address=0x30002b50, burstcount=  11
# Read done.
# Read request
# Read address=0x30002c00, burstcount=  11
# Read done.
# Read request
# Read address=0x30002cb0, burstcount=  11
# Read done.
# Read request
# Read address=0x30002d60, burstcount=  11
# Read done.
# Read request
# Read address=0x30002e10, burstcount=  11
# Read done.
# Read request
# Read address=0x30002ec0, burstcount=  11
# Read done.
# Read request
# Read address=0x30002f70, burstcount=  11
# Read done.
# Read request
# Read address=0x30003020, burstcount=  11
# Read done.
# Read request
# Read address=0x300030d0, burstcount=  11
# Read done.
# Read request
# Read address=0x30003180, burstcount=  11
# Read done.
# Read request
# Read address=0x30003230, burstcount=  11
# Read done.
# Read request
# Read address=0x300032e0, burstcount=  11
# Read done.
# Read request
# Read address=0x30003390, burstcount=  11
# Read done.
# Read request
# Read address=0x30003440, burstcount=  11
# Read done.
# Read request
# Read address=0x300034f0, burstcount=  11
# Read done.
# Read request
# Read address=0x300035a0, burstcount=  11
# Read done.
# Read request
# Read address=0x30003650, burstcount=  11
# Read done.
# Read request
# Read address=0x30003700, burstcount=  11
# Read done.
# Read request
# Read address=0x300037b0, burstcount=  11
# Read done.
# Read request
# Read address=0x30003860, burstcount=  11
# Read done.
# Read request
# Read address=0x30003910, burstcount=  11
# Read done.
# Read request
# Read address=0x300039c0, burstcount=  11
# Read done.
# Read request
# Read address=0x30003a70, burstcount=  11
# Read done.
# Read request
# Read address=0x30003b20, burstcount=  11
# Read done.
# Read request
# Read address=0x30003bd0, burstcount=  11
# Read done.
# Read request
# Read address=0x30003c80, burstcount=  11
# Read done.
# Read request
# Read address=0x30003d30, burstcount=  11
# Read done.
# Read request
# Read address=0x30003de0, burstcount=  11
# Read done.
# Read request
# Read address=0x30003e90, burstcount=  11
# Read done.
# Read request
# Read address=0x30003f40, burstcount=  11
# Read done.
# Read request
# Read address=0x30003ff0, burstcount=  11
# Read done.
# Read request
# Read address=0x300040a0, burstcount=  11
# Read done.
# Read request
# Read address=0x30004150, burstcount=  11
# Read done.
# Read request
# Read address=0x30004200, burstcount=  11
# Read done.
# Read request
# Read address=0x300042b0, burstcount=  11
# Read done.
# Read request
# Read address=0x30004360, burstcount=  11
# Read done.
# Read request
# Read address=0x30004410, burstcount=  11
# Read done.
# Read request
# Read address=0x300044c0, burstcount=  11
# Read done.
# Read request
# Read address=0x30004570, burstcount=  11
# Read done.
# Read request
# Read address=0x30004620, burstcount=  11
# Read done.
# Read request
# Read address=0x300046d0, burstcount=  11
# Read done.
# Read request
# Read address=0x30004780, burstcount=  11
# Read done.
# Read request
# Read address=0x30004830, burstcount=  11
# Read done.
# Read request
# Read address=0x300048e0, burstcount=  11
# Read done.
# Read request
# Read address=0x30004990, burstcount=  11
# Read done.
# Read request
# Read address=0x30004a40, burstcount=  11
# Read done.
# Read request
# Read address=0x30004af0, burstcount=  11
# Read done.
# Read request
# Read address=0x30004ba0, burstcount=  11
# Read done.
# Read request
# Read address=0x30004c50, burstcount=  11
# Read done.
# Read request
# Read address=0x30004d00, burstcount=  11
# Read done.
# Read request
# Read address=0x30004db0, burstcount=  11
# Read done.
# Read request
# Read address=0x30004e60, burstcount=  11
# Read done.
# Read request
# Read address=0x30004f10, burstcount=  11
# Read done.
# Read request
# Read address=0x30004fc0, burstcount=  11
# Read done.
# Read request
# Read address=0x30005070, burstcount=  11
# Read done.
# Read request
# Read address=0x30005120, burstcount=  11
# Read done.
# Read request
# Read address=0x300051d0, burstcount=  11
# Read done.
# Read request
# Read address=0x30005280, burstcount=  11
# Read done.
# Read request
# Read address=0x30005330, burstcount=  11
# Read done.
# Read request
# Read address=0x300053e0, burstcount=  11
# Read done.
# Read request
# Read address=0x30005490, burstcount=  11
# Read done.
# Read request
# Read address=0x30005540, burstcount=  11
# Read done.
# Read request
# Read address=0x300055f0, burstcount=  11
# Read done.
# Read request
# Read address=0x300056a0, burstcount=  11
# Read done.
# Read request
# Read address=0x30005750, burstcount=  11
# Read done.
# Read request
# Read address=0x30005800, burstcount=  11
# Read done.
# Read request
# Read address=0x300058b0, burstcount=  11
# Read done.
# Read request
# Read address=0x30005960, burstcount=  11
# Read done.
# Read request
# Read address=0x30005a10, burstcount=  11
# Read done.
# Read request
# Read address=0x30005ac0, burstcount=  11
# Read done.
# Read request
# Read address=0x30005b70, burstcount=  11
# Read done.
# Read request
# Read address=0x30005c20, burstcount=  11
# Read done.
# Read request
# Read address=0x30005cd0, burstcount=  11
# Read done.
# Read request
# Read address=0x30005d80, burstcount=  11
# Read done.
# Read request
# Read address=0x30005e30, burstcount=  11
# Read done.
# Read request
# Read address=0x30005ee0, burstcount=  11
# Read done.
# Read request
# Read address=0x30005f90, burstcount=  11
# Read done.
# Read request
# Read address=0x30006040, burstcount=  11
# Read done.
# Read request
# Read address=0x300060f0, burstcount=  11
# Read done.
# Read request
# Read address=0x300061a0, burstcount=  11
# Read done.
# Read request
# Read address=0x30006250, burstcount=  11
# Read done.
# Read request
# Read address=0x30006300, burstcount=  11
# Read done.
# Read request
# Read address=0x300063b0, burstcount=  11
# Read done.
# Read request
# Read address=0x30006460, burstcount=  11
# Read done.
# Read request
# Read address=0x30006510, burstcount=  11
# Read done.
# Read request
# Read address=0x300065c0, burstcount=  11
# Read done.
# Read request
# Read address=0x30006670, burstcount=  11
# Read done.
# Read request
# Read address=0x30006720, burstcount=  11
# Read done.
# Read request
# Read address=0x300067d0, burstcount=  11
# Read done.
# Read request
# Read address=0x30006880, burstcount=  11
# Read done.
# Read request
# Read address=0x30006930, burstcount=  11
# Read done.
# Read request
# Read address=0x300069e0, burstcount=  11
# Read done.
# Read request
# Read address=0x30006a90, burstcount=  11
# Read done.
# Read request
# Read address=0x30006b40, burstcount=  11
# Read done.
# Read request
# Read address=0x30006bf0, burstcount=  11
# Read done.
# Read request
# Read address=0x30006ca0, burstcount=  11
# Read done.
# Read request
# Read address=0x30006d50, burstcount=  11
# Read done.
# Read request
# Read address=0x30006e00, burstcount=  11
# Read done.
# Read request
# Read address=0x30006eb0, burstcount=  11
# Read done.
# Read request
# Read address=0x30006f60, burstcount=  11
# Read done.
# Read request
# Read address=0x30007010, burstcount=  11
# Read done.
# Read request
# Read address=0x300070c0, burstcount=  11
# Read done.
# Read request
# Read address=0x30007170, burstcount=  11
# Read done.
# Load done.
# Move done.
# Warning : Address pointed at port A is out of bound!
# Time: 2198290000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[0].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2198290000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[0].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Exec done.
# Move done.
# Write address=0x30010000, burstcount=  11
# Write done.
# Store done.
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(137)
#    Time: 2201300 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 137
quit -sim
# End time: 18:27:07 on Apr 04,2025, Elapsed time: 1:53:50
# Errors: 0, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:27:14 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:27:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:27:14 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:27:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:27:14 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:27:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:27:14 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:27:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:27:14 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:27:14 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:27:15 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:27:15 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:27:15 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# ** Error: simulation/testbench/hps_bfm.sv(36): (vlog-2730) Undefined variable: 'clk'.
# ** Error: simulation/testbench/hps_bfm.sv(50): (vlog-2730) Undefined variable: 'clk'.
# ** Error: simulation/testbench/hps_bfm.sv(56): (vlog-2730) Undefined variable: 'clk'.
# ** Error: simulation/testbench/hps_bfm.sv(62): (vlog-2730) Undefined variable: 'clk'.
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# End time: 18:27:15 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 43
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:31:20 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:31:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:31:20 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:31:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:31:20 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:31:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:31:20 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:31:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:31:20 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:31:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:31:20 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:31:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:31:20 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 18:31:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 18:31:23 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/program/test.mm.sv(1): (vopt-7063) Failed to find 'xm' in hierarchical name 'xm.read_file_to_mem'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.mm.sv(2): (vopt-7063) Failed to find 'wm' in hierarchical name 'wm.read_file_to_mem'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(1): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_fetch'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(2): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_wait'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(4): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_load'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(7): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_move'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(10): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_exec'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(16): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_store'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=8, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/testbench/elaborate.tcl PAUSED at line 11
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:32:26 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:32:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:32:26 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:32:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:32:26 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:32:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:32:26 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:32:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:32:26 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:32:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:32:26 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:32:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:32:26 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 18:32:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 18:31:23 on Apr 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/program/test.mm.sv(5): (vopt-7063) Failed to find 'xm' in hierarchical name 'xm.read_file_to_mem'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.mm.sv(6): (vopt-7063) Failed to find 'wm' in hierarchical name 'wm.read_file_to_mem'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(3): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_fetch'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(4): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_wait'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(6): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_load'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(9): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_move'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(12): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_exec'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(18): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_store'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=16, Warnings=2.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/testbench/elaborate.tcl PAUSED at line 11
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:02 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:33:02 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:02 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:33:02 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:02 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:33:02 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:02 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:33:02 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:02 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:33:02 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:02 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:33:02 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:02 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# ** Error: ** while parsing file included at simulation/testbench/soc_system_bfm.sv(127)
# ** at simulation/program/test.mm.sv(1): (vlog-2163) Macro `xm is undefined.
# ** Error: (vlog-13069) ** while parsing file included at simulation/testbench/soc_system_bfm.sv(127)
# ** at simulation/program/test.mm.sv(1): near ".": syntax error, unexpected '.'.
# ** Error: ** while parsing file included at simulation/testbench/soc_system_bfm.sv(127)
# ** at simulation/program/test.mm.sv(2): (vlog-2163) Macro `wm is undefined.
# -- Compiling module top_tb
# End time: 18:33:02 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 43
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:41 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:33:41 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:41 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:33:41 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:41 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:33:41 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:41 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:33:41 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:41 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:33:41 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:41 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:33:41 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:33:41 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 18:33:41 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 18:31:23 on Apr 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/program/test.hps.sv(3): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_fetch'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(4): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_wait'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(6): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_load'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(9): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_move'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(12): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_exec'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(18): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_store'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=23, Warnings=3.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/testbench/elaborate.tcl PAUSED at line 11
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:34:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:34:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:34:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:34:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:34:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:34:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:06 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 18:34:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 18:31:23 on Apr 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/program/test.hps.sv(3): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_fetch'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(4): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_wait'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(6): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_load'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(9): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_move'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(12): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_exec'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# ** Error (suppressible): simulation/program/test.hps.sv(18): (vopt-7063) Failed to find 'hps' in hierarchical name 'hps.npu_store'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=29, Warnings=4.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/testbench/elaborate.tcl PAUSED at line 11
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:34:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:34:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:34:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:34:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:34:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:34:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:34:43 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 18:34:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 18:31:23 on Apr 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "vvm(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_wrapper(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "ctrl_unit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_move(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_read_wrapper(fast)".
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_ldst(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "stmm_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=29, Warnings=9.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from utils/mem_in.bin to addr   805306368.
#       30992 bytes read from utils/mem_w.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x20000210, burstcount=  11
# Read address=0x200002c0, burstcount=  11
# Read address=0x20000370, burstcount=  11
# Read address=0x20000420, burstcount=  11
# Read address=0x200004d0, burstcount=  11
# Read address=0x20000580, burstcount=  11
# Read address=0x20000630, burstcount=  11
# Read address=0x200006e0, burstcount=  11
# Read address=0x20000790, burstcount=  11
# Read address=0x20000840, burstcount=  11
# Read address=0x200008f0, burstcount=  11
# Read address=0x200009a0, burstcount=  11
# Read address=0x20000a50, burstcount=  11
# Read address=0x20000b00, burstcount=  11
# Read address=0x20000bb0, burstcount=  11
# Read address=0x20000c60, burstcount=  11
# Read address=0x20000d10, burstcount=  11
# Read address=0x20000dc0, burstcount=  11
# Read address=0x20000e70, burstcount=  11
# Read address=0x20000f20, burstcount=  11
# Read address=0x20000fd0, burstcount=  11
# Read address=0x20001080, burstcount=  11
# Read address=0x20001130, burstcount=  11
# Read address=0x200011e0, burstcount=  11
# Read address=0x20001290, burstcount=  11
# Read address=0x20001340, burstcount=  11
# Read address=0x200013f0, burstcount=  11
# Read address=0x200014a0, burstcount=  11
# Read address=0x20001550, burstcount=  11
# Read address=0x20001600, burstcount=  11
# Read address=0x200016b0, burstcount=  11
# Read address=0x20001760, burstcount=  11
# Read address=0x20001810, burstcount=  11
# Read address=0x200018c0, burstcount=  11
# Read address=0x20001970, burstcount=  11
# Read address=0x20001a20, burstcount=  11
# Read address=0x20001ad0, burstcount=  11
# Read address=0x20001b80, burstcount=  11
# Read address=0x20001c30, burstcount=  11
# Read address=0x20001ce0, burstcount=  11
# Read address=0x20001d90, burstcount=  11
# Read address=0x20001e40, burstcount=  11
# Read address=0x20001ef0, burstcount=  11
# Read address=0x20001fa0, burstcount=  11
# Read address=0x20002050, burstcount=  11
# Read address=0x20002100, burstcount=  11
# Read address=0x200021b0, burstcount=  11
# Read address=0x20002260, burstcount=  11
# Read address=0x20002310, burstcount=  11
# Read address=0x200023c0, burstcount=  11
# Read address=0x20002470, burstcount=  11
# Read address=0x20002520, burstcount=  11
# Read address=0x200025d0, burstcount=  11
# Read address=0x20002680, burstcount=  11
# Read address=0x20002730, burstcount=  11
# Read address=0x200027e0, burstcount=  11
# Read address=0x20002890, burstcount=  11
# Read address=0x20002940, burstcount=  11
# Read address=0x200029f0, burstcount=  11
# Read address=0x20002aa0, burstcount=  11
# Read address=0x20002b50, burstcount=  11
# Read address=0x20002c00, burstcount=  11
# Read address=0x20002cb0, burstcount=  11
# Read address=0x20002d60, burstcount=  11
# Read address=0x20002e10, burstcount=  11
# Read address=0x20002ec0, burstcount=  11
# Read address=0x20002f70, burstcount=  11
# Read address=0x20003020, burstcount=  11
# Read address=0x200030d0, burstcount=  11
# Read address=0x20003180, burstcount=  11
# Read address=0x20003230, burstcount=  11
# Read address=0x200032e0, burstcount=  11
# Read address=0x20003390, burstcount=  11
# Read address=0x20003440, burstcount=  11
# Read address=0x200034f0, burstcount=  11
# Read address=0x200035a0, burstcount=  11
# Read address=0x20003650, burstcount=  11
# Read address=0x20003700, burstcount=  11
# Read address=0x200037b0, burstcount=  11
# Read address=0x20003860, burstcount=  11
# Read address=0x20003910, burstcount=  11
# Read address=0x200039c0, burstcount=  11
# Read address=0x20003a70, burstcount=  11
# Read address=0x20003b20, burstcount=  11
# Read address=0x20003bd0, burstcount=  11
# Read address=0x20003c80, burstcount=  11
# Read address=0x20003d30, burstcount=  11
# Read address=0x20003de0, burstcount=  11
# Read address=0x20003e90, burstcount=  11
# Read address=0x20003f40, burstcount=  11
# Read address=0x20003ff0, burstcount=  11
# Read address=0x200040a0, burstcount=  11
# Read address=0x20004150, burstcount=  11
# Read address=0x20004200, burstcount=  11
# Read address=0x200042b0, burstcount=  11
# Read address=0x20004360, burstcount=  11
# Read address=0x20004410, burstcount=  11
# Read address=0x200044c0, burstcount=  11
# Read address=0x20004570, burstcount=  11
# Read address=0x20004620, burstcount=  11
# Read address=0x200046d0, burstcount=  11
# Read address=0x20004780, burstcount=  11
# Read address=0x20004830, burstcount=  11
# Read address=0x200048e0, burstcount=  11
# Read address=0x20004990, burstcount=  11
# Read address=0x20004a40, burstcount=  11
# Read address=0x20004af0, burstcount=  11
# Read address=0x20004ba0, burstcount=  11
# Read address=0x20004c50, burstcount=  11
# Read address=0x20004d00, burstcount=  11
# Read address=0x20004db0, burstcount=  11
# Read address=0x20004e60, burstcount=  11
# Read address=0x20004f10, burstcount=  11
# Read address=0x20004fc0, burstcount=  11
# Read address=0x20005070, burstcount=  11
# Read address=0x20005120, burstcount=  11
# Read address=0x200051d0, burstcount=  11
# Read address=0x20005280, burstcount=  11
# Read address=0x20005330, burstcount=  11
# Read address=0x200053e0, burstcount=  11
# Read address=0x20005490, burstcount=  11
# Read address=0x20005540, burstcount=  11
# Read address=0x200055f0, burstcount=  11
# Read address=0x200056a0, burstcount=  11
# Read address=0x20005750, burstcount=  11
# Read address=0x20005800, burstcount=  11
# Read address=0x200058b0, burstcount=  11
# Read address=0x20005960, burstcount=  11
# Read address=0x20005a10, burstcount=  11
# Read address=0x20005ac0, burstcount=  11
# Read address=0x20005b70, burstcount=  11
# Read address=0x20005c20, burstcount=  11
# Read address=0x20005cd0, burstcount=  11
# Read address=0x20005d80, burstcount=  11
# Read address=0x20005e30, burstcount=  11
# Read address=0x20005ee0, burstcount=  11
# Read address=0x20005f90, burstcount=  11
# Read address=0x20006040, burstcount=  11
# Read address=0x200060f0, burstcount=  11
# Read address=0x200061a0, burstcount=  11
# Read address=0x20006250, burstcount=  11
# Read address=0x20006300, burstcount=  11
# Read address=0x200063b0, burstcount=  11
# Read address=0x20006460, burstcount=  11
# Read address=0x20006510, burstcount=  11
# Read address=0x200065c0, burstcount=  11
# Read address=0x20006670, burstcount=  11
# Read address=0x20006720, burstcount=  11
# Read address=0x200067d0, burstcount=  11
# Read address=0x20006880, burstcount=  11
# Read address=0x20006930, burstcount=  11
# Read address=0x200069e0, burstcount=  11
# Read address=0x20006a90, burstcount=  11
# Read address=0x20006b40, burstcount=  11
# Read address=0x20006bf0, burstcount=  11
# Read address=0x20006ca0, burstcount=  11
# Read address=0x20006d50, burstcount=  11
# Read address=0x20006e00, burstcount=  11
# Read address=0x20006eb0, burstcount=  11
# Read address=0x20006f60, burstcount=  11
# Read address=0x20007010, burstcount=  11
# Read address=0x200070c0, burstcount=  11
# Read address=0x20007170, burstcount=  11
# Read address=0x20007220, burstcount=  11
# Read address=0x200072d0, burstcount=  11
# Read address=0x20007380, burstcount=  11
# Read address=0x20007430, burstcount=  11
# Read address=0x200074e0, burstcount=  11
# Read address=0x20007590, burstcount=  11
# Read address=0x20007640, burstcount=  11
# Read address=0x200076f0, burstcount=  11
# Read address=0x200077a0, burstcount=  11
# Read address=0x20007850, burstcount=  11
# Read address=0x20007900, burstcount=   1
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Warning : Address pointed at port A is out of bound!
# Time: 2198490000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[3].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(145)
#    Time: 2201500 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 145
quit -sim
# End time: 18:37:43 on Apr 04,2025, Elapsed time: 0:06:20
# Errors: 29, Warnings: 9
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:37:45 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:37:45 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:37:45 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:37:45 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:37:45 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:37:45 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:37:45 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:37:45 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:37:45 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:37:45 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:37:45 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:37:45 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:37:45 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 18:37:45 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 18:37:46 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from utils/mem_in.bin to addr   805306368.
#       30992 bytes read from utils/mem_w.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x20000210, burstcount=  11
# Read address=0x200002c0, burstcount=  11
# Read address=0x20000370, burstcount=  11
# Read address=0x20000420, burstcount=  11
# Read address=0x200004d0, burstcount=  11
# Read address=0x20000580, burstcount=  11
# Read address=0x20000630, burstcount=  11
# Read address=0x200006e0, burstcount=  11
# Read address=0x20000790, burstcount=  11
# Read address=0x20000840, burstcount=  11
# Read address=0x200008f0, burstcount=  11
# Read address=0x200009a0, burstcount=  11
# Read address=0x20000a50, burstcount=  11
# Read address=0x20000b00, burstcount=  11
# Read address=0x20000bb0, burstcount=  11
# Read address=0x20000c60, burstcount=  11
# Read address=0x20000d10, burstcount=  11
# Read address=0x20000dc0, burstcount=  11
# Read address=0x20000e70, burstcount=  11
# Read address=0x20000f20, burstcount=  11
# Read address=0x20000fd0, burstcount=  11
# Read address=0x20001080, burstcount=  11
# Read address=0x20001130, burstcount=  11
# Read address=0x200011e0, burstcount=  11
# Read address=0x20001290, burstcount=  11
# Read address=0x20001340, burstcount=  11
# Read address=0x200013f0, burstcount=  11
# Read address=0x200014a0, burstcount=  11
# Read address=0x20001550, burstcount=  11
# Read address=0x20001600, burstcount=  11
# Read address=0x200016b0, burstcount=  11
# Read address=0x20001760, burstcount=  11
# Read address=0x20001810, burstcount=  11
# Read address=0x200018c0, burstcount=  11
# Read address=0x20001970, burstcount=  11
# Read address=0x20001a20, burstcount=  11
# Read address=0x20001ad0, burstcount=  11
# Read address=0x20001b80, burstcount=  11
# Read address=0x20001c30, burstcount=  11
# Read address=0x20001ce0, burstcount=  11
# Read address=0x20001d90, burstcount=  11
# Read address=0x20001e40, burstcount=  11
# Read address=0x20001ef0, burstcount=  11
# Read address=0x20001fa0, burstcount=  11
# Read address=0x20002050, burstcount=  11
# Read address=0x20002100, burstcount=  11
# Read address=0x200021b0, burstcount=  11
# Read address=0x20002260, burstcount=  11
# Read address=0x20002310, burstcount=  11
# Read address=0x200023c0, burstcount=  11
# Read address=0x20002470, burstcount=  11
# Read address=0x20002520, burstcount=  11
# Read address=0x200025d0, burstcount=  11
# Read address=0x20002680, burstcount=  11
# Read address=0x20002730, burstcount=  11
# Read address=0x200027e0, burstcount=  11
# Read address=0x20002890, burstcount=  11
# Read address=0x20002940, burstcount=  11
# Read address=0x200029f0, burstcount=  11
# Read address=0x20002aa0, burstcount=  11
# Read address=0x20002b50, burstcount=  11
# Read address=0x20002c00, burstcount=  11
# Read address=0x20002cb0, burstcount=  11
# Read address=0x20002d60, burstcount=  11
# Read address=0x20002e10, burstcount=  11
# Read address=0x20002ec0, burstcount=  11
# Read address=0x20002f70, burstcount=  11
# Read address=0x20003020, burstcount=  11
# Read address=0x200030d0, burstcount=  11
# Read address=0x20003180, burstcount=  11
# Read address=0x20003230, burstcount=  11
# Read address=0x200032e0, burstcount=  11
# Read address=0x20003390, burstcount=  11
# Read address=0x20003440, burstcount=  11
# Read address=0x200034f0, burstcount=  11
# Read address=0x200035a0, burstcount=  11
# Read address=0x20003650, burstcount=  11
# Read address=0x20003700, burstcount=  11
# Read address=0x200037b0, burstcount=  11
# Read address=0x20003860, burstcount=  11
# Read address=0x20003910, burstcount=  11
# Read address=0x200039c0, burstcount=  11
# Read address=0x20003a70, burstcount=  11
# Read address=0x20003b20, burstcount=  11
# Read address=0x20003bd0, burstcount=  11
# Read address=0x20003c80, burstcount=  11
# Read address=0x20003d30, burstcount=  11
# Read address=0x20003de0, burstcount=  11
# Read address=0x20003e90, burstcount=  11
# Read address=0x20003f40, burstcount=  11
# Read address=0x20003ff0, burstcount=  11
# Read address=0x200040a0, burstcount=  11
# Read address=0x20004150, burstcount=  11
# Read address=0x20004200, burstcount=  11
# Read address=0x200042b0, burstcount=  11
# Read address=0x20004360, burstcount=  11
# Read address=0x20004410, burstcount=  11
# Read address=0x200044c0, burstcount=  11
# Read address=0x20004570, burstcount=  11
# Read address=0x20004620, burstcount=  11
# Read address=0x200046d0, burstcount=  11
# Read address=0x20004780, burstcount=  11
# Read address=0x20004830, burstcount=  11
# Read address=0x200048e0, burstcount=  11
# Read address=0x20004990, burstcount=  11
# Read address=0x20004a40, burstcount=  11
# Read address=0x20004af0, burstcount=  11
# Read address=0x20004ba0, burstcount=  11
# Read address=0x20004c50, burstcount=  11
# Read address=0x20004d00, burstcount=  11
# Read address=0x20004db0, burstcount=  11
# Read address=0x20004e60, burstcount=  11
# Read address=0x20004f10, burstcount=  11
# Read address=0x20004fc0, burstcount=  11
# Read address=0x20005070, burstcount=  11
# Read address=0x20005120, burstcount=  11
# Read address=0x200051d0, burstcount=  11
# Read address=0x20005280, burstcount=  11
# Read address=0x20005330, burstcount=  11
# Read address=0x200053e0, burstcount=  11
# Read address=0x20005490, burstcount=  11
# Read address=0x20005540, burstcount=  11
# Read address=0x200055f0, burstcount=  11
# Read address=0x200056a0, burstcount=  11
# Read address=0x20005750, burstcount=  11
# Read address=0x20005800, burstcount=  11
# Read address=0x200058b0, burstcount=  11
# Read address=0x20005960, burstcount=  11
# Read address=0x20005a10, burstcount=  11
# Read address=0x20005ac0, burstcount=  11
# Read address=0x20005b70, burstcount=  11
# Read address=0x20005c20, burstcount=  11
# Read address=0x20005cd0, burstcount=  11
# Read address=0x20005d80, burstcount=  11
# Read address=0x20005e30, burstcount=  11
# Read address=0x20005ee0, burstcount=  11
# Read address=0x20005f90, burstcount=  11
# Read address=0x20006040, burstcount=  11
# Read address=0x200060f0, burstcount=  11
# Read address=0x200061a0, burstcount=  11
# Read address=0x20006250, burstcount=  11
# Read address=0x20006300, burstcount=  11
# Read address=0x200063b0, burstcount=  11
# Read address=0x20006460, burstcount=  11
# Read address=0x20006510, burstcount=  11
# Read address=0x200065c0, burstcount=  11
# Read address=0x20006670, burstcount=  11
# Read address=0x20006720, burstcount=  11
# Read address=0x200067d0, burstcount=  11
# Read address=0x20006880, burstcount=  11
# Read address=0x20006930, burstcount=  11
# Read address=0x200069e0, burstcount=  11
# Read address=0x20006a90, burstcount=  11
# Read address=0x20006b40, burstcount=  11
# Read address=0x20006bf0, burstcount=  11
# Read address=0x20006ca0, burstcount=  11
# Read address=0x20006d50, burstcount=  11
# Read address=0x20006e00, burstcount=  11
# Read address=0x20006eb0, burstcount=  11
# Read address=0x20006f60, burstcount=  11
# Read address=0x20007010, burstcount=  11
# Read address=0x200070c0, burstcount=  11
# Read address=0x20007170, burstcount=  11
# Read address=0x20007220, burstcount=  11
# Read address=0x200072d0, burstcount=  11
# Read address=0x20007380, burstcount=  11
# Read address=0x20007430, burstcount=  11
# Read address=0x200074e0, burstcount=  11
# Read address=0x20007590, burstcount=  11
# Read address=0x20007640, burstcount=  11
# Read address=0x200076f0, burstcount=  11
# Read address=0x200077a0, burstcount=  11
# Read address=0x20007850, burstcount=  11
# Read address=0x20007900, burstcount=   1
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Warning : Address pointed at port A is out of bound!
# Time: 2198490000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[0].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2198490000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[0].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(145)
#    Time: 2201500 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 145
add wave -position insertpoint  \
sim:/top_tb/u0/f2h_pio32_data_in
quit -si,
# unknown switch: -si,
quit -sim
# End time: 18:39:30 on Apr 04,2025, Elapsed time: 0:01:44
# Errors: 0, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:39:32 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:39:32 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:39:32 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:39:32 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:39:32 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:39:32 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:39:32 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:39:32 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:39:32 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:39:32 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:39:32 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:39:33 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:39:33 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 18:39:33 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 18:39:35 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
add wave -position insertpoint  \
sim:/top_tb/f2h_pio32
run -a
#       29216 bytes read from utils/mem_in.bin to addr   805306368.
#       30992 bytes read from utils/mem_w.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x20000210, burstcount=  11
# Read address=0x200002c0, burstcount=  11
# Read address=0x20000370, burstcount=  11
# Read address=0x20000420, burstcount=  11
# Read address=0x200004d0, burstcount=  11
# Read address=0x20000580, burstcount=  11
# Read address=0x20000630, burstcount=  11
# Read address=0x200006e0, burstcount=  11
# Read address=0x20000790, burstcount=  11
# Read address=0x20000840, burstcount=  11
# Read address=0x200008f0, burstcount=  11
# Read address=0x200009a0, burstcount=  11
# Read address=0x20000a50, burstcount=  11
# Read address=0x20000b00, burstcount=  11
# Read address=0x20000bb0, burstcount=  11
# Read address=0x20000c60, burstcount=  11
# Read address=0x20000d10, burstcount=  11
# Read address=0x20000dc0, burstcount=  11
# Read address=0x20000e70, burstcount=  11
# Read address=0x20000f20, burstcount=  11
# Read address=0x20000fd0, burstcount=  11
# Read address=0x20001080, burstcount=  11
# Read address=0x20001130, burstcount=  11
# Read address=0x200011e0, burstcount=  11
# Read address=0x20001290, burstcount=  11
# Read address=0x20001340, burstcount=  11
# Read address=0x200013f0, burstcount=  11
# Read address=0x200014a0, burstcount=  11
# Read address=0x20001550, burstcount=  11
# Read address=0x20001600, burstcount=  11
# Read address=0x200016b0, burstcount=  11
# Read address=0x20001760, burstcount=  11
# Read address=0x20001810, burstcount=  11
# Read address=0x200018c0, burstcount=  11
# Read address=0x20001970, burstcount=  11
# Read address=0x20001a20, burstcount=  11
# Read address=0x20001ad0, burstcount=  11
# Read address=0x20001b80, burstcount=  11
# Read address=0x20001c30, burstcount=  11
# Read address=0x20001ce0, burstcount=  11
# Read address=0x20001d90, burstcount=  11
# Read address=0x20001e40, burstcount=  11
# Read address=0x20001ef0, burstcount=  11
# Read address=0x20001fa0, burstcount=  11
# Read address=0x20002050, burstcount=  11
# Read address=0x20002100, burstcount=  11
# Read address=0x200021b0, burstcount=  11
# Read address=0x20002260, burstcount=  11
# Read address=0x20002310, burstcount=  11
# Read address=0x200023c0, burstcount=  11
# Read address=0x20002470, burstcount=  11
# Read address=0x20002520, burstcount=  11
# Read address=0x200025d0, burstcount=  11
# Read address=0x20002680, burstcount=  11
# Read address=0x20002730, burstcount=  11
# Read address=0x200027e0, burstcount=  11
# Read address=0x20002890, burstcount=  11
# Read address=0x20002940, burstcount=  11
# Read address=0x200029f0, burstcount=  11
# Read address=0x20002aa0, burstcount=  11
# Read address=0x20002b50, burstcount=  11
# Read address=0x20002c00, burstcount=  11
# Read address=0x20002cb0, burstcount=  11
# Read address=0x20002d60, burstcount=  11
# Read address=0x20002e10, burstcount=  11
# Read address=0x20002ec0, burstcount=  11
# Read address=0x20002f70, burstcount=  11
# Read address=0x20003020, burstcount=  11
# Read address=0x200030d0, burstcount=  11
# Read address=0x20003180, burstcount=  11
# Read address=0x20003230, burstcount=  11
# Read address=0x200032e0, burstcount=  11
# Read address=0x20003390, burstcount=  11
# Read address=0x20003440, burstcount=  11
# Read address=0x200034f0, burstcount=  11
# Read address=0x200035a0, burstcount=  11
# Read address=0x20003650, burstcount=  11
# Read address=0x20003700, burstcount=  11
# Read address=0x200037b0, burstcount=  11
# Read address=0x20003860, burstcount=  11
# Read address=0x20003910, burstcount=  11
# Read address=0x200039c0, burstcount=  11
# Read address=0x20003a70, burstcount=  11
# Read address=0x20003b20, burstcount=  11
# Read address=0x20003bd0, burstcount=  11
# Read address=0x20003c80, burstcount=  11
# Read address=0x20003d30, burstcount=  11
# Read address=0x20003de0, burstcount=  11
# Read address=0x20003e90, burstcount=  11
# Read address=0x20003f40, burstcount=  11
# Read address=0x20003ff0, burstcount=  11
# Read address=0x200040a0, burstcount=  11
# Read address=0x20004150, burstcount=  11
# Read address=0x20004200, burstcount=  11
# Read address=0x200042b0, burstcount=  11
# Read address=0x20004360, burstcount=  11
# Read address=0x20004410, burstcount=  11
# Read address=0x200044c0, burstcount=  11
# Read address=0x20004570, burstcount=  11
# Read address=0x20004620, burstcount=  11
# Read address=0x200046d0, burstcount=  11
# Read address=0x20004780, burstcount=  11
# Read address=0x20004830, burstcount=  11
# Read address=0x200048e0, burstcount=  11
# Read address=0x20004990, burstcount=  11
# Read address=0x20004a40, burstcount=  11
# Read address=0x20004af0, burstcount=  11
# Read address=0x20004ba0, burstcount=  11
# Read address=0x20004c50, burstcount=  11
# Read address=0x20004d00, burstcount=  11
# Read address=0x20004db0, burstcount=  11
# Read address=0x20004e60, burstcount=  11
# Read address=0x20004f10, burstcount=  11
# Read address=0x20004fc0, burstcount=  11
# Read address=0x20005070, burstcount=  11
# Read address=0x20005120, burstcount=  11
# Read address=0x200051d0, burstcount=  11
# Read address=0x20005280, burstcount=  11
# Read address=0x20005330, burstcount=  11
# Read address=0x200053e0, burstcount=  11
# Read address=0x20005490, burstcount=  11
# Read address=0x20005540, burstcount=  11
# Read address=0x200055f0, burstcount=  11
# Read address=0x200056a0, burstcount=  11
# Read address=0x20005750, burstcount=  11
# Read address=0x20005800, burstcount=  11
# Read address=0x200058b0, burstcount=  11
# Read address=0x20005960, burstcount=  11
# Read address=0x20005a10, burstcount=  11
# Read address=0x20005ac0, burstcount=  11
# Read address=0x20005b70, burstcount=  11
# Read address=0x20005c20, burstcount=  11
# Read address=0x20005cd0, burstcount=  11
# Read address=0x20005d80, burstcount=  11
# Read address=0x20005e30, burstcount=  11
# Read address=0x20005ee0, burstcount=  11
# Read address=0x20005f90, burstcount=  11
# Read address=0x20006040, burstcount=  11
# Read address=0x200060f0, burstcount=  11
# Read address=0x200061a0, burstcount=  11
# Read address=0x20006250, burstcount=  11
# Read address=0x20006300, burstcount=  11
# Read address=0x200063b0, burstcount=  11
# Read address=0x20006460, burstcount=  11
# Read address=0x20006510, burstcount=  11
# Read address=0x200065c0, burstcount=  11
# Read address=0x20006670, burstcount=  11
# Read address=0x20006720, burstcount=  11
# Read address=0x200067d0, burstcount=  11
# Read address=0x20006880, burstcount=  11
# Read address=0x20006930, burstcount=  11
# Read address=0x200069e0, burstcount=  11
# Read address=0x20006a90, burstcount=  11
# Read address=0x20006b40, burstcount=  11
# Read address=0x20006bf0, burstcount=  11
# Read address=0x20006ca0, burstcount=  11
# Read address=0x20006d50, burstcount=  11
# Read address=0x20006e00, burstcount=  11
# Read address=0x20006eb0, burstcount=  11
# Read address=0x20006f60, burstcount=  11
# Read address=0x20007010, burstcount=  11
# Read address=0x200070c0, burstcount=  11
# Read address=0x20007170, burstcount=  11
# Read address=0x20007220, burstcount=  11
# Read address=0x200072d0, burstcount=  11
# Read address=0x20007380, burstcount=  11
# Read address=0x20007430, burstcount=  11
# Read address=0x200074e0, burstcount=  11
# Read address=0x20007590, burstcount=  11
# Read address=0x20007640, burstcount=  11
# Read address=0x200076f0, burstcount=  11
# Read address=0x200077a0, burstcount=  11
# Read address=0x20007850, burstcount=  11
# Read address=0x20007900, burstcount=   1
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Warning : Address pointed at port A is out of bound!
# Time: 2198490000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[3].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(145)
#    Time: 2201500 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 145
quit -sim
# End time: 18:45:58 on Apr 04,2025, Elapsed time: 0:06:23
# Errors: 0, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:46:00 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:46:00 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:46:00 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:46:00 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:46:00 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:46:00 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:46:00 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:46:00 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:46:00 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:46:00 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:46:00 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:46:00 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:46:00 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 18:46:01 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 18:46:03 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from utils/mem_in.bin to addr   805306368.
#       30992 bytes read from utils/mem_w.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x20000210, burstcount=  11
# Read address=0x200002c0, burstcount=  11
# Read address=0x20000370, burstcount=  11
# Read address=0x20000420, burstcount=  11
# Read address=0x200004d0, burstcount=  11
# Read address=0x20000580, burstcount=  11
# Read address=0x20000630, burstcount=  11
# Read address=0x200006e0, burstcount=  11
# Read address=0x20000790, burstcount=  11
# Read address=0x20000840, burstcount=  11
# Read address=0x200008f0, burstcount=  11
# Read address=0x200009a0, burstcount=  11
# Read address=0x20000a50, burstcount=  11
# Read address=0x20000b00, burstcount=  11
# Read address=0x20000bb0, burstcount=  11
# Read address=0x20000c60, burstcount=  11
# Read address=0x20000d10, burstcount=  11
# Read address=0x20000dc0, burstcount=  11
# Read address=0x20000e70, burstcount=  11
# Read address=0x20000f20, burstcount=  11
# Read address=0x20000fd0, burstcount=  11
# Read address=0x20001080, burstcount=  11
# Read address=0x20001130, burstcount=  11
# Read address=0x200011e0, burstcount=  11
# Read address=0x20001290, burstcount=  11
# Read address=0x20001340, burstcount=  11
# Read address=0x200013f0, burstcount=  11
# Read address=0x200014a0, burstcount=  11
# Read address=0x20001550, burstcount=  11
# Read address=0x20001600, burstcount=  11
# Read address=0x200016b0, burstcount=  11
# Read address=0x20001760, burstcount=  11
# Read address=0x20001810, burstcount=  11
# Read address=0x200018c0, burstcount=  11
# Read address=0x20001970, burstcount=  11
# Read address=0x20001a20, burstcount=  11
# Read address=0x20001ad0, burstcount=  11
# Read address=0x20001b80, burstcount=  11
# Read address=0x20001c30, burstcount=  11
# Read address=0x20001ce0, burstcount=  11
# Read address=0x20001d90, burstcount=  11
# Read address=0x20001e40, burstcount=  11
# Read address=0x20001ef0, burstcount=  11
# Read address=0x20001fa0, burstcount=  11
# Read address=0x20002050, burstcount=  11
# Read address=0x20002100, burstcount=  11
# Read address=0x200021b0, burstcount=  11
# Read address=0x20002260, burstcount=  11
# Read address=0x20002310, burstcount=  11
# Read address=0x200023c0, burstcount=  11
# Read address=0x20002470, burstcount=  11
# Read address=0x20002520, burstcount=  11
# Read address=0x200025d0, burstcount=  11
# Read address=0x20002680, burstcount=  11
# Read address=0x20002730, burstcount=  11
# Read address=0x200027e0, burstcount=  11
# Read address=0x20002890, burstcount=  11
# Read address=0x20002940, burstcount=  11
# Read address=0x200029f0, burstcount=  11
# Read address=0x20002aa0, burstcount=  11
# Read address=0x20002b50, burstcount=  11
# Read address=0x20002c00, burstcount=  11
# Read address=0x20002cb0, burstcount=  11
# Read address=0x20002d60, burstcount=  11
# Read address=0x20002e10, burstcount=  11
# Read address=0x20002ec0, burstcount=  11
# Read address=0x20002f70, burstcount=  11
# Read address=0x20003020, burstcount=  11
# Read address=0x200030d0, burstcount=  11
# Read address=0x20003180, burstcount=  11
# Read address=0x20003230, burstcount=  11
# Read address=0x200032e0, burstcount=  11
# Read address=0x20003390, burstcount=  11
# Read address=0x20003440, burstcount=  11
# Read address=0x200034f0, burstcount=  11
# Read address=0x200035a0, burstcount=  11
# Read address=0x20003650, burstcount=  11
# Read address=0x20003700, burstcount=  11
# Read address=0x200037b0, burstcount=  11
# Read address=0x20003860, burstcount=  11
# Read address=0x20003910, burstcount=  11
# Read address=0x200039c0, burstcount=  11
# Read address=0x20003a70, burstcount=  11
# Read address=0x20003b20, burstcount=  11
# Read address=0x20003bd0, burstcount=  11
# Read address=0x20003c80, burstcount=  11
# Read address=0x20003d30, burstcount=  11
# Read address=0x20003de0, burstcount=  11
# Read address=0x20003e90, burstcount=  11
# Read address=0x20003f40, burstcount=  11
# Read address=0x20003ff0, burstcount=  11
# Read address=0x200040a0, burstcount=  11
# Read address=0x20004150, burstcount=  11
# Read address=0x20004200, burstcount=  11
# Read address=0x200042b0, burstcount=  11
# Read address=0x20004360, burstcount=  11
# Read address=0x20004410, burstcount=  11
# Read address=0x200044c0, burstcount=  11
# Read address=0x20004570, burstcount=  11
# Read address=0x20004620, burstcount=  11
# Read address=0x200046d0, burstcount=  11
# Read address=0x20004780, burstcount=  11
# Read address=0x20004830, burstcount=  11
# Read address=0x200048e0, burstcount=  11
# Read address=0x20004990, burstcount=  11
# Read address=0x20004a40, burstcount=  11
# Read address=0x20004af0, burstcount=  11
# Read address=0x20004ba0, burstcount=  11
# Read address=0x20004c50, burstcount=  11
# Read address=0x20004d00, burstcount=  11
# Read address=0x20004db0, burstcount=  11
# Read address=0x20004e60, burstcount=  11
# Read address=0x20004f10, burstcount=  11
# Read address=0x20004fc0, burstcount=  11
# Read address=0x20005070, burstcount=  11
# Read address=0x20005120, burstcount=  11
# Read address=0x200051d0, burstcount=  11
# Read address=0x20005280, burstcount=  11
# Read address=0x20005330, burstcount=  11
# Read address=0x200053e0, burstcount=  11
# Read address=0x20005490, burstcount=  11
# Read address=0x20005540, burstcount=  11
# Read address=0x200055f0, burstcount=  11
# Read address=0x200056a0, burstcount=  11
# Read address=0x20005750, burstcount=  11
# Read address=0x20005800, burstcount=  11
# Read address=0x200058b0, burstcount=  11
# Read address=0x20005960, burstcount=  11
# Read address=0x20005a10, burstcount=  11
# Read address=0x20005ac0, burstcount=  11
# Read address=0x20005b70, burstcount=  11
# Read address=0x20005c20, burstcount=  11
# Read address=0x20005cd0, burstcount=  11
# Read address=0x20005d80, burstcount=  11
# Read address=0x20005e30, burstcount=  11
# Read address=0x20005ee0, burstcount=  11
# Read address=0x20005f90, burstcount=  11
# Read address=0x20006040, burstcount=  11
# Read address=0x200060f0, burstcount=  11
# Read address=0x200061a0, burstcount=  11
# Read address=0x20006250, burstcount=  11
# Read address=0x20006300, burstcount=  11
# Read address=0x200063b0, burstcount=  11
# Read address=0x20006460, burstcount=  11
# Read address=0x20006510, burstcount=  11
# Read address=0x200065c0, burstcount=  11
# Read address=0x20006670, burstcount=  11
# Read address=0x20006720, burstcount=  11
# Read address=0x200067d0, burstcount=  11
# Read address=0x20006880, burstcount=  11
# Read address=0x20006930, burstcount=  11
# Read address=0x200069e0, burstcount=  11
# Read address=0x20006a90, burstcount=  11
# Read address=0x20006b40, burstcount=  11
# Read address=0x20006bf0, burstcount=  11
# Read address=0x20006ca0, burstcount=  11
# Read address=0x20006d50, burstcount=  11
# Read address=0x20006e00, burstcount=  11
# Read address=0x20006eb0, burstcount=  11
# Read address=0x20006f60, burstcount=  11
# Read address=0x20007010, burstcount=  11
# Read address=0x200070c0, burstcount=  11
# Read address=0x20007170, burstcount=  11
# Read address=0x20007220, burstcount=  11
# Read address=0x200072d0, burstcount=  11
# Read address=0x20007380, burstcount=  11
# Read address=0x20007430, burstcount=  11
# Read address=0x200074e0, burstcount=  11
# Read address=0x20007590, burstcount=  11
# Read address=0x20007640, burstcount=  11
# Read address=0x200076f0, burstcount=  11
# Read address=0x200077a0, burstcount=  11
# Read address=0x20007850, burstcount=  11
# Read address=0x20007900, burstcount=   1
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Warning : Address pointed at port A is out of bound!
# Time: 2198490000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[3].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(145)
#    Time: 2201500 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 145
add wave -position insertpoint  \
sim:/top_tb/i_design_top/rmio_stmm/input_data \
sim:/top_tb/i_design_top/rmio_stmm/input_we \
sim:/top_tb/i_design_top/rmio_stmm/output_data \
sim:/top_tb/i_design_top/rmio_stmm/output_re
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from utils/mem_in.bin to addr   805306368.
#       30992 bytes read from utils/mem_w.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x20000210, burstcount=  11
# Read address=0x200002c0, burstcount=  11
# Read address=0x20000370, burstcount=  11
# Read address=0x20000420, burstcount=  11
# Read address=0x200004d0, burstcount=  11
# Read address=0x20000580, burstcount=  11
# Read address=0x20000630, burstcount=  11
# Read address=0x200006e0, burstcount=  11
# Read address=0x20000790, burstcount=  11
# Read address=0x20000840, burstcount=  11
# Read address=0x200008f0, burstcount=  11
# Read address=0x200009a0, burstcount=  11
# Read address=0x20000a50, burstcount=  11
# Read address=0x20000b00, burstcount=  11
# Read address=0x20000bb0, burstcount=  11
# Read address=0x20000c60, burstcount=  11
# Read address=0x20000d10, burstcount=  11
# Read address=0x20000dc0, burstcount=  11
# Read address=0x20000e70, burstcount=  11
# Read address=0x20000f20, burstcount=  11
# Read address=0x20000fd0, burstcount=  11
# Read address=0x20001080, burstcount=  11
# Read address=0x20001130, burstcount=  11
# Read address=0x200011e0, burstcount=  11
# Read address=0x20001290, burstcount=  11
# Read address=0x20001340, burstcount=  11
# Read address=0x200013f0, burstcount=  11
# Read address=0x200014a0, burstcount=  11
# Read address=0x20001550, burstcount=  11
# Read address=0x20001600, burstcount=  11
# Read address=0x200016b0, burstcount=  11
# Read address=0x20001760, burstcount=  11
# Read address=0x20001810, burstcount=  11
# Read address=0x200018c0, burstcount=  11
# Read address=0x20001970, burstcount=  11
# Read address=0x20001a20, burstcount=  11
# Read address=0x20001ad0, burstcount=  11
# Read address=0x20001b80, burstcount=  11
# Read address=0x20001c30, burstcount=  11
# Read address=0x20001ce0, burstcount=  11
# Read address=0x20001d90, burstcount=  11
# Read address=0x20001e40, burstcount=  11
# Read address=0x20001ef0, burstcount=  11
# Read address=0x20001fa0, burstcount=  11
# Read address=0x20002050, burstcount=  11
# Read address=0x20002100, burstcount=  11
# Read address=0x200021b0, burstcount=  11
# Read address=0x20002260, burstcount=  11
# Read address=0x20002310, burstcount=  11
# Read address=0x200023c0, burstcount=  11
# Read address=0x20002470, burstcount=  11
# Read address=0x20002520, burstcount=  11
# Read address=0x200025d0, burstcount=  11
# Read address=0x20002680, burstcount=  11
# Read address=0x20002730, burstcount=  11
# Read address=0x200027e0, burstcount=  11
# Read address=0x20002890, burstcount=  11
# Read address=0x20002940, burstcount=  11
# Read address=0x200029f0, burstcount=  11
# Read address=0x20002aa0, burstcount=  11
# Read address=0x20002b50, burstcount=  11
# Read address=0x20002c00, burstcount=  11
# Read address=0x20002cb0, burstcount=  11
# Read address=0x20002d60, burstcount=  11
# Read address=0x20002e10, burstcount=  11
# Read address=0x20002ec0, burstcount=  11
# Read address=0x20002f70, burstcount=  11
# Read address=0x20003020, burstcount=  11
# Read address=0x200030d0, burstcount=  11
# Read address=0x20003180, burstcount=  11
# Read address=0x20003230, burstcount=  11
# Read address=0x200032e0, burstcount=  11
# Read address=0x20003390, burstcount=  11
# Read address=0x20003440, burstcount=  11
# Read address=0x200034f0, burstcount=  11
# Read address=0x200035a0, burstcount=  11
# Read address=0x20003650, burstcount=  11
# Read address=0x20003700, burstcount=  11
# Read address=0x200037b0, burstcount=  11
# Read address=0x20003860, burstcount=  11
# Read address=0x20003910, burstcount=  11
# Read address=0x200039c0, burstcount=  11
# Read address=0x20003a70, burstcount=  11
# Read address=0x20003b20, burstcount=  11
# Read address=0x20003bd0, burstcount=  11
# Read address=0x20003c80, burstcount=  11
# Read address=0x20003d30, burstcount=  11
# Read address=0x20003de0, burstcount=  11
# Read address=0x20003e90, burstcount=  11
# Read address=0x20003f40, burstcount=  11
# Read address=0x20003ff0, burstcount=  11
# Read address=0x200040a0, burstcount=  11
# Read address=0x20004150, burstcount=  11
# Read address=0x20004200, burstcount=  11
# Read address=0x200042b0, burstcount=  11
# Read address=0x20004360, burstcount=  11
# Read address=0x20004410, burstcount=  11
# Read address=0x200044c0, burstcount=  11
# Read address=0x20004570, burstcount=  11
# Read address=0x20004620, burstcount=  11
# Read address=0x200046d0, burstcount=  11
# Read address=0x20004780, burstcount=  11
# Read address=0x20004830, burstcount=  11
# Read address=0x200048e0, burstcount=  11
# Read address=0x20004990, burstcount=  11
# Read address=0x20004a40, burstcount=  11
# Read address=0x20004af0, burstcount=  11
# Read address=0x20004ba0, burstcount=  11
# Read address=0x20004c50, burstcount=  11
# Read address=0x20004d00, burstcount=  11
# Read address=0x20004db0, burstcount=  11
# Read address=0x20004e60, burstcount=  11
# Read address=0x20004f10, burstcount=  11
# Read address=0x20004fc0, burstcount=  11
# Read address=0x20005070, burstcount=  11
# Read address=0x20005120, burstcount=  11
# Read address=0x200051d0, burstcount=  11
# Read address=0x20005280, burstcount=  11
# Read address=0x20005330, burstcount=  11
# Read address=0x200053e0, burstcount=  11
# Read address=0x20005490, burstcount=  11
# Read address=0x20005540, burstcount=  11
# Read address=0x200055f0, burstcount=  11
# Read address=0x200056a0, burstcount=  11
# Read address=0x20005750, burstcount=  11
# Read address=0x20005800, burstcount=  11
# Read address=0x200058b0, burstcount=  11
# Read address=0x20005960, burstcount=  11
# Read address=0x20005a10, burstcount=  11
# Read address=0x20005ac0, burstcount=  11
# Read address=0x20005b70, burstcount=  11
# Read address=0x20005c20, burstcount=  11
# Read address=0x20005cd0, burstcount=  11
# Read address=0x20005d80, burstcount=  11
# Read address=0x20005e30, burstcount=  11
# Read address=0x20005ee0, burstcount=  11
# Read address=0x20005f90, burstcount=  11
# Read address=0x20006040, burstcount=  11
# Read address=0x200060f0, burstcount=  11
# Read address=0x200061a0, burstcount=  11
# Read address=0x20006250, burstcount=  11
# Read address=0x20006300, burstcount=  11
# Read address=0x200063b0, burstcount=  11
# Read address=0x20006460, burstcount=  11
# Read address=0x20006510, burstcount=  11
# Read address=0x200065c0, burstcount=  11
# Read address=0x20006670, burstcount=  11
# Read address=0x20006720, burstcount=  11
# Read address=0x200067d0, burstcount=  11
# Read address=0x20006880, burstcount=  11
# Read address=0x20006930, burstcount=  11
# Read address=0x200069e0, burstcount=  11
# Read address=0x20006a90, burstcount=  11
# Read address=0x20006b40, burstcount=  11
# Read address=0x20006bf0, burstcount=  11
# Read address=0x20006ca0, burstcount=  11
# Read address=0x20006d50, burstcount=  11
# Read address=0x20006e00, burstcount=  11
# Read address=0x20006eb0, burstcount=  11
# Read address=0x20006f60, burstcount=  11
# Read address=0x20007010, burstcount=  11
# Read address=0x200070c0, burstcount=  11
# Read address=0x20007170, burstcount=  11
# Read address=0x20007220, burstcount=  11
# Read address=0x200072d0, burstcount=  11
# Read address=0x20007380, burstcount=  11
# Read address=0x20007430, burstcount=  11
# Read address=0x200074e0, burstcount=  11
# Read address=0x20007590, burstcount=  11
# Read address=0x20007640, burstcount=  11
# Read address=0x200076f0, burstcount=  11
# Read address=0x200077a0, burstcount=  11
# Read address=0x20007850, burstcount=  11
# Read address=0x20007900, burstcount=   1
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Warning : Address pointed at port A is out of bound!
# Time: 2198490000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[3].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(145)
#    Time: 2201500 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 145
add wave -position insertpoint  \
sim:/top_tb/f2h_pio32 \
sim:/top_tb/h2f_pio32 \
sim:/top_tb/f2h_read \
sim:/top_tb/h2f_write
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from utils/mem_in.bin to addr   805306368.
#       30992 bytes read from utils/mem_w.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x20000210, burstcount=  11
# Read address=0x200002c0, burstcount=  11
# Read address=0x20000370, burstcount=  11
# Read address=0x20000420, burstcount=  11
# Read address=0x200004d0, burstcount=  11
# Read address=0x20000580, burstcount=  11
# Read address=0x20000630, burstcount=  11
# Read address=0x200006e0, burstcount=  11
# Read address=0x20000790, burstcount=  11
# Read address=0x20000840, burstcount=  11
# Read address=0x200008f0, burstcount=  11
# Read address=0x200009a0, burstcount=  11
# Read address=0x20000a50, burstcount=  11
# Read address=0x20000b00, burstcount=  11
# Read address=0x20000bb0, burstcount=  11
# Read address=0x20000c60, burstcount=  11
# Read address=0x20000d10, burstcount=  11
# Read address=0x20000dc0, burstcount=  11
# Read address=0x20000e70, burstcount=  11
# Read address=0x20000f20, burstcount=  11
# Read address=0x20000fd0, burstcount=  11
# Read address=0x20001080, burstcount=  11
# Read address=0x20001130, burstcount=  11
# Read address=0x200011e0, burstcount=  11
# Read address=0x20001290, burstcount=  11
# Read address=0x20001340, burstcount=  11
# Read address=0x200013f0, burstcount=  11
# Read address=0x200014a0, burstcount=  11
# Read address=0x20001550, burstcount=  11
# Read address=0x20001600, burstcount=  11
# Read address=0x200016b0, burstcount=  11
# Read address=0x20001760, burstcount=  11
# Read address=0x20001810, burstcount=  11
# Read address=0x200018c0, burstcount=  11
# Read address=0x20001970, burstcount=  11
# Read address=0x20001a20, burstcount=  11
# Read address=0x20001ad0, burstcount=  11
# Read address=0x20001b80, burstcount=  11
# Read address=0x20001c30, burstcount=  11
# Read address=0x20001ce0, burstcount=  11
# Read address=0x20001d90, burstcount=  11
# Read address=0x20001e40, burstcount=  11
# Read address=0x20001ef0, burstcount=  11
# Read address=0x20001fa0, burstcount=  11
# Read address=0x20002050, burstcount=  11
# Read address=0x20002100, burstcount=  11
# Read address=0x200021b0, burstcount=  11
# Read address=0x20002260, burstcount=  11
# Read address=0x20002310, burstcount=  11
# Read address=0x200023c0, burstcount=  11
# Read address=0x20002470, burstcount=  11
# Read address=0x20002520, burstcount=  11
# Read address=0x200025d0, burstcount=  11
# Read address=0x20002680, burstcount=  11
# Read address=0x20002730, burstcount=  11
# Read address=0x200027e0, burstcount=  11
# Read address=0x20002890, burstcount=  11
# Read address=0x20002940, burstcount=  11
# Read address=0x200029f0, burstcount=  11
# Read address=0x20002aa0, burstcount=  11
# Read address=0x20002b50, burstcount=  11
# Read address=0x20002c00, burstcount=  11
# Read address=0x20002cb0, burstcount=  11
# Read address=0x20002d60, burstcount=  11
# Read address=0x20002e10, burstcount=  11
# Read address=0x20002ec0, burstcount=  11
# Read address=0x20002f70, burstcount=  11
# Read address=0x20003020, burstcount=  11
# Read address=0x200030d0, burstcount=  11
# Read address=0x20003180, burstcount=  11
# Read address=0x20003230, burstcount=  11
# Read address=0x200032e0, burstcount=  11
# Read address=0x20003390, burstcount=  11
# Read address=0x20003440, burstcount=  11
# Read address=0x200034f0, burstcount=  11
# Read address=0x200035a0, burstcount=  11
# Read address=0x20003650, burstcount=  11
# Read address=0x20003700, burstcount=  11
# Read address=0x200037b0, burstcount=  11
# Read address=0x20003860, burstcount=  11
# Read address=0x20003910, burstcount=  11
# Read address=0x200039c0, burstcount=  11
# Read address=0x20003a70, burstcount=  11
# Read address=0x20003b20, burstcount=  11
# Read address=0x20003bd0, burstcount=  11
# Read address=0x20003c80, burstcount=  11
# Read address=0x20003d30, burstcount=  11
# Read address=0x20003de0, burstcount=  11
# Read address=0x20003e90, burstcount=  11
# Read address=0x20003f40, burstcount=  11
# Read address=0x20003ff0, burstcount=  11
# Read address=0x200040a0, burstcount=  11
# Read address=0x20004150, burstcount=  11
# Read address=0x20004200, burstcount=  11
# Read address=0x200042b0, burstcount=  11
# Read address=0x20004360, burstcount=  11
# Read address=0x20004410, burstcount=  11
# Read address=0x200044c0, burstcount=  11
# Read address=0x20004570, burstcount=  11
# Read address=0x20004620, burstcount=  11
# Read address=0x200046d0, burstcount=  11
# Read address=0x20004780, burstcount=  11
# Read address=0x20004830, burstcount=  11
# Read address=0x200048e0, burstcount=  11
# Read address=0x20004990, burstcount=  11
# Read address=0x20004a40, burstcount=  11
# Read address=0x20004af0, burstcount=  11
# Read address=0x20004ba0, burstcount=  11
# Read address=0x20004c50, burstcount=  11
# Read address=0x20004d00, burstcount=  11
# Read address=0x20004db0, burstcount=  11
# Read address=0x20004e60, burstcount=  11
# Read address=0x20004f10, burstcount=  11
# Read address=0x20004fc0, burstcount=  11
# Read address=0x20005070, burstcount=  11
# Read address=0x20005120, burstcount=  11
# Read address=0x200051d0, burstcount=  11
# Read address=0x20005280, burstcount=  11
# Read address=0x20005330, burstcount=  11
# Read address=0x200053e0, burstcount=  11
# Read address=0x20005490, burstcount=  11
# Read address=0x20005540, burstcount=  11
# Read address=0x200055f0, burstcount=  11
# Read address=0x200056a0, burstcount=  11
# Read address=0x20005750, burstcount=  11
# Read address=0x20005800, burstcount=  11
# Read address=0x200058b0, burstcount=  11
# Read address=0x20005960, burstcount=  11
# Read address=0x20005a10, burstcount=  11
# Read address=0x20005ac0, burstcount=  11
# Read address=0x20005b70, burstcount=  11
# Read address=0x20005c20, burstcount=  11
# Read address=0x20005cd0, burstcount=  11
# Read address=0x20005d80, burstcount=  11
# Read address=0x20005e30, burstcount=  11
# Read address=0x20005ee0, burstcount=  11
# Read address=0x20005f90, burstcount=  11
# Read address=0x20006040, burstcount=  11
# Read address=0x200060f0, burstcount=  11
# Read address=0x200061a0, burstcount=  11
# Read address=0x20006250, burstcount=  11
# Read address=0x20006300, burstcount=  11
# Read address=0x200063b0, burstcount=  11
# Read address=0x20006460, burstcount=  11
# Read address=0x20006510, burstcount=  11
# Read address=0x200065c0, burstcount=  11
# Read address=0x20006670, burstcount=  11
# Read address=0x20006720, burstcount=  11
# Read address=0x200067d0, burstcount=  11
# Read address=0x20006880, burstcount=  11
# Read address=0x20006930, burstcount=  11
# Read address=0x200069e0, burstcount=  11
# Read address=0x20006a90, burstcount=  11
# Read address=0x20006b40, burstcount=  11
# Read address=0x20006bf0, burstcount=  11
# Read address=0x20006ca0, burstcount=  11
# Read address=0x20006d50, burstcount=  11
# Read address=0x20006e00, burstcount=  11
# Read address=0x20006eb0, burstcount=  11
# Read address=0x20006f60, burstcount=  11
# Read address=0x20007010, burstcount=  11
# Read address=0x200070c0, burstcount=  11
# Read address=0x20007170, burstcount=  11
# Read address=0x20007220, burstcount=  11
# Read address=0x200072d0, burstcount=  11
# Read address=0x20007380, burstcount=  11
# Read address=0x20007430, burstcount=  11
# Read address=0x200074e0, burstcount=  11
# Read address=0x20007590, burstcount=  11
# Read address=0x20007640, burstcount=  11
# Read address=0x200076f0, burstcount=  11
# Read address=0x200077a0, burstcount=  11
# Read address=0x20007850, burstcount=  11
# Read address=0x20007900, burstcount=   1
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Warning : Address pointed at port A is out of bound!
# Time: 2198490000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[3].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(145)
#    Time: 2201500 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 145
quit -sim 
# End time: 18:55:59 on Apr 04,2025, Elapsed time: 0:09:56
# Errors: 0, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:04 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:56:04 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:05 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:56:05 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:05 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:56:05 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:05 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:56:05 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:05 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:56:05 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:05 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:56:05 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:05 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# ** Error: simulation/program/test.hps.sv(5): (vlog-2730) Undefined variable: 'N'.
# -- Compiling module top_tb
# End time: 18:56:05 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 43
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:24 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 18:56:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:24 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 18:56:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:24 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 18:56:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:24 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 18:56:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:24 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 18:56:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:24 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 18:56:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:56:24 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 18:56:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 18:56:27 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from utils/mem_in.bin to addr   805306368.
#       30992 bytes read from utils/mem_w.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x20000210, burstcount=  11
# Read address=0x200002c0, burstcount=  11
# Read address=0x20000370, burstcount=  11
# Read address=0x20000420, burstcount=  11
# Read address=0x200004d0, burstcount=  11
# Read address=0x20000580, burstcount=  11
# Read address=0x20000630, burstcount=  11
# Read address=0x200006e0, burstcount=  11
# Read address=0x20000790, burstcount=  11
# Read address=0x20000840, burstcount=  11
# Read address=0x200008f0, burstcount=  11
# Read address=0x200009a0, burstcount=  11
# Read address=0x20000a50, burstcount=  11
# Read address=0x20000b00, burstcount=  11
# Read address=0x20000bb0, burstcount=  11
# Read address=0x20000c60, burstcount=  11
# Read address=0x20000d10, burstcount=  11
# Read address=0x20000dc0, burstcount=  11
# Read address=0x20000e70, burstcount=  11
# Read address=0x20000f20, burstcount=  11
# Read address=0x20000fd0, burstcount=  11
# Read address=0x20001080, burstcount=  11
# Read address=0x20001130, burstcount=  11
# Read address=0x200011e0, burstcount=  11
# Read address=0x20001290, burstcount=  11
# Read address=0x20001340, burstcount=  11
# Read address=0x200013f0, burstcount=  11
# Read address=0x200014a0, burstcount=  11
# Read address=0x20001550, burstcount=  11
# Read address=0x20001600, burstcount=  11
# Read address=0x200016b0, burstcount=  11
# Read address=0x20001760, burstcount=  11
# Read address=0x20001810, burstcount=  11
# Read address=0x200018c0, burstcount=  11
# Read address=0x20001970, burstcount=  11
# Read address=0x20001a20, burstcount=  11
# Read address=0x20001ad0, burstcount=  11
# Read address=0x20001b80, burstcount=  11
# Read address=0x20001c30, burstcount=  11
# Read address=0x20001ce0, burstcount=  11
# Read address=0x20001d90, burstcount=  11
# Read address=0x20001e40, burstcount=  11
# Read address=0x20001ef0, burstcount=  11
# Read address=0x20001fa0, burstcount=  11
# Read address=0x20002050, burstcount=  11
# Read address=0x20002100, burstcount=  11
# Read address=0x200021b0, burstcount=  11
# Read address=0x20002260, burstcount=  11
# Read address=0x20002310, burstcount=  11
# Read address=0x200023c0, burstcount=  11
# Read address=0x20002470, burstcount=  11
# Read address=0x20002520, burstcount=  11
# Read address=0x200025d0, burstcount=  11
# Read address=0x20002680, burstcount=  11
# Read address=0x20002730, burstcount=  11
# Read address=0x200027e0, burstcount=  11
# Read address=0x20002890, burstcount=  11
# Read address=0x20002940, burstcount=  11
# Read address=0x200029f0, burstcount=  11
# Read address=0x20002aa0, burstcount=  11
# Read address=0x20002b50, burstcount=  11
# Read address=0x20002c00, burstcount=  11
# Read address=0x20002cb0, burstcount=  11
# Read address=0x20002d60, burstcount=  11
# Read address=0x20002e10, burstcount=  11
# Read address=0x20002ec0, burstcount=  11
# Read address=0x20002f70, burstcount=  11
# Read address=0x20003020, burstcount=  11
# Read address=0x200030d0, burstcount=  11
# Read address=0x20003180, burstcount=  11
# Read address=0x20003230, burstcount=  11
# Read address=0x200032e0, burstcount=  11
# Read address=0x20003390, burstcount=  11
# Read address=0x20003440, burstcount=  11
# Read address=0x200034f0, burstcount=  11
# Read address=0x200035a0, burstcount=  11
# Read address=0x20003650, burstcount=  11
# Read address=0x20003700, burstcount=  11
# Read address=0x200037b0, burstcount=  11
# Read address=0x20003860, burstcount=  11
# Read address=0x20003910, burstcount=  11
# Read address=0x200039c0, burstcount=  11
# Read address=0x20003a70, burstcount=  11
# Read address=0x20003b20, burstcount=  11
# Read address=0x20003bd0, burstcount=  11
# Read address=0x20003c80, burstcount=  11
# Read address=0x20003d30, burstcount=  11
# Read address=0x20003de0, burstcount=  11
# Read address=0x20003e90, burstcount=  11
# Read address=0x20003f40, burstcount=  11
# Read address=0x20003ff0, burstcount=  11
# Read address=0x200040a0, burstcount=  11
# Read address=0x20004150, burstcount=  11
# Read address=0x20004200, burstcount=  11
# Read address=0x200042b0, burstcount=  11
# Read address=0x20004360, burstcount=  11
# Read address=0x20004410, burstcount=  11
# Read address=0x200044c0, burstcount=  11
# Read address=0x20004570, burstcount=  11
# Read address=0x20004620, burstcount=  11
# Read address=0x200046d0, burstcount=  11
# Read address=0x20004780, burstcount=  11
# Read address=0x20004830, burstcount=  11
# Read address=0x200048e0, burstcount=  11
# Read address=0x20004990, burstcount=  11
# Read address=0x20004a40, burstcount=  11
# Read address=0x20004af0, burstcount=  11
# Read address=0x20004ba0, burstcount=  11
# Read address=0x20004c50, burstcount=  11
# Read address=0x20004d00, burstcount=  11
# Read address=0x20004db0, burstcount=  11
# Read address=0x20004e60, burstcount=  11
# Read address=0x20004f10, burstcount=  11
# Read address=0x20004fc0, burstcount=  11
# Read address=0x20005070, burstcount=  11
# Read address=0x20005120, burstcount=  11
# Read address=0x200051d0, burstcount=  11
# Read address=0x20005280, burstcount=  11
# Read address=0x20005330, burstcount=  11
# Read address=0x200053e0, burstcount=  11
# Read address=0x20005490, burstcount=  11
# Read address=0x20005540, burstcount=  11
# Read address=0x200055f0, burstcount=  11
# Read address=0x200056a0, burstcount=  11
# Read address=0x20005750, burstcount=  11
# Read address=0x20005800, burstcount=  11
# Read address=0x200058b0, burstcount=  11
# Read address=0x20005960, burstcount=  11
# Read address=0x20005a10, burstcount=  11
# Read address=0x20005ac0, burstcount=  11
# Read address=0x20005b70, burstcount=  11
# Read address=0x20005c20, burstcount=  11
# Read address=0x20005cd0, burstcount=  11
# Read address=0x20005d80, burstcount=  11
# Read address=0x20005e30, burstcount=  11
# Read address=0x20005ee0, burstcount=  11
# Read address=0x20005f90, burstcount=  11
# Read address=0x20006040, burstcount=  11
# Read address=0x200060f0, burstcount=  11
# Read address=0x200061a0, burstcount=  11
# Read address=0x20006250, burstcount=  11
# Read address=0x20006300, burstcount=  11
# Read address=0x200063b0, burstcount=  11
# Read address=0x20006460, burstcount=  11
# Read address=0x20006510, burstcount=  11
# Read address=0x200065c0, burstcount=  11
# Read address=0x20006670, burstcount=  11
# Read address=0x20006720, burstcount=  11
# Read address=0x200067d0, burstcount=  11
# Read address=0x20006880, burstcount=  11
# Read address=0x20006930, burstcount=  11
# Read address=0x200069e0, burstcount=  11
# Read address=0x20006a90, burstcount=  11
# Read address=0x20006b40, burstcount=  11
# Read address=0x20006bf0, burstcount=  11
# Read address=0x20006ca0, burstcount=  11
# Read address=0x20006d50, burstcount=  11
# Read address=0x20006e00, burstcount=  11
# Read address=0x20006eb0, burstcount=  11
# Read address=0x20006f60, burstcount=  11
# Read address=0x20007010, burstcount=  11
# Read address=0x200070c0, burstcount=  11
# Read address=0x20007170, burstcount=  11
# Read address=0x20007220, burstcount=  11
# Read address=0x200072d0, burstcount=  11
# Read address=0x20007380, burstcount=  11
# Read address=0x20007430, burstcount=  11
# Read address=0x200074e0, burstcount=  11
# Read address=0x20007590, burstcount=  11
# Read address=0x20007640, burstcount=  11
# Read address=0x200076f0, burstcount=  11
# Read address=0x200077a0, burstcount=  11
# Read address=0x20007850, burstcount=  11
# Read address=0x20007900, burstcount=   1
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Warning : Address pointed at port A is out of bound!
# Time: 2198490000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[3].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2198490000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[3].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(145)
#    Time: 2201500 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 145
quit -sim
# End time: 19:11:42 on Apr 04,2025, Elapsed time: 0:15:15
# Errors: 0, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:11:44 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 19:11:44 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:11:44 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 19:11:44 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:11:44 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 19:11:44 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:11:44 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 19:11:44 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:11:44 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 19:11:44 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:11:44 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 19:11:44 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:11:45 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# ** Error: (vlog-13069) ** while parsing file included at simulation/testbench/soc_system_bfm.sv(139)
# ** at simulation/program/stmm.hps.sv(11): near ",": syntax error, unexpected ','.
# ** Error: (vlog-13069) ** while parsing file included at simulation/testbench/soc_system_bfm.sv(139)
# ** at simulation/program/stmm.hps.sv(15): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing file included at simulation/testbench/soc_system_bfm.sv(139)
# ** at simulation/program/stmm.hps.sv(17): near ",": syntax error, unexpected ','.
# -- Compiling module top_tb
# End time: 19:11:45 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 43
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:13:04 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 19:13:04 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:13:04 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 19:13:04 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:13:04 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 19:13:04 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:13:04 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 19:13:04 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:13:04 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 19:13:04 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:13:04 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 19:13:04 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:13:04 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 19:13:04 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 19:13:07 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/stmm_x.bin to addr   805306368.
#       30992 bytes read from test_data/stmm_w.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x20000210, burstcount=  11
# Read address=0x200002c0, burstcount=  11
# Read address=0x20000370, burstcount=  11
# Read address=0x20000420, burstcount=  11
# Read address=0x200004d0, burstcount=  11
# Read address=0x20000580, burstcount=  11
# Read address=0x20000630, burstcount=  11
# Read address=0x200006e0, burstcount=  11
# Read address=0x20000790, burstcount=  11
# Read address=0x20000840, burstcount=  11
# Read address=0x200008f0, burstcount=  11
# Read address=0x200009a0, burstcount=  11
# Read address=0x20000a50, burstcount=  11
# Read address=0x20000b00, burstcount=  11
# Read address=0x20000bb0, burstcount=  11
# Read address=0x20000c60, burstcount=  11
# Read address=0x20000d10, burstcount=  11
# Read address=0x20000dc0, burstcount=  11
# Read address=0x20000e70, burstcount=  11
# Read address=0x20000f20, burstcount=  11
# Read address=0x20000fd0, burstcount=  11
# Read address=0x20001080, burstcount=  11
# Read address=0x20001130, burstcount=  11
# Read address=0x200011e0, burstcount=  11
# Read address=0x20001290, burstcount=  11
# Read address=0x20001340, burstcount=  11
# Read address=0x200013f0, burstcount=  11
# Read address=0x200014a0, burstcount=  11
# Read address=0x20001550, burstcount=  11
# Read address=0x20001600, burstcount=  11
# Read address=0x200016b0, burstcount=  11
# Read address=0x20001760, burstcount=  11
# Read address=0x20001810, burstcount=  11
# Read address=0x200018c0, burstcount=  11
# Read address=0x20001970, burstcount=  11
# Read address=0x20001a20, burstcount=  11
# Read address=0x20001ad0, burstcount=  11
# Read address=0x20001b80, burstcount=  11
# Read address=0x20001c30, burstcount=  11
# Read address=0x20001ce0, burstcount=  11
# Read address=0x20001d90, burstcount=  11
# Read address=0x20001e40, burstcount=  11
# Read address=0x20001ef0, burstcount=  11
# Read address=0x20001fa0, burstcount=  11
# Read address=0x20002050, burstcount=  11
# Read address=0x20002100, burstcount=  11
# Read address=0x200021b0, burstcount=  11
# Read address=0x20002260, burstcount=  11
# Read address=0x20002310, burstcount=  11
# Read address=0x200023c0, burstcount=  11
# Read address=0x20002470, burstcount=  11
# Read address=0x20002520, burstcount=  11
# Read address=0x200025d0, burstcount=  11
# Read address=0x20002680, burstcount=  11
# Read address=0x20002730, burstcount=  11
# Read address=0x200027e0, burstcount=  11
# Read address=0x20002890, burstcount=  11
# Read address=0x20002940, burstcount=  11
# Read address=0x200029f0, burstcount=  11
# Read address=0x20002aa0, burstcount=  11
# Read address=0x20002b50, burstcount=  11
# Read address=0x20002c00, burstcount=  11
# Read address=0x20002cb0, burstcount=  11
# Read address=0x20002d60, burstcount=  11
# Read address=0x20002e10, burstcount=  11
# Read address=0x20002ec0, burstcount=  11
# Read address=0x20002f70, burstcount=  11
# Read address=0x20003020, burstcount=  11
# Read address=0x200030d0, burstcount=  11
# Read address=0x20003180, burstcount=  11
# Read address=0x20003230, burstcount=  11
# Read address=0x200032e0, burstcount=  11
# Read address=0x20003390, burstcount=  11
# Read address=0x20003440, burstcount=  11
# Read address=0x200034f0, burstcount=  11
# Read address=0x200035a0, burstcount=  11
# Read address=0x20003650, burstcount=  11
# Read address=0x20003700, burstcount=  11
# Read address=0x200037b0, burstcount=  11
# Read address=0x20003860, burstcount=  11
# Read address=0x20003910, burstcount=  11
# Read address=0x200039c0, burstcount=  11
# Read address=0x20003a70, burstcount=  11
# Read address=0x20003b20, burstcount=  11
# Read address=0x20003bd0, burstcount=  11
# Read address=0x20003c80, burstcount=  11
# Read address=0x20003d30, burstcount=  11
# Read address=0x20003de0, burstcount=  11
# Read address=0x20003e90, burstcount=  11
# Read address=0x20003f40, burstcount=  11
# Read address=0x20003ff0, burstcount=  11
# Read address=0x200040a0, burstcount=  11
# Read address=0x20004150, burstcount=  11
# Read address=0x20004200, burstcount=  11
# Read address=0x200042b0, burstcount=  11
# Read address=0x20004360, burstcount=  11
# Read address=0x20004410, burstcount=  11
# Read address=0x200044c0, burstcount=  11
# Read address=0x20004570, burstcount=  11
# Read address=0x20004620, burstcount=  11
# Read address=0x200046d0, burstcount=  11
# Read address=0x20004780, burstcount=  11
# Read address=0x20004830, burstcount=  11
# Read address=0x200048e0, burstcount=  11
# Read address=0x20004990, burstcount=  11
# Read address=0x20004a40, burstcount=  11
# Read address=0x20004af0, burstcount=  11
# Read address=0x20004ba0, burstcount=  11
# Read address=0x20004c50, burstcount=  11
# Read address=0x20004d00, burstcount=  11
# Read address=0x20004db0, burstcount=  11
# Read address=0x20004e60, burstcount=  11
# Read address=0x20004f10, burstcount=  11
# Read address=0x20004fc0, burstcount=  11
# Read address=0x20005070, burstcount=  11
# Read address=0x20005120, burstcount=  11
# Read address=0x200051d0, burstcount=  11
# Read address=0x20005280, burstcount=  11
# Read address=0x20005330, burstcount=  11
# Read address=0x200053e0, burstcount=  11
# Read address=0x20005490, burstcount=  11
# Read address=0x20005540, burstcount=  11
# Read address=0x200055f0, burstcount=  11
# Read address=0x200056a0, burstcount=  11
# Read address=0x20005750, burstcount=  11
# Read address=0x20005800, burstcount=  11
# Read address=0x200058b0, burstcount=  11
# Read address=0x20005960, burstcount=  11
# Read address=0x20005a10, burstcount=  11
# Read address=0x20005ac0, burstcount=  11
# Read address=0x20005b70, burstcount=  11
# Read address=0x20005c20, burstcount=  11
# Read address=0x20005cd0, burstcount=  11
# Read address=0x20005d80, burstcount=  11
# Read address=0x20005e30, burstcount=  11
# Read address=0x20005ee0, burstcount=  11
# Read address=0x20005f90, burstcount=  11
# Read address=0x20006040, burstcount=  11
# Read address=0x200060f0, burstcount=  11
# Read address=0x200061a0, burstcount=  11
# Read address=0x20006250, burstcount=  11
# Read address=0x20006300, burstcount=  11
# Read address=0x200063b0, burstcount=  11
# Read address=0x20006460, burstcount=  11
# Read address=0x20006510, burstcount=  11
# Read address=0x200065c0, burstcount=  11
# Read address=0x20006670, burstcount=  11
# Read address=0x20006720, burstcount=  11
# Read address=0x200067d0, burstcount=  11
# Read address=0x20006880, burstcount=  11
# Read address=0x20006930, burstcount=  11
# Read address=0x200069e0, burstcount=  11
# Read address=0x20006a90, burstcount=  11
# Read address=0x20006b40, burstcount=  11
# Read address=0x20006bf0, burstcount=  11
# Read address=0x20006ca0, burstcount=  11
# Read address=0x20006d50, burstcount=  11
# Read address=0x20006e00, burstcount=  11
# Read address=0x20006eb0, burstcount=  11
# Read address=0x20006f60, burstcount=  11
# Read address=0x20007010, burstcount=  11
# Read address=0x200070c0, burstcount=  11
# Read address=0x20007170, burstcount=  11
# Read address=0x20007220, burstcount=  11
# Read address=0x200072d0, burstcount=  11
# Read address=0x20007380, burstcount=  11
# Read address=0x20007430, burstcount=  11
# Read address=0x200074e0, burstcount=  11
# Read address=0x20007590, burstcount=  11
# Read address=0x20007640, burstcount=  11
# Read address=0x200076f0, burstcount=  11
# Read address=0x200077a0, burstcount=  11
# Read address=0x20007850, burstcount=  11
# Read address=0x20007900, burstcount=   1
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Warning : Address pointed at port A is out of bound!
# Time: 2198490000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[2].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2198490000  Instance: top_tb.i_design_top.i_eu_top.i_stmm_wrapper.blk_instantiate_wmem[2].i_wmem.altsyncram_component.m_default.altsyncram_inst
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(143)
#    Time: 2201500 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 143
quit -sim
# End time: 19:23:05 on Apr 04,2025, Elapsed time: 0:09:58
# Errors: 0, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:23:07 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 19:23:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:23:07 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 19:23:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:23:07 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 19:23:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:23:07 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 19:23:08 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:23:08 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 19:23:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:23:08 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 19:23:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:23:08 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 19:23:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:48:36 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 19:48:36 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:48:36 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 19:48:36 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:48:36 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 19:48:36 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:48:36 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 19:48:36 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:48:36 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 19:48:36 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:48:36 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 19:48:36 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:48:36 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 19:48:36 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 19:48:39 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 933880 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
add wave -position insertpoint  \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/SDRAM_DATA_W \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/DATA_W \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/N \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/BLK_NUM \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/NUM_PER_BLK \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/clk \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/rst_n \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/data_out \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/gamma_hi_valid \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/gamma_lo_valid \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/beta_valid \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/start \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/fetch_addr \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/done \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/nxt_line \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/blk_store \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/blk_cnt \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/line_buf \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/state \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/nxt_state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 933880 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
add wave -position insertpoint  \
sim:/top_tb/i_design_top/i_eu_top/sdram_read_sel
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# ** Error: Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
# Error in macro ./simulation/testbench/compile.tcl line 33
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#     while executing
# "cd $PROJ_PATH"
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 933880 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
quit -sim
# End time: 19:55:48 on Apr 04,2025, Elapsed time: 0:07:09
# Errors: 1, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:55:53 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 19:55:53 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:55:53 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 19:55:53 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:55:53 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 19:55:53 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:55:53 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 19:55:53 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:55:53 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 19:55:53 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:55:53 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 19:55:53 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:55:53 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# ** Error: design_rtl/exec_unit/eu_top.sv(53): (vlog-2110) Illegal reference to net "sdram_read_sel".
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# End time: 19:55:54 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 43
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:56:07 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 19:56:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:56:07 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 19:56:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:56:07 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 19:56:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:56:07 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 19:56:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:56:07 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 19:56:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:56:07 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 19:56:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:56:07 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 19:56:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 19:56:13 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
add wave -position insertpoint  \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/SUB_NUM \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/N \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/SDRAM_W \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/clk \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/rst_n \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/fetch \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/exec \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/fetch_addr \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/fetch_done \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/exec_done \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/fetch_data \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/gamma_hi_valid \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/gamma_lo_valid \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/beta_valid \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/fetch_sub_idx \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/fetch_sub_idx_wire \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/gamma_scaled_lo \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/gamma_scaled_hi \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/beta_scaled \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/Y_out \
{{blk_instantiate_layernorm[0]}} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i}
# ** UI-Msg (Warning): (vish-4014) No objects found matching '{blk_instantiate_layernorm[0]'.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
add wave -position insertpoint  \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/N} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/Q} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/AVG_MUL} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/AVG_BS} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/GAMMA_PATH_LATENCY} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/clk} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/rst_n} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_hi} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_lo} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/beta_scaled} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/start} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/out_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_in_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/beta_scaled_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/idx_acc} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/idx_clr} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_acc} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_clr} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/ld_x_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/ld_sd_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_sel} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/latency_start} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/store_y_nf} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/store_y} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/sd_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_path_flop} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/set_out_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/latency_done} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/rsqrt_done} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/index} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_sum} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_mul} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/sd_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/xd} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y1} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/cs_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/cs_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_idx} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_i_raw} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_i} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_out_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/state} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/nxt_state}
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
quit -sim
# End time: 20:09:19 on Apr 04,2025, Elapsed time: 0:13:06
# Errors: 0, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:09:23 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:09:23 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:09:24 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:09:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:09:24 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:09:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:09:24 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:09:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:09:24 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:09:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:09:24 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:09:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:09:24 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 20:09:24 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:09:26 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
add wave -position insertpoint  \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/N} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/Q} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/AVG_MUL} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/AVG_BS} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/GAMMA_PATH_LATENCY} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/clk} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/rst_n} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_hi} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_lo} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/beta_scaled} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/start} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/out_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_in_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/beta_scaled_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/idx_acc} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/idx_clr} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_acc} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_clr} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/ld_x_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/ld_sd_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_sel} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/latency_start} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/store_y_nf} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/store_y} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/sd_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_path_flop} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/set_out_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/latency_done} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/rsqrt_done} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/index} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_sum} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_mul} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/sd_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/xd} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y1} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/cs_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/cs_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_idx} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_i_raw} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_i} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_out_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/state} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/nxt_state}
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
add wave -position insertpoint  \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/SDRAM_DATA_W \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/DATA_W \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/N \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/BLK_NUM \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/NUM_PER_BLK \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/clk \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/rst_n \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/data_out \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/gamma_hi_valid \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/gamma_lo_valid \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/beta_valid \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/start \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/fetch_addr \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/done \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/nxt_line \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/blk_store \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/blk_cnt \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/line_buf \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/state \
sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/i_layernorm_fetch/nxt_state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
quit -sim 
# End time: 20:21:05 on Apr 04,2025, Elapsed time: 0:11:39
# Errors: 0, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:10 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:21:10 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:10 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:21:10 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:10 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:21:10 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:10 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:21:10 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:10 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:21:10 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:10 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:21:10 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:10 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 20:21:10 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:21:13 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/program/layernorm.mm.sv(10): (vopt-7063) Failed to find 'wm' in hierarchical name 'wm.mem'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/testbench/elaborate.tcl PAUSED at line 11
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:21:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:21:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:21:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:21:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:21:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:43 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:21:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:21:43 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 20:21:43 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:21:13 on Apr 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): simulation/program/layernorm.mm.sv(10): (vopt-7063) Failed to find 'wm' in hierarchical name 'wm.mem'.
#         Region: top_tb.u0
# ** Note: (vopt-2085) Module "soc_system" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/testbench/elaborate.tcl PAUSED at line 11
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:08 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:22:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:08 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:22:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:08 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:22:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:08 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:22:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:08 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:22:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:08 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:22:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:08 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# ** Error (suppressible): (vlog-8688) simulation/program/layernorm.mm.sv(10): Illegal access to local member mem.
#         Full name of member: avmm_sdram_bfm_pkg::avmmSdramBfm::mem
#         Full name of calling scope: outside a class context
# ** Error (suppressible): (vlog-8688) simulation/program/layernorm.mm.sv(10): Illegal access to local member mem.
#         Full name of member: avmm_sdram_bfm_pkg::avmmSdramBfm::mem
#         Full name of calling scope: outside a class context
# ** Error (suppressible): (vlog-8688) simulation/program/layernorm.mm.sv(10): Illegal access to local member mem.
#         Full name of member: avmm_sdram_bfm_pkg::avmmSdramBfm::mem
#         Full name of calling scope: outside a class context
# ** Error (suppressible): (vlog-8688) simulation/program/layernorm.mm.sv(10): Illegal access to local member mem.
#         Full name of member: avmm_sdram_bfm_pkg::avmmSdramBfm::mem
#         Full name of calling scope: outside a class context
# -- Compiling module top_tb
# End time: 20:22:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 43
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:26 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:22:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:26 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:22:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:26 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:22:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:26 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:22:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:27 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:22:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:27 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:22:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:22:27 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 20:22:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:21:13 on Apr 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "vvm(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_wrapper(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "ctrl_unit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_move(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_read_wrapper(fast)".
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_ldst(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "stmm_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=7.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
add wave -position insertpoint  \
sim:/top_tb/u0/i_avmm_raw_ro_intf/SDRAM_W \
sim:/top_tb/u0/i_avmm_raw_ro_intf/address \
sim:/top_tb/u0/i_avmm_raw_ro_intf/burstcount \
sim:/top_tb/u0/i_avmm_raw_ro_intf/waitrequest \
sim:/top_tb/u0/i_avmm_raw_ro_intf/read \
sim:/top_tb/u0/i_avmm_raw_ro_intf/readdata \
sim:/top_tb/u0/i_avmm_raw_ro_intf/readdatavalid \
sim:/top_tb/u0/i_avmm_raw_ro_intf/write \
sim:/top_tb/u0/i_avmm_raw_ro_intf/writedata \
sim:/top_tb/u0/i_avmm_raw_ro_intf/byteenable
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
quit -sim
# End time: 20:27:57 on Apr 04,2025, Elapsed time: 0:06:44
# Errors: 0, Warnings: 5
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:28:00 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:28:00 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:28:00 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:28:00 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:28:00 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:28:01 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:28:01 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:28:01 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:28:01 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:28:01 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:28:01 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:28:01 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:28:01 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 20:28:01 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:28:03 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm_fetch(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
add wave -position insertpoint  \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/N} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/Q} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/AVG_MUL} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/AVG_BS} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/GAMMA_PATH_LATENCY} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/clk} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/rst_n} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_hi} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_lo} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/beta_scaled} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/start} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/out_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_in_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/beta_scaled_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/idx_acc} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/idx_clr} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_acc} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_clr} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/ld_x_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/ld_sd_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_sel} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/latency_start} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/store_y_nf} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/store_y} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/sd_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_path_flop} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/set_out_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/latency_done} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/rsqrt_done} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/index} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_sum} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_mul} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/sd_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/xd} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y1} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/cs_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/cs_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_idx} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_i_raw} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_i} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_out_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/state} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/nxt_state}
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
quit -sim
# End time: 20:38:02 on Apr 04,2025, Elapsed time: 0:09:59
# Errors: 0, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:38:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:38:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:38:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:38:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:38:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:38:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:38:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:38:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:38:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:38:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:38:06 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:38:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:38:06 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 20:38:06 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:38:08 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
add wave -position insertpoint  \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/N} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/Q} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/AVG_MUL} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/AVG_BS} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/GAMMA_PATH_LATENCY} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/clk} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/rst_n} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_hi} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_lo} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/beta_scaled} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/start} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/out_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_in_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/beta_scaled_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/idx_acc} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/idx_clr} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_acc} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_clr} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/ld_x_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/ld_sd_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_sel} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/latency_start} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/store_y_nf} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/store_y} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/sd_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_path_flop} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/set_out_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/latency_done} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/rsqrt_done} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/index} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_sum} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_mul} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/sd_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/xd} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y1} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/cs_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/cs_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_idx} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_i_raw} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_i} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_out_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/state} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/nxt_state}
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
quit -sim
# End time: 20:48:34 on Apr 04,2025, Elapsed time: 0:10:26
# Errors: 0, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:48:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:48:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:48:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:48:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:48:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:48:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:48:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:48:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:48:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:48:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:48:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:48:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:48:38 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 20:48:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:48:40 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
add wave -position insertpoint  \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/N} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/Q} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/AVG_MUL} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/AVG_BS} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/GAMMA_PATH_LATENCY} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/clk} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/rst_n} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_hi} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_lo} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/beta_scaled} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/start} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/out_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_in_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/beta_scaled_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_scaled_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/idx_acc} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/idx_clr} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_acc} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_clr} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/ld_x_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/ld_sd_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_sel} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/latency_start} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/store_y_nf} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/store_y} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/sd_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/gamma_path_flop} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/set_out_valid} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/latency_done} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/rsqrt_done} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/index} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_sum} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_mul} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/avg_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/x_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/sd_mean} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/xd} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y1} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/cs_in} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/cs_out} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_idx} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_i_raw} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_i} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/y_out_unpacked} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/state} \
{sim:/top_tb/i_design_top/i_eu_top/i_layernorm_wrapper/blk_instantiate_layernorm[0]/i_layernorm/nxt_state}
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/eric/Documents/Conformer-FPGA-New/TinyNPU/simulation/wave.do
quit -sim
# End time: 20:53:30 on Apr 04,2025, Elapsed time: 0:04:50
# Errors: 0, Warnings: 1
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:53:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:53:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:53:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:53:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:53:38 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:38 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:53:39 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:39 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 20:53:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:53:41 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
do simulation/wave.do
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
quit -sim
# End time: 21:01:24 on Apr 04,2025, Elapsed time: 0:07:43
# Errors: 0, Warnings: 1
pwd
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU
cd ../LayerNorm_impl
# reading modelsim.ini
ls
# avalon
# avalon_f2h_hw.tcl
# avalon_h2f_hw.tcl
# avalon_read_hw.tcl
# c5_pin_model_dump.txt
# db
# fp16_to_int16
# fp16_to_int16.bsf
# fp16_to_int16.cmp
# fp16_to_int16.qip
# fp16_to_int16_sim
# fp16_to_int16_sim.f
# fp16_to_int16.sip
# fp16_to_int16.spd
# fp16_to_int16.v
# greybox_tmp
# hps_isw_handoff
# hps_sdram_p0_all_pins.txt
# hps_sdram_p0_summary.csv
# incremental_db
# int16_to_fp16
# int16_to_fp16.bsf
# int16_to_fp16.cmp
# int16_to_fp16.qip
# int16_to_fp16_sim
# int16_to_fp16_sim.f
# int16_to_fp16.sip
# int16_to_fp16.spd
# int16_to_fp16.v
# iplauncher_debug.log
# layer_norm
# LayerNorm_impl.asm.rpt
# LayerNorm_impl_assignment_defaults.qdf
# LayerNorm_impl.done
# LayerNorm_impl.fit.rpt
# LayerNorm_impl.fit.smsg
# LayerNorm_impl.fit.summary
# LayerNorm_impl.flow.rpt
# LayerNorm_impl.htm
# LayerNorm_impl.jdi
# LayerNorm_impl.map.rpt
# LayerNorm_impl.map.smsg
# LayerNorm_impl.map.summary
# LayerNorm_impl.pin
# LayerNorm_impl.qpf
# LayerNorm_impl.qsf
# LayerNorm_impl.qws
# LayerNorm_impl.sdc
# LayerNorm_impl.sld
# LayerNorm_impl.sof
# LayerNorm_impl.sta.rpt
# LayerNorm_impl.sta.summary
# LayerNorm_impl.sv
# layernorm_ip_cores
# libraries
# modelsim.ini
# mult_fp16
# mult_fp16.bsf
# mult_fp16.cmp
# mult_fp16.qip
# mult_fp16_sim
# mult_fp16_sim.f
# mult_fp16.sip
# mult_fp16.spd
# mult_fp16.v
# output_file.rbf
# rsqrt
# rsqrt.bsf
# rsqrt.cmp
# rsqrt.qip
# rsqrt_sim
# rsqrt_sim.f
# rsqrt.sip
# rsqrt.spd
# rsqrt.v
# saturate.sv
# sim_soc_system
# simulation
# soc_system
# soc_system.qsys
# soc_system.sopcinfo
# sqrt_bb.v
# sqrt_inst.v
# sqrt.qip
# sqrt.v
# transcript
# uint16_to_fp16
# uint16_to_fp16.bsf
# uint16_to_fp16.cmp
# uint16_to_fp16.qip
# uint16_to_fp16_sim
# uint16_to_fp16_sim.f
# uint16_to_fp16.sip
# uint16_to_fp16.spd
# uint16_to_fp16.v
# vsim.wlf
cd simulation
# reading /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/../modelsim.ini
ls
# beta_scaled.bin
# gamma_scaled.bin
# layer_norm_tb.sv
# scripts
# wave.do
# x_768.bin
ls scripts
# compile.tcl
# elaborate.tcl
do scripts/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/LayerNorm_impl
#  saturate.sv                  layer_norm/gamma_path.sv     layer_norm/layer_norm.sv     layer_norm/count_down.sv     simulation/layer_norm_tb.sv 
#  fp16_to_int16_sim      int16_to_fp16_sim      uint16_to_fp16_sim     mult_fp16_sim          rsqrt_sim             
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:01:52 on Apr 04,2025
# vlog -reportprogress 300 fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 21:01:52 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:01:52 on Apr 04,2025
# vlog -reportprogress 300 int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 21:01:52 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:01:52 on Apr 04,2025
# vlog -reportprogress 300 uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 21:01:52 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:01:52 on Apr 04,2025
# vlog -reportprogress 300 mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 21:01:52 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:01:52 on Apr 04,2025
# vlog -reportprogress 300 rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 21:01:52 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:01:52 on Apr 04,2025
# vlog -reportprogress 300 -sv saturate.sv layer_norm/gamma_path.sv layer_norm/layer_norm.sv layer_norm/count_down.sv simulation/layer_norm_tb.sv 
# -- Compiling module saturate
# -- Compiling module gamma_path
# -- Compiling module layer_norm
# -- Compiling module count_down
# -- Compiling module layer_norm_tb
# 
# Top level modules:
# 	layer_norm_tb
# End time: 21:01:52 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
pwd
# /home/eric/Documents/Conformer-FPGA-New/LayerNorm_impl
do simulation/scripts/elaborate.tcl
# layer_norm_tb
# vsim -voptargs=""+acc"" -t ps -L work -L work_lib -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver layer_norm_tb 
# Start time: 21:02:13 on Apr 04,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.layer_norm_tb(fast)
# Loading work.layer_norm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.saturate(fast)
# Loading work.saturate(fast__1)
# Loading work.count_down(fast__1)
run -a
# data and param loaded.
#  -28, 
#  -14, 
#  -21, 
#   -7, 
#  -23, 
#  -17, 
#  -23, 
#  -18, 
#  -12, 
#  -11, 
#  -23, 
#  -27, 
#  -16, 
#  -34, 
#   -9, 
#  -19, 
#  -17, 
#  -16, 
#  -17, 
#  -26, 
#  -12, 
#  -42, 
#  -30, 
#  -30, 
#  -12, 
#  -17, 
#  -16, 
#  -14, 
#  -16, 
#  -13, 
#  -20, 
#  -18, 
#  -14, 
#  -16, 
#  -31, 
#  -18, 
#  -30, 
#  -25, 
#  -13, 
#  -22, 
#   -6, 
#  -14, 
#   -3, 
#  -32, 
#  -37, 
#   -6, 
#  -38, 
#  -17, 
#  -21, 
#  -11, 
#  -22, 
#  -24, 
#   -7, 
#  -25, 
#  -13, 
#  -26, 
#  -27, 
#  -17, 
#  -24, 
#   -3, 
#  -35, 
#  -11, 
#  -27, 
#   85, 
#   -8, 
#  -27, 
#  -22, 
#  -24, 
#  -32, 
#  -28, 
#  -10, 
#  -13, 
#  -11, 
#  -22, 
#  -20, 
#   -6, 
#  -18, 
#  -21, 
#  -12, 
#   -7, 
#  -30, 
#  -17, 
#  -23, 
#  -29, 
#  -15, 
#   -9, 
#   16, 
#  -33, 
#  -15, 
#  -15, 
#  -23, 
#  -30, 
#  -36, 
#  -10, 
#  -43, 
#  -28, 
#  -14, 
#  -15, 
#   -1, 
#  -21, 
#   -3, 
#  -29, 
#  -22, 
#  -21, 
#  -14, 
#  -13, 
#  -30, 
#  -32, 
#  -34, 
#  -23, 
#  -31, 
#  -14, 
#  -18, 
#  -34, 
#  -19, 
#  -17, 
#  -16, 
#  -26, 
#  -32, 
#  -21, 
#  -21, 
#  -11, 
#  -45, 
#  -17, 
#  -19, 
#  -20, 
#  -25, 
#   -9, 
#  -22, 
#  -15, 
#  -28, 
#  -15, 
#   -1, 
#  -15, 
#  -26, 
#  -33, 
#  -32, 
#  -15, 
#  -35, 
#  -27, 
#  -22, 
#  -20, 
#  -13, 
#    2, 
#  -16, 
#   -9, 
#  -19, 
#  -18, 
#   -7, 
#  -20, 
#  -18, 
#  -21, 
#  -20, 
#  -20, 
#  -27, 
#  -12, 
#  -14, 
#  -10, 
#  -26, 
#    7, 
#  -27, 
#  -20, 
#  -22, 
#  -18, 
#  -16, 
#  -19, 
#  -22, 
#   -5, 
#  -18, 
#  -26, 
#  -17, 
#  -11, 
#  -21, 
#  -25, 
#  -19, 
#  -27, 
# Done.
#  -25,
#  -16,
#  -10,
#    0,
#  -19,
#   -8,
#  -19,
#  -14,
#    0,
#    5,
#  -11,
#  -22,
#   -7,
#  -32,
#    1,
#  -10,
#   -2,
#   -4,
#   -6,
#  -20,
#   -7,
#  -43,
#  -30,
#  -21,
#   -6,
#  -14,
#  -14,
#   -4,
#  -14,
#   -1,
#  -12,
#   -9,
#   -9,
#   -4,
#  -32,
#   -9,
#  -28,
#  -29,
#    4,
#  -11,
#    7,
#    0,
#    9,
#  -37,
#  -37,
#    2,
#  -43,
#   -6,
#  -22,
#   -1,
#  -16,
#  -12,
#    1,
#  -22,
#   -3,
#  -35,
#  -27,
#   -8,
#  -23,
#    8,
#  -29,
#    5,
#  -25,
#   79,
#    8,
#  -24,
#  -11,
#  -18,
#  -26,
#  -28,
#   -2,
#   -4,
#    6,
#  -16,
#  -11,
#   17,
#   -4,
#   -8,
#    4,
#    1,
#  -22,
#  -14,
#  -20,
#  -32,
#  -11,
#    2,
#   33,
#  -32,
#   -6,
#   -1,
#  -11,
#  -22,
#  -32,
#    8,
#  -51,
#  -17,
#    0,
#   -1,
#   13,
#  -10,
#   16,
#  -22,
#  -19,
#  -14,
#    1,
#    0,
#  -19,
#  -30,
#  -39,
#  -18,
#  -31,
#   -6,
#  -19,
#  -37,
#   -7,
#   -6,
#   -2,
#  -21,
#  -38,
#   -9,
#  -16,
#    0,
#  -54,
#  -21,
#  -25,
#  -18,
#  -20,
#   -2,
#  -15,
#   -4,
#  -25,
#   -6,
#   16,
#   -6,
#  -20,
#  -33,
#  -26,
#   -6,
#  -44,
#  -22,
#  -16,
#  -19,
#   -4,
#   18,
#  -15,
#    7,
#  -11,
#  -11,
#    7,
#   -8,
#  -13,
#  -10,
#  -18,
#  -20,
#  -25,
#    0,
#   -1,
#   -2,
#  -21,
#   23,
#  -12,
#  -12,
#  -20,
#   -1,
#   -1,
#  -20,
#  -10,
#   14,
#  -18,
#  -20,
#  -16,
#   -3,
#  -10,
#  -19,
#  -16,
#  -21,
# ** Note: $stop    : simulation/layer_norm_tb.sv(138)
#    Time: 25170 ns  Iteration: 2  Instance: /layer_norm_tb
# Break in Module layer_norm_tb at simulation/layer_norm_tb.sv line 138
add wave -position insertpoint  \
sim:/layer_norm_tb/i_layer_norm/N \
sim:/layer_norm_tb/i_layer_norm/Q \
sim:/layer_norm_tb/i_layer_norm/AVG_MUL \
sim:/layer_norm_tb/i_layer_norm/AVG_BS \
sim:/layer_norm_tb/i_layer_norm/GAMMA_PATH_LATENCY \
sim:/layer_norm_tb/i_layer_norm/clk \
sim:/layer_norm_tb/i_layer_norm/rst_n \
sim:/layer_norm_tb/i_layer_norm/x_in \
sim:/layer_norm_tb/i_layer_norm/gamma_scaled \
sim:/layer_norm_tb/i_layer_norm/beta_scaled \
sim:/layer_norm_tb/i_layer_norm/start \
sim:/layer_norm_tb/i_layer_norm/y_out \
sim:/layer_norm_tb/i_layer_norm/out_valid \
sim:/layer_norm_tb/i_layer_norm/idx_acc \
sim:/layer_norm_tb/i_layer_norm/idx_clr \
sim:/layer_norm_tb/i_layer_norm/avg_acc \
sim:/layer_norm_tb/i_layer_norm/avg_clr \
sim:/layer_norm_tb/i_layer_norm/ld_x_mean \
sim:/layer_norm_tb/i_layer_norm/ld_sd_mean \
sim:/layer_norm_tb/i_layer_norm/avg_sel \
sim:/layer_norm_tb/i_layer_norm/latency_start \
sim:/layer_norm_tb/i_layer_norm/store_y_nf \
sim:/layer_norm_tb/i_layer_norm/store_y \
sim:/layer_norm_tb/i_layer_norm/sd_valid \
sim:/layer_norm_tb/i_layer_norm/gamma_path_flop \
sim:/layer_norm_tb/i_layer_norm/set_out_valid \
sim:/layer_norm_tb/i_layer_norm/latency_done \
sim:/layer_norm_tb/i_layer_norm/rsqrt_done \
sim:/layer_norm_tb/i_layer_norm/index \
sim:/layer_norm_tb/i_layer_norm/avg_in \
sim:/layer_norm_tb/i_layer_norm/avg_sum \
sim:/layer_norm_tb/i_layer_norm/avg_mul \
sim:/layer_norm_tb/i_layer_norm/avg_out \
sim:/layer_norm_tb/i_layer_norm/x_mean \
sim:/layer_norm_tb/i_layer_norm/sd_mean \
sim:/layer_norm_tb/i_layer_norm/xd \
sim:/layer_norm_tb/i_layer_norm/y1 \
sim:/layer_norm_tb/i_layer_norm/cs_in \
sim:/layer_norm_tb/i_layer_norm/cs_out \
sim:/layer_norm_tb/i_layer_norm/y_idx \
sim:/layer_norm_tb/i_layer_norm/y_i_raw \
sim:/layer_norm_tb/i_layer_norm/y_i \
sim:/layer_norm_tb/i_layer_norm/state \
sim:/layer_norm_tb/i_layer_norm/nxt_state
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.layer_norm_tb(fast)
# Loading work.layer_norm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.saturate(fast)
# Loading work.saturate(fast__1)
# Loading work.count_down(fast__1)
run -a
# data and param loaded.
#  -28, 
#  -14, 
#  -21, 
#   -7, 
#  -23, 
#  -17, 
#  -23, 
#  -18, 
#  -12, 
#  -11, 
#  -23, 
#  -27, 
#  -16, 
#  -34, 
#   -9, 
#  -19, 
#  -17, 
#  -16, 
#  -17, 
#  -26, 
#  -12, 
#  -42, 
#  -30, 
#  -30, 
#  -12, 
#  -17, 
#  -16, 
#  -14, 
#  -16, 
#  -13, 
#  -20, 
#  -18, 
#  -14, 
#  -16, 
#  -31, 
#  -18, 
#  -30, 
#  -25, 
#  -13, 
#  -22, 
#   -6, 
#  -14, 
#   -3, 
#  -32, 
#  -37, 
#   -6, 
#  -38, 
#  -17, 
#  -21, 
#  -11, 
#  -22, 
#  -24, 
#   -7, 
#  -25, 
#  -13, 
#  -26, 
#  -27, 
#  -17, 
#  -24, 
#   -3, 
#  -35, 
#  -11, 
#  -27, 
#   85, 
#   -8, 
#  -27, 
#  -22, 
#  -24, 
#  -32, 
#  -28, 
#  -10, 
#  -13, 
#  -11, 
#  -22, 
#  -20, 
#   -6, 
#  -18, 
#  -21, 
#  -12, 
#   -7, 
#  -30, 
#  -17, 
#  -23, 
#  -29, 
#  -15, 
#   -9, 
#   16, 
#  -33, 
#  -15, 
#  -15, 
#  -23, 
#  -30, 
#  -36, 
#  -10, 
#  -43, 
#  -28, 
#  -14, 
#  -15, 
#   -1, 
#  -21, 
#   -3, 
#  -29, 
#  -22, 
#  -21, 
#  -14, 
#  -13, 
#  -30, 
#  -32, 
#  -34, 
#  -23, 
#  -31, 
#  -14, 
#  -18, 
#  -34, 
#  -19, 
#  -17, 
#  -16, 
#  -26, 
#  -32, 
#  -21, 
#  -21, 
#  -11, 
#  -45, 
#  -17, 
#  -19, 
#  -20, 
#  -25, 
#   -9, 
#  -22, 
#  -15, 
#  -28, 
#  -15, 
#   -1, 
#  -15, 
#  -26, 
#  -33, 
#  -32, 
#  -15, 
#  -35, 
#  -27, 
#  -22, 
#  -20, 
#  -13, 
#    2, 
#  -16, 
#   -9, 
#  -19, 
#  -18, 
#   -7, 
#  -20, 
#  -18, 
#  -21, 
#  -20, 
#  -20, 
#  -27, 
#  -12, 
#  -14, 
#  -10, 
#  -26, 
#    7, 
#  -27, 
#  -20, 
#  -22, 
#  -18, 
#  -16, 
#  -19, 
#  -22, 
#   -5, 
#  -18, 
#  -26, 
#  -17, 
#  -11, 
#  -21, 
#  -25, 
#  -19, 
#  -27, 
# Done.
#  -25,
#  -16,
#  -10,
#    0,
#  -19,
#   -8,
#  -19,
#  -14,
#    0,
#    5,
#  -11,
#  -22,
#   -7,
#  -32,
#    1,
#  -10,
#   -2,
#   -4,
#   -6,
#  -20,
#   -7,
#  -43,
#  -30,
#  -21,
#   -6,
#  -14,
#  -14,
#   -4,
#  -14,
#   -1,
#  -12,
#   -9,
#   -9,
#   -4,
#  -32,
#   -9,
#  -28,
#  -29,
#    4,
#  -11,
#    7,
#    0,
#    9,
#  -37,
#  -37,
#    2,
#  -43,
#   -6,
#  -22,
#   -1,
#  -16,
#  -12,
#    1,
#  -22,
#   -3,
#  -35,
#  -27,
#   -8,
#  -23,
#    8,
#  -29,
#    5,
#  -25,
#   79,
#    8,
#  -24,
#  -11,
#  -18,
#  -26,
#  -28,
#   -2,
#   -4,
#    6,
#  -16,
#  -11,
#   17,
#   -4,
#   -8,
#    4,
#    1,
#  -22,
#  -14,
#  -20,
#  -32,
#  -11,
#    2,
#   33,
#  -32,
#   -6,
#   -1,
#  -11,
#  -22,
#  -32,
#    8,
#  -51,
#  -17,
#    0,
#   -1,
#   13,
#  -10,
#   16,
#  -22,
#  -19,
#  -14,
#    1,
#    0,
#  -19,
#  -30,
#  -39,
#  -18,
#  -31,
#   -6,
#  -19,
#  -37,
#   -7,
#   -6,
#   -2,
#  -21,
#  -38,
#   -9,
#  -16,
#    0,
#  -54,
#  -21,
#  -25,
#  -18,
#  -20,
#   -2,
#  -15,
#   -4,
#  -25,
#   -6,
#   16,
#   -6,
#  -20,
#  -33,
#  -26,
#   -6,
#  -44,
#  -22,
#  -16,
#  -19,
#   -4,
#   18,
#  -15,
#    7,
#  -11,
#  -11,
#    7,
#   -8,
#  -13,
#  -10,
#  -18,
#  -20,
#  -25,
#    0,
#   -1,
#   -2,
#  -21,
#   23,
#  -12,
#  -12,
#  -20,
#   -1,
#   -1,
#  -20,
#  -10,
#   14,
#  -18,
#  -20,
#  -16,
#   -3,
#  -10,
#  -19,
#  -16,
#  -21,
# ** Note: $stop    : simulation/layer_norm_tb.sv(138)
#    Time: 25170 ns  Iteration: 2  Instance: /layer_norm_tb
# Break in Module layer_norm_tb at simulation/layer_norm_tb.sv line 138
quit -sim
# End time: 21:21:33 on Apr 04,2025, Elapsed time: 0:19:20
# Errors: 0, Warnings: 0
pwd
# /home/eric/Documents/Conformer-FPGA-New/LayerNorm_impl
cd ../TinyNPU
# reading modelsim.ini
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:21:50 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 21:21:50 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:21:50 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 21:21:50 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:21:50 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 21:21:50 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:21:50 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 21:21:50 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:21:50 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 21:21:50 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:21:50 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 21:21:50 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:21:50 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 21:21:50 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 21:21:53 on Apr 04,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
do simulation/wave.do
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
quit -sim
# End time: 21:29:43 on Apr 04,2025, Elapsed time: 0:07:50
# Errors: 0, Warnings: 0
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:29:46 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 21:29:47 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:29:47 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 21:29:47 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:29:47 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 21:29:47 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:29:47 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 21:29:47 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:29:47 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 21:29:47 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:29:47 on Apr 04,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 21:29:47 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:29:47 on Apr 04,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/layernorm/ln_fetch_intf.sv design_rtl/exec_unit/eu_top.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling interface ln_fetch_intf
# -- Compiling module eu_top
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module mult_int8
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	mult_int8
# 	top_tb
# End time: 21:29:47 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 21:29:48 on Apr 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
