

================================================================
== Vitis HLS Report for 'horn_schunck_64'
================================================================
* Date:           Thu Dec 18 21:18:43 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  17.823 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1079741|  1079741|  19.244 ms|  19.244 ms|  1079741|  1079741|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    | min | max |        Type       |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94  |horn_schunck_64_Pipeline_VITIS_LOOP_33_5  |     3479|     3479|  62.006 us|  62.006 us|    0|    0|  loop pipeline stp|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_3   |  1079740|  1079740|    215948|          -|          -|     5|        no|
        | + VITIS_LOOP_31_4  |   215946|   215946|      3483|          -|          -|    62|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 7 'alloca' 'iter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %v, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %u, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.47ns)   --->   "%store_ln29 = store i3 0, i3 %iter" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 10 'store' 'store_ln29' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_31_4" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 11 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%iter_1 = load i3 %iter" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 12 'load' 'iter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.74ns)   --->   "%icmp_ln29 = icmp_eq  i3 %iter_1, i3 5" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 13 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.74ns)   --->   "%iter_2 = add i3 %iter_1, i3 1" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 14 'add' 'iter_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %VITIS_LOOP_31_4.split, void %for.end146" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 15 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 17 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.47ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_5" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 18 'br' 'br_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.47>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../HS_hls/src/horn_schunck_hsl.cpp:48]   --->   Operation 19 'ret' 'ret_ln48' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%y = phi i6 1, void %VITIS_LOOP_31_4.split, i6 %add_ln37_1, void %VITIS_LOOP_33_5.split" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 20 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.97ns)   --->   "%icmp_ln31 = icmp_eq  i6 %y, i6 63" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 21 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_33_5.split, void %for.inc144" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 22 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %y, i6 0" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i12 %tmp" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 24 'zext' 'zext_ln40' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i16 %u, i64 0, i64 %zext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 25 'getelementptr' 'u_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i16 %v, i64 0, i64 %zext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 26 'getelementptr' 'v_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%v_load = load i12 %v_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 27 'load' 'v_load' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%u_load = load i12 %u_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 28 'load' 'u_load' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 29 [1/1] (0.47ns)   --->   "%store_ln29 = store i3 %iter_2, i3 %iter" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 29 'store' 'store_ln29' <Predicate = (icmp_ln31)> <Delay = 0.47>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_31_4" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 30 'br' 'br_ln29' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] ( I:0.00ns O:0.00ns )   --->   "%v_load = load i12 %v_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 31 'load' 'v_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 32 [1/2] ( I:0.00ns O:0.00ns )   --->   "%u_load = load i12 %u_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 32 'load' 'u_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 33 [1/1] (0.97ns)   --->   "%add_ln37 = add i6 %y, i6 63" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 33 'add' 'add_ln37' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.97ns)   --->   "%add_ln37_1 = add i6 %y, i6 1" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 34 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [2/2] (1.42ns)   --->   "%call_ln40 = call void @horn_schunck_64_Pipeline_VITIS_LOOP_33_5, i16 %u_load, i16 %v_load, i6 %y, i6 %add_ln37, i16 %u, i6 %add_ln37_1, i16 %v, i16 %Ix64, i16 %Iy64, i16 %It64" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 35 'call' 'call_ln40' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 62, i64 62, i64 62" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 37 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln40 = call void @horn_schunck_64_Pipeline_VITIS_LOOP_33_5, i16 %u_load, i16 %v_load, i6 %y, i6 %add_ln37, i16 %u, i6 %add_ln37_1, i16 %v, i16 %Ix64, i16 %Iy64, i16 %It64" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 38 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_5" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 39 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ Ix64]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Iy64]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ It64]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iter                   (alloca           ) [ 0111111]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
store_ln29             (store            ) [ 0000000]
br_ln29                (br               ) [ 0000000]
iter_1                 (load             ) [ 0000000]
icmp_ln29              (icmp             ) [ 0011111]
iter_2                 (add              ) [ 0001111]
br_ln29                (br               ) [ 0000000]
speclooptripcount_ln29 (speclooptripcount) [ 0000000]
specloopname_ln29      (specloopname     ) [ 0000000]
br_ln31                (br               ) [ 0011111]
ret_ln48               (ret              ) [ 0000000]
y                      (phi              ) [ 0001111]
icmp_ln31              (icmp             ) [ 0011111]
br_ln31                (br               ) [ 0000000]
tmp                    (bitconcatenate   ) [ 0000000]
zext_ln40              (zext             ) [ 0000000]
u_addr                 (getelementptr    ) [ 0000100]
v_addr                 (getelementptr    ) [ 0000100]
store_ln29             (store            ) [ 0000000]
br_ln29                (br               ) [ 0000000]
v_load                 (load             ) [ 0000011]
u_load                 (load             ) [ 0000011]
add_ln37               (add              ) [ 0000001]
add_ln37_1             (add              ) [ 0011001]
speclooptripcount_ln31 (speclooptripcount) [ 0000000]
specloopname_ln31      (specloopname     ) [ 0000000]
call_ln40              (call             ) [ 0000000]
br_ln31                (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Ix64">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ix64"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Iy64">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iy64"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="It64">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="It64"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="horn_schunck_64_Pipeline_VITIS_LOOP_33_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="iter_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iter/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="u_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="12" slack="0"/>
<pin id="60" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="v_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="12" slack="0"/>
<pin id="67" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="12" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/3 "/>
</bind>
</comp>

<comp id="82" class="1005" name="y_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="1"/>
<pin id="84" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="y_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="6" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="1"/>
<pin id="97" dir="0" index="2" bw="16" slack="1"/>
<pin id="98" dir="0" index="3" bw="6" slack="2"/>
<pin id="99" dir="0" index="4" bw="6" slack="0"/>
<pin id="100" dir="0" index="5" bw="16" slack="0"/>
<pin id="101" dir="0" index="6" bw="6" slack="0"/>
<pin id="102" dir="0" index="7" bw="16" slack="0"/>
<pin id="103" dir="0" index="8" bw="16" slack="0"/>
<pin id="104" dir="0" index="9" bw="16" slack="0"/>
<pin id="105" dir="0" index="10" bw="16" slack="0"/>
<pin id="106" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln29_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="iter_1_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="1"/>
<pin id="121" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iter_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln29_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="iter_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln31_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="6" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln40_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln29_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="1"/>
<pin id="156" dir="0" index="1" bw="3" slack="2"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln37_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="2"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln37_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="2"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/5 "/>
</bind>
</comp>

<comp id="172" class="1005" name="iter_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="182" class="1005" name="iter_2_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="1"/>
<pin id="184" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="iter_2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="u_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="1"/>
<pin id="192" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="u_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="v_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="1"/>
<pin id="197" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="v_load_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="1"/>
<pin id="202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="205" class="1005" name="u_load_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="1"/>
<pin id="207" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="u_load "/>
</bind>
</comp>

<comp id="210" class="1005" name="add_ln37_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="1"/>
<pin id="212" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="215" class="1005" name="add_ln37_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="1"/>
<pin id="217" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="44" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="44" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="56" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="86" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="108"><net_src comp="82" pin="1"/><net_sink comp="94" pin=3"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="94" pin=9"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="94" pin=10"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="119" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="86" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="86" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="162"><net_src comp="82" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="2"/><net_sink comp="94" pin=4"/></net>

<net id="169"><net_src comp="82" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="2"/><net_sink comp="94" pin=6"/></net>

<net id="175"><net_src comp="52" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="185"><net_src comp="128" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="193"><net_src comp="56" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="198"><net_src comp="63" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="203"><net_src comp="70" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="208"><net_src comp="76" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="213"><net_src comp="158" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="218"><net_src comp="165" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="94" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: u | {5 6 }
	Port: v | {5 6 }
 - Input state : 
	Port: horn_schunck_64 : u | {3 4 5 6 }
	Port: horn_schunck_64 : v | {3 4 5 6 }
	Port: horn_schunck_64 : Ix64 | {5 6 }
	Port: horn_schunck_64 : Iy64 | {5 6 }
	Port: horn_schunck_64 : It64 | {5 6 }
  - Chain level:
	State 1
		store_ln29 : 1
	State 2
		icmp_ln29 : 1
		iter_2 : 1
		br_ln29 : 2
	State 3
		icmp_ln31 : 1
		br_ln31 : 2
		tmp : 1
		zext_ln40 : 2
		u_addr : 3
		v_addr : 3
		v_load : 4
		u_load : 4
	State 4
	State 5
		call_ln40 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94 |    6    |  6.531  |   6668  |   5055  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    iter_2_fu_128                   |    0    |    0    |    0    |    10   |
|    add   |                   add_ln37_fu_158                  |    0    |    0    |    0    |    13   |
|          |                  add_ln37_1_fu_165                 |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                  icmp_ln29_fu_122                  |    0    |    0    |    0    |    10   |
|          |                  icmp_ln31_fu_134                  |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                     tmp_fu_140                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   zext   |                  zext_ln40_fu_148                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    6    |  6.531  |   6668  |   5114  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln37_1_reg_215|    6   |
| add_ln37_reg_210 |    6   |
|  iter_2_reg_182  |    3   |
|   iter_reg_172   |    3   |
|  u_addr_reg_190  |   12   |
|  u_load_reg_205  |   16   |
|  v_addr_reg_195  |   12   |
|  v_load_reg_200  |   16   |
|     y_reg_82     |    6   |
+------------------+--------+
|       Total      |   80   |
+------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                  grp_access_fu_70                  |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|                  grp_access_fu_76                  |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|                      y_reg_82                      |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94 |  p4  |   2  |   6  |   12   ||    0    ||    9    |
| grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94 |  p6  |   2  |   6  |   12   ||    0    ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Total                       |      |      |      |   84   ||   2.39  ||    0    ||    45   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    6   |  6668  |  5114  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   45   |
|  Register |    -   |    -   |   80   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    8   |  6748  |  5159  |
+-----------+--------+--------+--------+--------+
