Release 8.2i Map I.31
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : C:\Xilinx\8.2i\bin\nt\map.exe -ise
C:/Xilinx/8.2i/project/flappy_bird/flappy_bird.ise -intstyle ise -p
xc2vp30-ff896-6 -cm area -pr b -k 4 -c 100 -tx off -o top_map.ncd top.ngd
top.pcf 
Target Device  : xc2vp30
Target Package : ff896
Target Speed   : -6
Mapper Version : virtex2p -- $Revision: 1.34.32.1 $
Mapped Date    : Wed Jul 23 14:52:10 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:  116
Logic Utilization:
  Total Number Slice Registers:       624 out of  27,392    2%
    Number used as Flip Flops:                   589
    Number used as Latches:                       35
  Number of 4 input LUTs:           4,259 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        2,425 out of  13,696   17%
  Number of Slices containing only related logic:   2,425 out of   2,425  100%
  Number of Slices containing unrelated logic:          0 out of   2,425    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          4,437 out of  27,392   16%
  Number used as logic:             4,259
  Number used as a route-thru:        178

  Number of bonded IOBs:               33 out of     556    5%
    IOB Flip Flops:                    27
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                76 out of     136   55%
  Number of MULT18X18s:                10 out of     136    7%
  Number of GCLKs:                      4 out of      16   25%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  5,057,836
Additional JTAG gate count for IOBs:  1,584
Peak Memory Usage:  257 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network vga_show1/brick/brick_rom1/douta<1> has no
   load.
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol "physical_group_clk_div1/clk_25mhz/clk_div1/clk_25mhz_BUFG" (output
   signal=clk_div1/clk_25mhz) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin D of clk_div1/clk_25mhz
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol "physical_group_clk_div1/clk_60hz/clk_div1/clk_60hz_BUFG" (output
   signal=clk_div1/clk_60hz) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin D of clk_div1/clk_60hz
WARNING:Pack:266 - The function generator control1/bird_info_gen/Mrom__mux000052
   failed to merge with F5 multiplexer
   control1/bird_info_gen/Mrom__mux0000_f6_12/MUXF5.I0.  Unable to resolve the
   conflicts between two or more collections of symbols which have restrictive
   placement or routing requirements.  The original symbols are:
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f6_12/MUXF5.I0" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f6_12/F5.I0)
   	LUT symbol "control1/bird_info_gen/Mrom__mux000052" (Output Signal =
   control1/bird_info_gen/N56)
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f6_10/MUXF5.I0" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f6_10/F5.I0)
   Failure 1:  Unable to combine the following symbols into a single slice.
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f6_12/MUXF5.I0" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f6_12/F5.I0)
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f6_10/MUXF5.I0" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f6_10/F5.I0)
   	LUT symbol "control1/bird_info_gen/Mrom__mux000052" (Output Signal =
   control1/bird_info_gen/N56)
   There is more than one MUXF5.
   Failure 2:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "control1/bird_info_gen/Mrom__mux0000_f6_12/MUXF6" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f613)
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f5_23" (Output Signal =
   control1/bird_info_gen/Mrom__mux0000_f524)
   	LUT symbol "control1/bird_info_gen/Mrom__mux000058" (Output Signal =
   control1/bird_info_gen/N62)
   	LUT symbol "control1/bird_info_gen/Mrom__mux000057" (Output Signal =
   control1/bird_info_gen/N61)
   	MUXF6 symbol "control1/bird_info_gen/Mrom__mux0000_f6_10/MUXF6" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f611)
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f5_20" (Output Signal =
   control1/bird_info_gen/Mrom__mux0000_f521)
   	LUT symbol "control1/bird_info_gen/Mrom__mux000051" (Output Signal =
   control1/bird_info_gen/N55)
   	LUT symbol "control1/bird_info_gen/Mrom__mux000050" (Output Signal =
   control1/bird_info_gen/N54)
   There is more than one MUXF6.
     The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator control1/bird_info_gen/Mrom__mux000052
   failed to merge with F5 multiplexer
   control1/bird_info_gen/Mrom__mux0000_f6_14/MUXF5.I0.  Unable to resolve the
   conflicts between two or more collections of symbols which have restrictive
   placement or routing requirements.  The original symbols are:
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f6_14/MUXF5.I0" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f6_14/F5.I0)
   	LUT symbol "control1/bird_info_gen/Mrom__mux000052" (Output Signal =
   control1/bird_info_gen/N56)
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f6_10/MUXF5.I0" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f6_10/F5.I0)
   Failure 1:  Unable to combine the following symbols into a single slice.
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f6_14/MUXF5.I0" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f6_14/F5.I0)
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f6_10/MUXF5.I0" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f6_10/F5.I0)
   	LUT symbol "control1/bird_info_gen/Mrom__mux000052" (Output Signal =
   control1/bird_info_gen/N56)
   There is more than one MUXF5.
   Failure 2:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "control1/bird_info_gen/Mrom__mux0000_f6_14/MUXF6" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f615)
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f5_26" (Output Signal =
   control1/bird_info_gen/Mrom__mux0000_f527)
   	LUT symbol "control1/bird_info_gen/Mrom__mux000064" (Output Signal =
   control1/bird_info_gen/N68)
   	MUXF6 symbol "control1/bird_info_gen/Mrom__mux0000_f6_10/MUXF6" (Output
   Signal = control1/bird_info_gen/Mrom__mux0000_f611)
   	MUXF5 symbol "control1/bird_info_gen/Mrom__mux0000_f5_20" (Output Signal =
   control1/bird_info_gen/Mrom__mux0000_f521)
   	LUT symbol "control1/bird_info_gen/Mrom__mux000051" (Output Signal =
   control1/bird_info_gen/N55)
   	LUT symbol "control1/bird_info_gen/Mrom__mux000050" (Output Signal =
   control1/bird_info_gen/N54)
   There is more than one MUXF6.
     The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator control1/_not0029310 failed to merge
   with F5 multiplexer control1/_not0039_f5.  There is more than one MUXF5.  The
   design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   vga_show1/Peashooter_show/Mrom_pixel_output15 failed to merge with F5
   multiplexer vga_show1/Peashooter_show/Mrom_pixel_output_f5_22.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   vga_show1/Peashooter_show/Mrom_pixel_output3 failed to merge with F5
   multiplexer vga_show1/Peashooter_show/Mrom_pixel_output_f5_16.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:PhysDesignRules:372 - Gated clock. Clock net vga_show1/pipe/stripe_valid
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   vga_show1/Peashooter_show/_not0003 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   vga_show1/Intro_show/_or0000 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   vga_show1/Life_show/_not0004 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net vga_show1/Bird_show/_or0000
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net vga_show1/number/_not0003
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[0].ram.r/v2.ram/dp2x2.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x2.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[0].ram.r/v2.ram/dp2x2.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x2.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA8> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA9> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA10> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA11> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA12> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA13> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA14> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA15> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA16> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA17> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA18> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<vga_show1/Life_show/rom_life_0/BU2/U0/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x36.ram/vga_show1/Life_show/rom_life_0/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[2].ram.r/v2.ram/dp2x2.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x2.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[2].ram.r/v2.ram/dp2x2.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x2.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[1].ram.r/v2.ram/dp2x2.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x2.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[1].ram.r/v2.ram/dp2x2.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x2.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_peas
   hooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v2.ram/dp9x9.ra
   m.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_pea
   shooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.
   ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_pea
   shooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.
   ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_pea
   shooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.
   ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_pea
   shooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.
   ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_pea
   shooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.
   ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_pea
   shooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.
   ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_pea
   shooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.
   ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<vga_show1/Peashooter_show/rom_peashooter_0/BU2/U0/blk_mem_generator/va
   lid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.ram/vga_show1/Peashooter_show/rom_pea
   shooter_0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2.ram/dp9x9.
   ram.A>:<RAMB16_RAMB16A>.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:535 - The following Virtex BUFG(s) is/are being retargetted to
   Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
   BUFGP symbol "clk_BUFGP" (output signal=clk_BUFGP),
   BUFG symbol "clk_div1/clk_25mhz_BUFG" (output signal=clk_div1/clk_25mhz),
   BUFG symbol "clk_div1/clk_60hz_BUFG" (output signal=clk_div1/clk_60hz),
   BUFGP symbol "clk_ps2_BUFGP" (output signal=clk_ps2_BUFGP)
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs in the
   schematic.

Section 4 - Removed Logic Summary
---------------------------------
  41 block(s) removed
  43 block(s) optimized away
  35 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "vga_show1/brick/brick_rom1/douta<1>" is sourceless and has been
removed.
The signal "vga_show1/Life_show/rom_life_0/wea<0>" is sourceless and has been
removed.
The signal "vga_show1/Life_show/rom_life_0/dina<6>" is sourceless and has been
removed.
The signal "vga_show1/Life_show/rom_life_0/dina<5>" is sourceless and has been
removed.
The signal "vga_show1/Life_show/rom_life_0/dina<4>" is sourceless and has been
removed.
The signal "vga_show1/Life_show/rom_life_0/dina<3>" is sourceless and has been
removed.
The signal "vga_show1/Life_show/rom_life_0/dina<2>" is sourceless and has been
removed.
The signal "vga_show1/Life_show/rom_life_0/dina<1>" is sourceless and has been
removed.
The signal "vga_show1/Life_show/rom_life_0/dina<0>" is sourceless and has been
removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/wea<0>" is sourceless and
has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<23>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<22>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<21>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<20>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<19>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<18>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<17>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<16>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<15>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<14>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<13>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<12>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<11>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<10>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<9>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<8>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<7>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<6>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<5>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<4>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<3>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<2>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<1>" is sourceless
and has been removed.
The signal "vga_show1/Peashooter_show/rom_peashooter_0/dina<0>" is sourceless
and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "vga_show1/brick/addr<6>1" is unused and has been removed.
 Unused block "vga_show1/brick/addr<6>1_1_INV_0" (BUF) removed.
Unused block "vga_show1/Bird_show/rom_bird_0/GND" (ZERO) removed.
Unused block "vga_show1/Bird_show/rom_bird_0/VCC" (ONE) removed.
Unused block "vga_show1/Intro_show/rom_intro_0/GND" (ZERO) removed.
Unused block "vga_show1/Intro_show/rom_intro_0/VCC" (ONE) removed.
Unused block "vga_show1/Intro_show/rom_score_intro_0/GND" (ZERO) removed.
Unused block "vga_show1/Intro_show/rom_score_intro_0/VCC" (ONE) removed.
Unused block "vga_show1/Life_show/rom_life_0/GND" (ZERO) removed.
Unused block "vga_show1/Life_show/rom_life_0/VCC" (ONE) removed.
Unused block "vga_show1/Peas_show/rom_peas/GND" (ZERO) removed.
Unused block "vga_show1/Peas_show/rom_peas/VCC" (ONE) removed.
Unused block "vga_show1/Peashooter_show/rom_cloud/GND" (ZERO) removed.
Unused block "vga_show1/Peashooter_show/rom_cloud/VCC" (ONE) removed.
Unused block "vga_show1/Peashooter_show/rom_peashooter_0/GND" (ZERO) removed.
Unused block "vga_show1/Peashooter_show/rom_peashooter_0/VCC" (ONE) removed.
Unused block "vga_show1/Peashooter_show/rom_peashooter_1/GND" (ZERO) removed.
Unused block "vga_show1/Peashooter_show/rom_peashooter_1/VCC" (ONE) removed.
Unused block "vga_show1/Peashooter_show/rom_peashooter_2/GND" (ZERO) removed.
Unused block "vga_show1/Peashooter_show/rom_peashooter_2/VCC" (ONE) removed.
Unused block "vga_show1/Wing_show/wing_rom_0/GND" (ZERO) removed.
Unused block "vga_show1/Wing_show/wing_rom_0/VCC" (ONE) removed.
Unused block "vga_show1/back/bgd/GND" (ZERO) removed.
Unused block "vga_show1/back/bgd/VCC" (ONE) removed.
Unused block "vga_show1/brick/brick_rom1/GND" (ZERO) removed.
Unused block "vga_show1/brick/brick_rom1/VCC" (ONE) removed.
Unused block "vga_show1/number/num_rom_1/GND" (ZERO) removed.
Unused block "vga_show1/number/num_rom_1/VCC" (ONE) removed.
Unused block "vga_show1/number/num_rom_2/GND" (ZERO) removed.
Unused block "vga_show1/number/num_rom_2/VCC" (ONE) removed.
Unused block "vga_show1/number/num_rom_3/GND" (ZERO) removed.
Unused block "vga_show1/number/num_rom_3/VCC" (ONE) removed.
Unused block "vga_show1/number/num_rom_4/GND" (ZERO) removed.
Unused block "vga_show1/number/num_rom_4/VCC" (ONE) removed.
Unused block "vga_show1/number/num_rom_5/GND" (ZERO) removed.
Unused block "vga_show1/number/num_rom_5/VCC" (ONE) removed.
Unused block "vga_show1/number/num_rom_6/GND" (ZERO) removed.
Unused block "vga_show1/number/num_rom_6/VCC" (ONE) removed.
Unused block "vga_show1/number/num_rom_7/GND" (ZERO) removed.
Unused block "vga_show1/number/num_rom_7/VCC" (ONE) removed.
Unused block "vga_show1/number/num_rom_8/GND" (ZERO) removed.
Unused block "vga_show1/number/num_rom_8/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		vga_show1/Bird_show/rom_bird_0/BU2/XST_GND
VCC 		vga_show1/Bird_show/rom_bird_0/BU2/XST_VCC
GND 		vga_show1/Intro_show/rom_intro_0/BU2/XST_GND
VCC 		vga_show1/Intro_show/rom_intro_0/BU2/XST_VCC
GND 		vga_show1/Intro_show/rom_score_intro_0/BU2/XST_GND
VCC 		vga_show1/Intro_show/rom_score_intro_0/BU2/XST_VCC
GND 		vga_show1/Life_show/rom_life_0/BU2/XST_GND
VCC 		vga_show1/Life_show/rom_life_0/BU2/XST_VCC
GND 		vga_show1/Peas_show/rom_peas/BU2/XST_GND
VCC 		vga_show1/Peas_show/rom_peas/BU2/XST_VCC
GND 		vga_show1/Peashooter_show/rom_cloud/BU2/XST_GND
VCC 		vga_show1/Peashooter_show/rom_cloud/BU2/XST_VCC
GND 		vga_show1/Peashooter_show/rom_peashooter_0/BU2/XST_GND
VCC 		vga_show1/Peashooter_show/rom_peashooter_0/BU2/XST_VCC
GND 		vga_show1/Peashooter_show/rom_peashooter_1/BU2/XST_GND
VCC 		vga_show1/Peashooter_show/rom_peashooter_1/BU2/XST_VCC
GND 		vga_show1/Peashooter_show/rom_peashooter_2/BU2/XST_GND
VCC 		vga_show1/Peashooter_show/rom_peashooter_2/BU2/XST_VCC
GND 		vga_show1/Wing_show/wing_rom_0/BU2/XST_GND
VCC 		vga_show1/Wing_show/wing_rom_0/BU2/XST_VCC
GND 		vga_show1/back/bgd/BU2/XST_GND
VCC 		vga_show1/back/bgd/BU2/XST_VCC
GND 		vga_show1/brick/brick_rom1/BU2/XST_GND
VCC 		vga_show1/brick/brick_rom1/BU2/XST_VCC
GND 		vga_show1/number/num_rom_1/BU2/XST_GND
VCC 		vga_show1/number/num_rom_1/BU2/XST_VCC
GND 		vga_show1/number/num_rom_2/BU2/XST_GND
VCC 		vga_show1/number/num_rom_2/BU2/XST_VCC
GND 		vga_show1/number/num_rom_3/BU2/XST_GND
VCC 		vga_show1/number/num_rom_3/BU2/XST_VCC
GND 		vga_show1/number/num_rom_4/BU2/XST_GND
VCC 		vga_show1/number/num_rom_4/BU2/XST_VCC
GND 		vga_show1/number/num_rom_5/BU2/XST_GND
VCC 		vga_show1/number/num_rom_5/BU2/XST_VCC
GND 		vga_show1/number/num_rom_6/BU2/XST_GND
VCC 		vga_show1/number/num_rom_6/BU2/XST_VCC
GND 		vga_show1/number/num_rom_7/BU2/XST_GND
VCC 		vga_show1/number/num_rom_7/BU2/XST_VCC
GND 		vga_show1/number/num_rom_8/BU2/XST_GND
VCC 		vga_show1/number/num_rom_8/BU2/XST_VCC
MUXCY 		vga_show1/pipe/Madd__add0024_cy<0>

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| clk                                | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| clk_ps2                            | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| data_ps2                           | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| h_sysc                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| rst_n                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| v_sysc                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_blue<0>                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_blue<1>                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_blue<2>                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_blue<3>                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_blue<4>                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_blue<5>                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_blue<6>                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_blue<7>                        | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_clk                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| vga_comp_synch                     | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| vga_green<0>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_green<1>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_green<2>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_green<3>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_green<4>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_green<5>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_green<6>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_green<7>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_out_blank                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| vga_red<0>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_red<1>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_red<2>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_red<3>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_red<4>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_red<5>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_red<6>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| vga_red<7>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
This design was not run using timing mode.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings
