<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element MySendToFX2LP_0
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clk_1
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element dc_fifo_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element pio_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element pio_1
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element spi_slave_to_avalon_mm_master_bridge_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP2C5T144C8" />
 <parameter name="deviceFamily" value="Cyclone II" />
 <parameter name="deviceSpeedGrade" value="8" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="top.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1557562751293" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="spi_slave_to_avalon_mm_master_bridge_0_export_0"
   internal="spi_slave_to_avalon_mm_master_bridge_0.export_0"
   type="conduit"
   dir="end" />
 <interface
   name="pio_0_external_connection"
   internal="pio_0.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pio_1_external_connection"
   internal="pio_1.external_connection"
   type="conduit"
   dir="end" />
 <interface name="clk_0" internal="clk_1.clk_in" type="clock" dir="end" />
 <interface name="reset_0" internal="clk_1.clk_in_reset" type="reset" dir="end" />
 <interface
   name="dc_fifo_0_in"
   internal="dc_fifo_0.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="mysendtofx2lp_0_fx2lp"
   internal="MySendToFX2LP_0.fx2lp"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="13.0" enabled="1" name="clk_0">
  <parameter name="clockFrequency" value="64000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="spi_slave_to_avalon_mm_master_bridge"
   version="13.0"
   enabled="1"
   name="spi_slave_to_avalon_mm_master_bridge_0">
  <parameter name="SYNC_DEPTH" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="64000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="pio_0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="64000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="pio_1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="64000000" />
 </module>
 <module kind="clock_source" version="13.0" enabled="1" name="clk_1">
  <parameter name="clockFrequency" value="32000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_avalon_dc_fifo"
   version="13.0"
   enabled="1"
   name="dc_fifo_0">
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="32" />
  <parameter name="FIFO_DEPTH" value="1024" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="WR_SYNC_DEPTH" value="2" />
  <parameter name="RD_SYNC_DEPTH" value="2" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
 </module>
 <module kind="MySendToFX2LP" version="1.0" enabled="1" name="MySendToFX2LP_0">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="32000000" />
 </module>
 <connection
   kind="clock"
   version="13.0"
   start="clk_0.clk"
   end="spi_slave_to_avalon_mm_master_bridge_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_0.clk_reset"
   end="spi_slave_to_avalon_mm_master_bridge_0.clk_reset" />
 <connection kind="clock" version="13.0" start="clk_0.clk" end="pio_0.clk" />
 <connection kind="reset" version="13.0" start="clk_0.clk_reset" end="pio_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="spi_slave_to_avalon_mm_master_bridge_0.avalon_master"
   end="pio_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk_0.clk" end="pio_1.clk" />
 <connection kind="reset" version="13.0" start="clk_0.clk_reset" end="pio_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="spi_slave_to_avalon_mm_master_bridge_0.avalon_master"
   end="pio_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0010" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk_0.clk" end="dc_fifo_0.in_clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_0.clk_reset"
   end="dc_fifo_0.in_clk_reset" />
 <connection kind="clock" version="13.0" start="clk_1.clk" end="dc_fifo_0.out_clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_1.clk_reset"
   end="dc_fifo_0.out_clk_reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk_1.clk"
   end="MySendToFX2LP_0.clock" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_1.clk_reset"
   end="MySendToFX2LP_0.reset" />
 <connection
   kind="avalon_streaming"
   version="13.0"
   start="dc_fifo_0.out"
   end="MySendToFX2LP_0.in0" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
