+ RISC V 32 bit single cycle, can run some basic instructions in RV32I: add, sub, and, or, xor, slt, beq, bne, addi, andi, ori, xori, slti, sltiu, sltu, lw, sw, jal
+ Write your asm code in this file: RISCV.sim/sim_1/behav/xsim/instruction.hex, recommend using Ripes to write assembly code and compile to hex
+ See the results in RISCV.sim/sim_1/behav/xsim/Register.txt, RISCV.sim/sim_1/behav/xsim/Register_file.hex, RISCV.sim/sim_1/behav/xsim/DataMem_file.hex after simulation for checking.
