
QuectelBg95Stm32C0Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006708  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  080067c8  080067c8  000077c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d04  08006d04  00008068  2**0
                  CONTENTS
  4 .ARM          00000000  08006d04  08006d04  00008068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006d04  08006d04  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d04  08006d04  00007d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006d08  08006d08  00007d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006d0c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000330  20000068  08006d74  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000398  08006d74  00008398  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d605  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022ff  00000000  00000000  00015695  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  00017998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000844  00000000  00000000  00018448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014472  00000000  00000000  00018c8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de52  00000000  00000000  0002d0fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000795dd  00000000  00000000  0003af50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b452d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003084  00000000  00000000  000b4570  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000b75f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080067b0 	.word	0x080067b0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	080067b0 	.word	0x080067b0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b082      	sub	sp, #8
 8000248:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800024a:	f000 fecc 	bl	8000fe6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024e:	f000 f835 	bl	80002bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000252:	f000 f951 	bl	80004f8 <MX_GPIO_Init>
  MX_RTC_Init();
 8000256:	f000 f877 	bl	8000348 <MX_RTC_Init>
  MX_USART2_UART_Init();
 800025a:	f000 f919 	bl	8000490 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //configurando rtc apos reset
  	__HAL_RCC_PWR_CLK_ENABLE();
 800025e:	4b15      	ldr	r3, [pc, #84]	@ (80002b4 <main+0x70>)
 8000260:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000262:	4b14      	ldr	r3, [pc, #80]	@ (80002b4 <main+0x70>)
 8000264:	2180      	movs	r1, #128	@ 0x80
 8000266:	0549      	lsls	r1, r1, #21
 8000268:	430a      	orrs	r2, r1
 800026a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800026c:	4b11      	ldr	r3, [pc, #68]	@ (80002b4 <main+0x70>)
 800026e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000270:	2380      	movs	r3, #128	@ 0x80
 8000272:	055b      	lsls	r3, r3, #21
 8000274:	4013      	ands	r3, r2
 8000276:	607b      	str	r3, [r7, #4]
 8000278:	687b      	ldr	r3, [r7, #4]
  	__HAL_RCC_RTC_ENABLE();
 800027a:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <main+0x70>)
 800027c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800027e:	4b0d      	ldr	r3, [pc, #52]	@ (80002b4 <main+0x70>)
 8000280:	2180      	movs	r1, #128	@ 0x80
 8000282:	0209      	lsls	r1, r1, #8
 8000284:	430a      	orrs	r2, r1
 8000286:	65da      	str	r2, [r3, #92]	@ 0x5c
  	InitFlags();
 8000288:	f000 fcbe 	bl	8000c08 <InitFlags>
	        		    	RESPONSE_BUFFER_SIZE);
	        }
	        responseReceived = 0;
			*/

		InitialConfigBg95();
 800028c:	f000 f9b0 	bl	80005f0 <InitialConfigBg95>
		ConfigPdpContext();
 8000290:	f000 fac6 	bl	8000820 <ConfigPdpContext>
		ActivePdp();
 8000294:	f000 fb88 	bl	80009a8 <ActivePdp>
		ConfigMqttContext();
 8000298:	f000 fb3c 	bl	8000914 <ConfigMqttContext>
		MqttConfigBeforeConnection();
 800029c:	f000 fbf4 	bl	8000a88 <MqttConfigBeforeConnection>
		MqttConnectAndSubscribe();
 80002a0:	f000 fbb8 	bl	8000a14 <MqttConnectAndSubscribe>
		HAL_Delay(10000);
 80002a4:	4b04      	ldr	r3, [pc, #16]	@ (80002b8 <main+0x74>)
 80002a6:	0018      	movs	r0, r3
 80002a8:	f000 ff1a 	bl	80010e0 <HAL_Delay>

		EnterSleepMode();
 80002ac:	f000 fc2e 	bl	8000b0c <EnterSleepMode>
		InitialConfigBg95();
 80002b0:	46c0      	nop			@ (mov r8, r8)
 80002b2:	e7eb      	b.n	800028c <main+0x48>
 80002b4:	40021000 	.word	0x40021000
 80002b8:	00002710 	.word	0x00002710

080002bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002bc:	b590      	push	{r4, r7, lr}
 80002be:	b08d      	sub	sp, #52	@ 0x34
 80002c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c2:	2414      	movs	r4, #20
 80002c4:	193b      	adds	r3, r7, r4
 80002c6:	0018      	movs	r0, r3
 80002c8:	231c      	movs	r3, #28
 80002ca:	001a      	movs	r2, r3
 80002cc:	2100      	movs	r1, #0
 80002ce:	f004 fe51 	bl	8004f74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d2:	003b      	movs	r3, r7
 80002d4:	0018      	movs	r0, r3
 80002d6:	2314      	movs	r3, #20
 80002d8:	001a      	movs	r2, r3
 80002da:	2100      	movs	r1, #0
 80002dc:	f004 fe4a 	bl	8004f74 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80002e0:	193b      	adds	r3, r7, r4
 80002e2:	220a      	movs	r2, #10
 80002e4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002e6:	193b      	adds	r3, r7, r4
 80002e8:	2280      	movs	r2, #128	@ 0x80
 80002ea:	0052      	lsls	r2, r2, #1
 80002ec:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002ee:	193b      	adds	r3, r7, r4
 80002f0:	2200      	movs	r2, #0
 80002f2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002f4:	193b      	adds	r3, r7, r4
 80002f6:	2240      	movs	r2, #64	@ 0x40
 80002f8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80002fa:	193b      	adds	r3, r7, r4
 80002fc:	2201      	movs	r2, #1
 80002fe:	619a      	str	r2, [r3, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000300:	193b      	adds	r3, r7, r4
 8000302:	0018      	movs	r0, r3
 8000304:	f001 fa98 	bl	8001838 <HAL_RCC_OscConfig>
 8000308:	1e03      	subs	r3, r0, #0
 800030a:	d001      	beq.n	8000310 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800030c:	f000 fc98 	bl	8000c40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000310:	003b      	movs	r3, r7
 8000312:	2207      	movs	r2, #7
 8000314:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000316:	003b      	movs	r3, r7
 8000318:	2200      	movs	r2, #0
 800031a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800031c:	003b      	movs	r3, r7
 800031e:	2200      	movs	r2, #0
 8000320:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000322:	003b      	movs	r3, r7
 8000324:	2200      	movs	r2, #0
 8000326:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000328:	003b      	movs	r3, r7
 800032a:	2200      	movs	r2, #0
 800032c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800032e:	003b      	movs	r3, r7
 8000330:	2101      	movs	r1, #1
 8000332:	0018      	movs	r0, r3
 8000334:	f001 fc64 	bl	8001c00 <HAL_RCC_ClockConfig>
 8000338:	1e03      	subs	r3, r0, #0
 800033a:	d001      	beq.n	8000340 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800033c:	f000 fc80 	bl	8000c40 <Error_Handler>
  }
}
 8000340:	46c0      	nop			@ (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	b00d      	add	sp, #52	@ 0x34
 8000346:	bd90      	pop	{r4, r7, pc}

08000348 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b090      	sub	sp, #64	@ 0x40
 800034c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800034e:	232c      	movs	r3, #44	@ 0x2c
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	0018      	movs	r0, r3
 8000354:	2314      	movs	r3, #20
 8000356:	001a      	movs	r2, r3
 8000358:	2100      	movs	r1, #0
 800035a:	f004 fe0b 	bl	8004f74 <memset>
  RTC_DateTypeDef sDate = {0};
 800035e:	2328      	movs	r3, #40	@ 0x28
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000366:	003b      	movs	r3, r7
 8000368:	0018      	movs	r0, r3
 800036a:	2328      	movs	r3, #40	@ 0x28
 800036c:	001a      	movs	r2, r3
 800036e:	2100      	movs	r1, #0
 8000370:	f004 fe00 	bl	8004f74 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000374:	4b44      	ldr	r3, [pc, #272]	@ (8000488 <MX_RTC_Init+0x140>)
 8000376:	4a45      	ldr	r2, [pc, #276]	@ (800048c <MX_RTC_Init+0x144>)
 8000378:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800037a:	4b43      	ldr	r3, [pc, #268]	@ (8000488 <MX_RTC_Init+0x140>)
 800037c:	2200      	movs	r2, #0
 800037e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000380:	4b41      	ldr	r3, [pc, #260]	@ (8000488 <MX_RTC_Init+0x140>)
 8000382:	227f      	movs	r2, #127	@ 0x7f
 8000384:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000386:	4b40      	ldr	r3, [pc, #256]	@ (8000488 <MX_RTC_Init+0x140>)
 8000388:	22ff      	movs	r2, #255	@ 0xff
 800038a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800038c:	4b3e      	ldr	r3, [pc, #248]	@ (8000488 <MX_RTC_Init+0x140>)
 800038e:	2200      	movs	r2, #0
 8000390:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000392:	4b3d      	ldr	r3, [pc, #244]	@ (8000488 <MX_RTC_Init+0x140>)
 8000394:	2200      	movs	r2, #0
 8000396:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000398:	4b3b      	ldr	r3, [pc, #236]	@ (8000488 <MX_RTC_Init+0x140>)
 800039a:	2200      	movs	r2, #0
 800039c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800039e:	4b3a      	ldr	r3, [pc, #232]	@ (8000488 <MX_RTC_Init+0x140>)
 80003a0:	2280      	movs	r2, #128	@ 0x80
 80003a2:	05d2      	lsls	r2, r2, #23
 80003a4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80003a6:	4b38      	ldr	r3, [pc, #224]	@ (8000488 <MX_RTC_Init+0x140>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80003ac:	4b36      	ldr	r3, [pc, #216]	@ (8000488 <MX_RTC_Init+0x140>)
 80003ae:	0018      	movs	r0, r3
 80003b0:	f001 fea2 	bl	80020f8 <HAL_RTC_Init>
 80003b4:	1e03      	subs	r3, r0, #0
 80003b6:	d001      	beq.n	80003bc <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80003b8:	f000 fc42 	bl	8000c40 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80003bc:	212c      	movs	r1, #44	@ 0x2c
 80003be:	187b      	adds	r3, r7, r1
 80003c0:	2200      	movs	r2, #0
 80003c2:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80003c4:	187b      	adds	r3, r7, r1
 80003c6:	2200      	movs	r2, #0
 80003c8:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80003ca:	187b      	adds	r3, r7, r1
 80003cc:	2200      	movs	r2, #0
 80003ce:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80003d0:	187b      	adds	r3, r7, r1
 80003d2:	2200      	movs	r2, #0
 80003d4:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80003d6:	187b      	adds	r3, r7, r1
 80003d8:	2200      	movs	r2, #0
 80003da:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80003dc:	187b      	adds	r3, r7, r1
 80003de:	2200      	movs	r2, #0
 80003e0:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80003e2:	1879      	adds	r1, r7, r1
 80003e4:	4b28      	ldr	r3, [pc, #160]	@ (8000488 <MX_RTC_Init+0x140>)
 80003e6:	2201      	movs	r2, #1
 80003e8:	0018      	movs	r0, r3
 80003ea:	f001 ff13 	bl	8002214 <HAL_RTC_SetTime>
 80003ee:	1e03      	subs	r3, r0, #0
 80003f0:	d001      	beq.n	80003f6 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80003f2:	f000 fc25 	bl	8000c40 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80003f6:	2128      	movs	r1, #40	@ 0x28
 80003f8:	187b      	adds	r3, r7, r1
 80003fa:	2201      	movs	r2, #1
 80003fc:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80003fe:	187b      	adds	r3, r7, r1
 8000400:	2201      	movs	r2, #1
 8000402:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000404:	187b      	adds	r3, r7, r1
 8000406:	2201      	movs	r2, #1
 8000408:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800040a:	187b      	adds	r3, r7, r1
 800040c:	2200      	movs	r2, #0
 800040e:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000410:	1879      	adds	r1, r7, r1
 8000412:	4b1d      	ldr	r3, [pc, #116]	@ (8000488 <MX_RTC_Init+0x140>)
 8000414:	2201      	movs	r2, #1
 8000416:	0018      	movs	r0, r3
 8000418:	f002 f800 	bl	800241c <HAL_RTC_SetDate>
 800041c:	1e03      	subs	r3, r0, #0
 800041e:	d001      	beq.n	8000424 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8000420:	f000 fc0e 	bl	8000c40 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000424:	003b      	movs	r3, r7
 8000426:	2200      	movs	r2, #0
 8000428:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800042a:	003b      	movs	r3, r7
 800042c:	2200      	movs	r2, #0
 800042e:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000430:	003b      	movs	r3, r7
 8000432:	2200      	movs	r2, #0
 8000434:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000436:	003b      	movs	r3, r7
 8000438:	2200      	movs	r2, #0
 800043a:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800043c:	003b      	movs	r3, r7
 800043e:	2200      	movs	r2, #0
 8000440:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000442:	003b      	movs	r3, r7
 8000444:	2200      	movs	r2, #0
 8000446:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000448:	003b      	movs	r3, r7
 800044a:	2200      	movs	r2, #0
 800044c:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800044e:	003b      	movs	r3, r7
 8000450:	2200      	movs	r2, #0
 8000452:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000454:	003b      	movs	r3, r7
 8000456:	2200      	movs	r2, #0
 8000458:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800045a:	003b      	movs	r3, r7
 800045c:	2220      	movs	r2, #32
 800045e:	2101      	movs	r1, #1
 8000460:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000462:	003b      	movs	r3, r7
 8000464:	2280      	movs	r2, #128	@ 0x80
 8000466:	0052      	lsls	r2, r2, #1
 8000468:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800046a:	0039      	movs	r1, r7
 800046c:	4b06      	ldr	r3, [pc, #24]	@ (8000488 <MX_RTC_Init+0x140>)
 800046e:	2201      	movs	r2, #1
 8000470:	0018      	movs	r0, r3
 8000472:	f002 f8b3 	bl	80025dc <HAL_RTC_SetAlarm_IT>
 8000476:	1e03      	subs	r3, r0, #0
 8000478:	d001      	beq.n	800047e <MX_RTC_Init+0x136>
  {
    Error_Handler();
 800047a:	f000 fbe1 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800047e:	46c0      	nop			@ (mov r8, r8)
 8000480:	46bd      	mov	sp, r7
 8000482:	b010      	add	sp, #64	@ 0x40
 8000484:	bd80      	pop	{r7, pc}
 8000486:	46c0      	nop			@ (mov r8, r8)
 8000488:	20000084 	.word	0x20000084
 800048c:	40002800 	.word	0x40002800

08000490 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000494:	4b16      	ldr	r3, [pc, #88]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 8000496:	4a17      	ldr	r2, [pc, #92]	@ (80004f4 <MX_USART2_UART_Init+0x64>)
 8000498:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800049a:	4b15      	ldr	r3, [pc, #84]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 800049c:	22e1      	movs	r2, #225	@ 0xe1
 800049e:	0252      	lsls	r2, r2, #9
 80004a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004a2:	4b13      	ldr	r3, [pc, #76]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004a8:	4b11      	ldr	r3, [pc, #68]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004ae:	4b10      	ldr	r3, [pc, #64]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004b4:	4b0e      	ldr	r3, [pc, #56]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 80004b6:	220c      	movs	r2, #12
 80004b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004ba:	4b0d      	ldr	r3, [pc, #52]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 80004bc:	2200      	movs	r2, #0
 80004be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004c0:	4b0b      	ldr	r3, [pc, #44]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004c6:	4b0a      	ldr	r3, [pc, #40]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80004cc:	4b08      	ldr	r3, [pc, #32]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004d2:	4b07      	ldr	r3, [pc, #28]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004d8:	4b05      	ldr	r3, [pc, #20]	@ (80004f0 <MX_USART2_UART_Init+0x60>)
 80004da:	0018      	movs	r0, r3
 80004dc:	f002 fb00 	bl	8002ae0 <HAL_UART_Init>
 80004e0:	1e03      	subs	r3, r0, #0
 80004e2:	d001      	beq.n	80004e8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80004e4:	f000 fbac 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004e8:	46c0      	nop			@ (mov r8, r8)
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)
 80004f0:	200000ac 	.word	0x200000ac
 80004f4:	40004400 	.word	0x40004400

080004f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000538 <MX_GPIO_Init+0x40>)
 8000500:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000502:	4b0d      	ldr	r3, [pc, #52]	@ (8000538 <MX_GPIO_Init+0x40>)
 8000504:	2104      	movs	r1, #4
 8000506:	430a      	orrs	r2, r1
 8000508:	635a      	str	r2, [r3, #52]	@ 0x34
 800050a:	4b0b      	ldr	r3, [pc, #44]	@ (8000538 <MX_GPIO_Init+0x40>)
 800050c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800050e:	2204      	movs	r2, #4
 8000510:	4013      	ands	r3, r2
 8000512:	607b      	str	r3, [r7, #4]
 8000514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000516:	4b08      	ldr	r3, [pc, #32]	@ (8000538 <MX_GPIO_Init+0x40>)
 8000518:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800051a:	4b07      	ldr	r3, [pc, #28]	@ (8000538 <MX_GPIO_Init+0x40>)
 800051c:	2101      	movs	r1, #1
 800051e:	430a      	orrs	r2, r1
 8000520:	635a      	str	r2, [r3, #52]	@ 0x34
 8000522:	4b05      	ldr	r3, [pc, #20]	@ (8000538 <MX_GPIO_Init+0x40>)
 8000524:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000526:	2201      	movs	r2, #1
 8000528:	4013      	ands	r3, r2
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800052e:	46c0      	nop			@ (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	b002      	add	sp, #8
 8000534:	bd80      	pop	{r7, pc}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	40021000 	.word	0x40021000

0800053c <sendATCommand>:

/* USER CODE BEGIN 4 */
void sendATCommand(char* command) {
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
    // Enviar o comando AT via UART
    HAL_UART_Transmit(&huart2, (uint8_t*)command, strlen(command), HAL_MAX_DELAY);
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	0018      	movs	r0, r3
 8000548:	f7ff fdde 	bl	8000108 <strlen>
 800054c:	0003      	movs	r3, r0
 800054e:	b29a      	uxth	r2, r3
 8000550:	2301      	movs	r3, #1
 8000552:	425b      	negs	r3, r3
 8000554:	6879      	ldr	r1, [r7, #4]
 8000556:	4803      	ldr	r0, [pc, #12]	@ (8000564 <sendATCommand+0x28>)
 8000558:	f002 fb18 	bl	8002b8c <HAL_UART_Transmit>
}
 800055c:	46c0      	nop			@ (mov r8, r8)
 800055e:	46bd      	mov	sp, r7
 8000560:	b002      	add	sp, #8
 8000562:	bd80      	pop	{r7, pc}
 8000564:	200000ac 	.word	0x200000ac

08000568 <receiveResponseUntilMatch>:

void receiveResponseUntilMatch(char* command, char* responseBuffer, size_t bufferSize) {
 8000568:	b580      	push	{r7, lr}
 800056a:	b086      	sub	sp, #24
 800056c:	af00      	add	r7, sp, #0
 800056e:	60f8      	str	r0, [r7, #12]
 8000570:	60b9      	str	r1, [r7, #8]
 8000572:	607a      	str	r2, [r7, #4]
    int match = 0;
 8000574:	2300      	movs	r3, #0
 8000576:	617b      	str	r3, [r7, #20]
    while (!match) {
 8000578:	e02c      	b.n	80005d4 <receiveResponseUntilMatch+0x6c>
        // Enviar comando AT
        HAL_UART_Transmit(&huart2, (uint8_t*)command, strlen(command), HAL_MAX_DELAY);
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	0018      	movs	r0, r3
 800057e:	f7ff fdc3 	bl	8000108 <strlen>
 8000582:	0003      	movs	r3, r0
 8000584:	b29a      	uxth	r2, r3
 8000586:	2301      	movs	r3, #1
 8000588:	425b      	negs	r3, r3
 800058a:	68f9      	ldr	r1, [r7, #12]
 800058c:	4815      	ldr	r0, [pc, #84]	@ (80005e4 <receiveResponseUntilMatch+0x7c>)
 800058e:	f002 fafd 	bl	8002b8c <HAL_UART_Transmit>

        // Receber resposta
        HAL_UART_Receive(&huart2, (uint8_t*)responseBuffer, bufferSize, HAL_MAX_DELAY);
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	b29a      	uxth	r2, r3
 8000596:	2301      	movs	r3, #1
 8000598:	425b      	negs	r3, r3
 800059a:	68b9      	ldr	r1, [r7, #8]
 800059c:	4811      	ldr	r0, [pc, #68]	@ (80005e4 <receiveResponseUntilMatch+0x7c>)
 800059e:	f002 fb99 	bl	8002cd4 <HAL_UART_Receive>

        // Verificar se a resposta contém "+", "OK" ou "ok"
        if (strstr(responseBuffer, "+") || strstr(responseBuffer, "OK") || strstr(responseBuffer, "ok")) {
 80005a2:	68bb      	ldr	r3, [r7, #8]
 80005a4:	212b      	movs	r1, #43	@ 0x2b
 80005a6:	0018      	movs	r0, r3
 80005a8:	f004 fcec 	bl	8004f84 <strchr>
 80005ac:	1e03      	subs	r3, r0, #0
 80005ae:	d10f      	bne.n	80005d0 <receiveResponseUntilMatch+0x68>
 80005b0:	4a0d      	ldr	r2, [pc, #52]	@ (80005e8 <receiveResponseUntilMatch+0x80>)
 80005b2:	68bb      	ldr	r3, [r7, #8]
 80005b4:	0011      	movs	r1, r2
 80005b6:	0018      	movs	r0, r3
 80005b8:	f004 fcf2 	bl	8004fa0 <strstr>
 80005bc:	1e03      	subs	r3, r0, #0
 80005be:	d107      	bne.n	80005d0 <receiveResponseUntilMatch+0x68>
 80005c0:	4a0a      	ldr	r2, [pc, #40]	@ (80005ec <receiveResponseUntilMatch+0x84>)
 80005c2:	68bb      	ldr	r3, [r7, #8]
 80005c4:	0011      	movs	r1, r2
 80005c6:	0018      	movs	r0, r3
 80005c8:	f004 fcea 	bl	8004fa0 <strstr>
 80005cc:	1e03      	subs	r3, r0, #0
 80005ce:	d001      	beq.n	80005d4 <receiveResponseUntilMatch+0x6c>
            match = 1;
 80005d0:	2301      	movs	r3, #1
 80005d2:	617b      	str	r3, [r7, #20]
    while (!match) {
 80005d4:	697b      	ldr	r3, [r7, #20]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d0cf      	beq.n	800057a <receiveResponseUntilMatch+0x12>
        }
    }
}
 80005da:	46c0      	nop			@ (mov r8, r8)
 80005dc:	46c0      	nop			@ (mov r8, r8)
 80005de:	46bd      	mov	sp, r7
 80005e0:	b006      	add	sp, #24
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	200000ac 	.word	0x200000ac
 80005e8:	080067c8 	.word	0x080067c8
 80005ec:	080067cc 	.word	0x080067cc

080005f0 <InitialConfigBg95>:
void InitialConfigBg95() {
 80005f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005f2:	b0c5      	sub	sp, #276	@ 0x114
 80005f4:	af00      	add	r7, sp, #0
    char response[128];   // Buffer temporário para respostas AT
    char command[128];    // Buffer para os comandos AT

    // Comando AT+CCID
    strcpy(command, "AT+CCID\r\n");
 80005f6:	2410      	movs	r4, #16
 80005f8:	193b      	adds	r3, r7, r4
 80005fa:	4a76      	ldr	r2, [pc, #472]	@ (80007d4 <InitialConfigBg95+0x1e4>)
 80005fc:	ca03      	ldmia	r2!, {r0, r1}
 80005fe:	c303      	stmia	r3!, {r0, r1}
 8000600:	8812      	ldrh	r2, [r2, #0]
 8000602:	801a      	strh	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000604:	2690      	movs	r6, #144	@ 0x90
 8000606:	19b9      	adds	r1, r7, r6
 8000608:	193b      	adds	r3, r7, r4
 800060a:	2280      	movs	r2, #128	@ 0x80
 800060c:	0018      	movs	r0, r3
 800060e:	f7ff ffab 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+CIMI
    strcpy(command, "AT+CIMI\r\n");
 8000612:	193b      	adds	r3, r7, r4
 8000614:	4a70      	ldr	r2, [pc, #448]	@ (80007d8 <InitialConfigBg95+0x1e8>)
 8000616:	ca03      	ldmia	r2!, {r0, r1}
 8000618:	c303      	stmia	r3!, {r0, r1}
 800061a:	8812      	ldrh	r2, [r2, #0]
 800061c:	801a      	strh	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 800061e:	19b9      	adds	r1, r7, r6
 8000620:	0025      	movs	r5, r4
 8000622:	197b      	adds	r3, r7, r5
 8000624:	2280      	movs	r2, #128	@ 0x80
 8000626:	0018      	movs	r0, r3
 8000628:	f7ff ff9e 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+CFUN=0
    strcpy(command, "AT+CFUN=0\r\n");
 800062c:	197b      	adds	r3, r7, r5
 800062e:	4a6b      	ldr	r2, [pc, #428]	@ (80007dc <InitialConfigBg95+0x1ec>)
 8000630:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000632:	c313      	stmia	r3!, {r0, r1, r4}
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000634:	19b9      	adds	r1, r7, r6
 8000636:	197b      	adds	r3, r7, r5
 8000638:	2280      	movs	r2, #128	@ 0x80
 800063a:	0018      	movs	r0, r3
 800063c:	f7ff ff94 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+QCFG="nwscanmode",0,1
    strcpy(command, "AT+QCFG=\"nwscanmode\",0,1\r\n");
 8000640:	197b      	adds	r3, r7, r5
 8000642:	4a67      	ldr	r2, [pc, #412]	@ (80007e0 <InitialConfigBg95+0x1f0>)
 8000644:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000646:	c313      	stmia	r3!, {r0, r1, r4}
 8000648:	ca13      	ldmia	r2!, {r0, r1, r4}
 800064a:	c313      	stmia	r3!, {r0, r1, r4}
 800064c:	8811      	ldrh	r1, [r2, #0]
 800064e:	8019      	strh	r1, [r3, #0]
 8000650:	7892      	ldrb	r2, [r2, #2]
 8000652:	709a      	strb	r2, [r3, #2]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000654:	19b9      	adds	r1, r7, r6
 8000656:	197b      	adds	r3, r7, r5
 8000658:	2280      	movs	r2, #128	@ 0x80
 800065a:	0018      	movs	r0, r3
 800065c:	f7ff ff84 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+QCFG="nwscanseq",020103,1
    strcpy(command, "AT+QCFG=\"nwscanseq\",020103,1\r\n");
 8000660:	197b      	adds	r3, r7, r5
 8000662:	4a60      	ldr	r2, [pc, #384]	@ (80007e4 <InitialConfigBg95+0x1f4>)
 8000664:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000666:	c313      	stmia	r3!, {r0, r1, r4}
 8000668:	ca13      	ldmia	r2!, {r0, r1, r4}
 800066a:	c313      	stmia	r3!, {r0, r1, r4}
 800066c:	6811      	ldr	r1, [r2, #0]
 800066e:	6019      	str	r1, [r3, #0]
 8000670:	8891      	ldrh	r1, [r2, #4]
 8000672:	8099      	strh	r1, [r3, #4]
 8000674:	7992      	ldrb	r2, [r2, #6]
 8000676:	719a      	strb	r2, [r3, #6]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000678:	19b9      	adds	r1, r7, r6
 800067a:	197b      	adds	r3, r7, r5
 800067c:	2280      	movs	r2, #128	@ 0x80
 800067e:	0018      	movs	r0, r3
 8000680:	f7ff ff72 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+QCFG="band",0,0
    strcpy(command, "AT+QCFG=\"band\",0,0\r\n");
 8000684:	197b      	adds	r3, r7, r5
 8000686:	4a58      	ldr	r2, [pc, #352]	@ (80007e8 <InitialConfigBg95+0x1f8>)
 8000688:	ca13      	ldmia	r2!, {r0, r1, r4}
 800068a:	c313      	stmia	r3!, {r0, r1, r4}
 800068c:	ca03      	ldmia	r2!, {r0, r1}
 800068e:	c303      	stmia	r3!, {r0, r1}
 8000690:	7812      	ldrb	r2, [r2, #0]
 8000692:	701a      	strb	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000694:	19b9      	adds	r1, r7, r6
 8000696:	197b      	adds	r3, r7, r5
 8000698:	2280      	movs	r2, #128	@ 0x80
 800069a:	0018      	movs	r0, r3
 800069c:	f7ff ff64 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+COPS=0
    strcpy(command, "AT+COPS=0\r\n");
 80006a0:	197b      	adds	r3, r7, r5
 80006a2:	4a52      	ldr	r2, [pc, #328]	@ (80007ec <InitialConfigBg95+0x1fc>)
 80006a4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80006a6:	c313      	stmia	r3!, {r0, r1, r4}
    receiveResponseUntilMatch(command, response, sizeof(response));
 80006a8:	19b9      	adds	r1, r7, r6
 80006aa:	197b      	adds	r3, r7, r5
 80006ac:	2280      	movs	r2, #128	@ 0x80
 80006ae:	0018      	movs	r0, r3
 80006b0:	f7ff ff5a 	bl	8000568 <receiveResponseUntilMatch>

    // Configurar o APN, username e password para a Vivo
    strcpy(command, "AT+CGDCONT=1,\"IP\",\"inlog.vivo.com.br\",\"datatem\",\"datatem\"\r\n");
 80006b4:	197a      	adds	r2, r7, r5
 80006b6:	4b4e      	ldr	r3, [pc, #312]	@ (80007f0 <InitialConfigBg95+0x200>)
 80006b8:	0010      	movs	r0, r2
 80006ba:	0019      	movs	r1, r3
 80006bc:	233c      	movs	r3, #60	@ 0x3c
 80006be:	001a      	movs	r2, r3
 80006c0:	f004 fcff 	bl	80050c2 <memcpy>
    receiveResponseUntilMatch(command, response, sizeof(response));
 80006c4:	19b9      	adds	r1, r7, r6
 80006c6:	197b      	adds	r3, r7, r5
 80006c8:	2280      	movs	r2, #128	@ 0x80
 80006ca:	0018      	movs	r0, r3
 80006cc:	f7ff ff4c 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+CFUN=1
    strcpy(command, "AT+CFUN=1\r\n");
 80006d0:	197b      	adds	r3, r7, r5
 80006d2:	4a48      	ldr	r2, [pc, #288]	@ (80007f4 <InitialConfigBg95+0x204>)
 80006d4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80006d6:	c313      	stmia	r3!, {r0, r1, r4}
    receiveResponseUntilMatch(command, response, sizeof(response));
 80006d8:	19b9      	adds	r1, r7, r6
 80006da:	197b      	adds	r3, r7, r5
 80006dc:	2280      	movs	r2, #128	@ 0x80
 80006de:	0018      	movs	r0, r3
 80006e0:	f7ff ff42 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+CREG=1;+CGREG=1;+CEREG=1
    strcpy(command, "AT+CREG=1;+CGREG=1;+CEREG=1\r\n");
 80006e4:	197b      	adds	r3, r7, r5
 80006e6:	4a44      	ldr	r2, [pc, #272]	@ (80007f8 <InitialConfigBg95+0x208>)
 80006e8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80006ea:	c313      	stmia	r3!, {r0, r1, r4}
 80006ec:	ca13      	ldmia	r2!, {r0, r1, r4}
 80006ee:	c313      	stmia	r3!, {r0, r1, r4}
 80006f0:	6811      	ldr	r1, [r2, #0]
 80006f2:	6019      	str	r1, [r3, #0]
 80006f4:	8892      	ldrh	r2, [r2, #4]
 80006f6:	809a      	strh	r2, [r3, #4]
    receiveResponseUntilMatch(command, response, sizeof(response));
 80006f8:	19b9      	adds	r1, r7, r6
 80006fa:	197b      	adds	r3, r7, r5
 80006fc:	2280      	movs	r2, #128	@ 0x80
 80006fe:	0018      	movs	r0, r3
 8000700:	f7ff ff32 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+COPS?
    strcpy(command, "AT+COPS?\r\n");
 8000704:	197b      	adds	r3, r7, r5
 8000706:	4a3d      	ldr	r2, [pc, #244]	@ (80007fc <InitialConfigBg95+0x20c>)
 8000708:	ca03      	ldmia	r2!, {r0, r1}
 800070a:	c303      	stmia	r3!, {r0, r1}
 800070c:	8811      	ldrh	r1, [r2, #0]
 800070e:	8019      	strh	r1, [r3, #0]
 8000710:	7892      	ldrb	r2, [r2, #2]
 8000712:	709a      	strb	r2, [r3, #2]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000714:	19b9      	adds	r1, r7, r6
 8000716:	197b      	adds	r3, r7, r5
 8000718:	2280      	movs	r2, #128	@ 0x80
 800071a:	0018      	movs	r0, r3
 800071c:	f7ff ff24 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+QCSQ
    strcpy(command, "AT+QCSQ\r\n");
 8000720:	197b      	adds	r3, r7, r5
 8000722:	4a37      	ldr	r2, [pc, #220]	@ (8000800 <InitialConfigBg95+0x210>)
 8000724:	ca03      	ldmia	r2!, {r0, r1}
 8000726:	c303      	stmia	r3!, {r0, r1}
 8000728:	8812      	ldrh	r2, [r2, #0]
 800072a:	801a      	strh	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 800072c:	19b9      	adds	r1, r7, r6
 800072e:	197b      	adds	r3, r7, r5
 8000730:	2280      	movs	r2, #128	@ 0x80
 8000732:	0018      	movs	r0, r3
 8000734:	f7ff ff18 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+CREG?;+CEREG?;+CGREG?
    strcpy(command, "AT+CREG?;+CEREG?;+CGREG?\r\n");
 8000738:	197b      	adds	r3, r7, r5
 800073a:	4a32      	ldr	r2, [pc, #200]	@ (8000804 <InitialConfigBg95+0x214>)
 800073c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800073e:	c313      	stmia	r3!, {r0, r1, r4}
 8000740:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000742:	c313      	stmia	r3!, {r0, r1, r4}
 8000744:	8811      	ldrh	r1, [r2, #0]
 8000746:	8019      	strh	r1, [r3, #0]
 8000748:	7892      	ldrb	r2, [r2, #2]
 800074a:	709a      	strb	r2, [r3, #2]
    receiveResponseUntilMatch(command, response, sizeof(response));
 800074c:	19b9      	adds	r1, r7, r6
 800074e:	197b      	adds	r3, r7, r5
 8000750:	2280      	movs	r2, #128	@ 0x80
 8000752:	0018      	movs	r0, r3
 8000754:	f7ff ff08 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+CGATT=1 (Conectar à rede)
    strcpy(command, "AT+CGATT=1\r\n");
 8000758:	197b      	adds	r3, r7, r5
 800075a:	4a2b      	ldr	r2, [pc, #172]	@ (8000808 <InitialConfigBg95+0x218>)
 800075c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800075e:	c313      	stmia	r3!, {r0, r1, r4}
 8000760:	7812      	ldrb	r2, [r2, #0]
 8000762:	701a      	strb	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000764:	19b9      	adds	r1, r7, r6
 8000766:	197b      	adds	r3, r7, r5
 8000768:	2280      	movs	r2, #128	@ 0x80
 800076a:	0018      	movs	r0, r3
 800076c:	f7ff fefc 	bl	8000568 <receiveResponseUntilMatch>

    // Verificar o endereço IP alocado
    strcpy(command, "AT+CGPADDR\r\n");
 8000770:	197b      	adds	r3, r7, r5
 8000772:	4a26      	ldr	r2, [pc, #152]	@ (800080c <InitialConfigBg95+0x21c>)
 8000774:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000776:	c313      	stmia	r3!, {r0, r1, r4}
 8000778:	7812      	ldrb	r2, [r2, #0]
 800077a:	701a      	strb	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 800077c:	19b9      	adds	r1, r7, r6
 800077e:	002c      	movs	r4, r5
 8000780:	193b      	adds	r3, r7, r4
 8000782:	2280      	movs	r2, #128	@ 0x80
 8000784:	0018      	movs	r0, r3
 8000786:	f7ff feef 	bl	8000568 <receiveResponseUntilMatch>

    // Comando AT+QPING para realizar ping com o IP obtido
    char ip[16]; // Buffer para armazenar o IP extraído
    if (sscanf(response, "+CGPADDR: 1,\"%15[^\"]", ip) == 1) {
 800078a:	003a      	movs	r2, r7
 800078c:	4920      	ldr	r1, [pc, #128]	@ (8000810 <InitialConfigBg95+0x220>)
 800078e:	19bb      	adds	r3, r7, r6
 8000790:	0018      	movs	r0, r3
 8000792:	f004 fad9 	bl	8004d48 <siscanf>
 8000796:	0003      	movs	r3, r0
 8000798:	2b01      	cmp	r3, #1
 800079a:	d112      	bne.n	80007c2 <InitialConfigBg95+0x1d2>
        printf("Endereço IP alocado: %s\n", ip);
 800079c:	003a      	movs	r2, r7
 800079e:	4b1d      	ldr	r3, [pc, #116]	@ (8000814 <InitialConfigBg95+0x224>)
 80007a0:	0011      	movs	r1, r2
 80007a2:	0018      	movs	r0, r3
 80007a4:	f004 fa2c 	bl	8004c00 <iprintf>
        snprintf(command, sizeof(command), "AT+QPING=1,\"%s\"\r\n", ip);
 80007a8:	003b      	movs	r3, r7
 80007aa:	4a1b      	ldr	r2, [pc, #108]	@ (8000818 <InitialConfigBg95+0x228>)
 80007ac:	1938      	adds	r0, r7, r4
 80007ae:	2180      	movs	r1, #128	@ 0x80
 80007b0:	f004 fa96 	bl	8004ce0 <sniprintf>
        receiveResponseUntilMatch(command, response, sizeof(response));
 80007b4:	19b9      	adds	r1, r7, r6
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	2280      	movs	r2, #128	@ 0x80
 80007ba:	0018      	movs	r0, r3
 80007bc:	f7ff fed4 	bl	8000568 <receiveResponseUntilMatch>
    } else {
        printf("Falha ao obter o endereço IP.\n");
    }
}
 80007c0:	e003      	b.n	80007ca <InitialConfigBg95+0x1da>
        printf("Falha ao obter o endereço IP.\n");
 80007c2:	4b16      	ldr	r3, [pc, #88]	@ (800081c <InitialConfigBg95+0x22c>)
 80007c4:	0018      	movs	r0, r3
 80007c6:	f004 fa81 	bl	8004ccc <puts>
}
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	46bd      	mov	sp, r7
 80007ce:	b045      	add	sp, #276	@ 0x114
 80007d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007d2:	46c0      	nop			@ (mov r8, r8)
 80007d4:	080067d0 	.word	0x080067d0
 80007d8:	080067dc 	.word	0x080067dc
 80007dc:	080067e8 	.word	0x080067e8
 80007e0:	080067f4 	.word	0x080067f4
 80007e4:	08006810 	.word	0x08006810
 80007e8:	08006830 	.word	0x08006830
 80007ec:	08006848 	.word	0x08006848
 80007f0:	08006854 	.word	0x08006854
 80007f4:	08006890 	.word	0x08006890
 80007f8:	0800689c 	.word	0x0800689c
 80007fc:	080068bc 	.word	0x080068bc
 8000800:	080068c8 	.word	0x080068c8
 8000804:	080068d4 	.word	0x080068d4
 8000808:	080068f0 	.word	0x080068f0
 800080c:	08006900 	.word	0x08006900
 8000810:	08006910 	.word	0x08006910
 8000814:	08006928 	.word	0x08006928
 8000818:	08006944 	.word	0x08006944
 800081c:	08006958 	.word	0x08006958

08000820 <ConfigPdpContext>:

void ConfigPdpContext() {
 8000820:	b580      	push	{r7, lr}
 8000822:	b0e0      	sub	sp, #384	@ 0x180
 8000824:	af00      	add	r7, sp, #0
    char command[128];
    char response[256];

    // Configurar APN com o contexto CID 1, com login e senha
    snprintf(command, sizeof(command), "AT+CGDCONT=1,\"IP\",\"inlog.vivo.com.br\",\"\",0,0\r\n");
 8000826:	4a33      	ldr	r2, [pc, #204]	@ (80008f4 <ConfigPdpContext+0xd4>)
 8000828:	1c7b      	adds	r3, r7, #1
 800082a:	33ff      	adds	r3, #255	@ 0xff
 800082c:	2180      	movs	r1, #128	@ 0x80
 800082e:	0018      	movs	r0, r3
 8000830:	f004 fa56 	bl	8004ce0 <sniprintf>
    sendATCommand(command);
 8000834:	1c7b      	adds	r3, r7, #1
 8000836:	33ff      	adds	r3, #255	@ 0xff
 8000838:	0018      	movs	r0, r3
 800083a:	f7ff fe7f 	bl	800053c <sendATCommand>
	while (!responseReceived) {
 800083e:	e00b      	b.n	8000858 <ConfigPdpContext+0x38>
	    sendATCommand(command);
 8000840:	1c7b      	adds	r3, r7, #1
 8000842:	33ff      	adds	r3, #255	@ 0xff
 8000844:	0018      	movs	r0, r3
 8000846:	f7ff fe79 	bl	800053c <sendATCommand>

		HAL_UART_Receive_IT(&huart2, responseBuffer,
 800084a:	2380      	movs	r3, #128	@ 0x80
 800084c:	005a      	lsls	r2, r3, #1
 800084e:	492a      	ldr	r1, [pc, #168]	@ (80008f8 <ConfigPdpContext+0xd8>)
 8000850:	4b2a      	ldr	r3, [pc, #168]	@ (80008fc <ConfigPdpContext+0xdc>)
 8000852:	0018      	movs	r0, r3
 8000854:	f002 fb24 	bl	8002ea0 <HAL_UART_Receive_IT>
	while (!responseReceived) {
 8000858:	4b29      	ldr	r3, [pc, #164]	@ (8000900 <ConfigPdpContext+0xe0>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	b2db      	uxtb	r3, r3
 800085e:	2b00      	cmp	r3, #0
 8000860:	d0ee      	beq.n	8000840 <ConfigPdpContext+0x20>
		RESPONSE_BUFFER_SIZE);
	}
	responseReceived = 0;
 8000862:	4b27      	ldr	r3, [pc, #156]	@ (8000900 <ConfigPdpContext+0xe0>)
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
    // Ativar o contexto PDP
    sendATCommand("AT+CGACT=1,1\r\n");
 8000868:	4b26      	ldr	r3, [pc, #152]	@ (8000904 <ConfigPdpContext+0xe4>)
 800086a:	0018      	movs	r0, r3
 800086c:	f7ff fe66 	bl	800053c <sendATCommand>
    while (!responseReceived) {
 8000870:	e00a      	b.n	8000888 <ConfigPdpContext+0x68>
        	sendATCommand("AT+CGACT=1,1\r\n");
 8000872:	4b24      	ldr	r3, [pc, #144]	@ (8000904 <ConfigPdpContext+0xe4>)
 8000874:	0018      	movs	r0, r3
 8000876:	f7ff fe61 	bl	800053c <sendATCommand>
    		HAL_UART_Receive_IT(&huart2, responseBuffer,
 800087a:	2380      	movs	r3, #128	@ 0x80
 800087c:	005a      	lsls	r2, r3, #1
 800087e:	491e      	ldr	r1, [pc, #120]	@ (80008f8 <ConfigPdpContext+0xd8>)
 8000880:	4b1e      	ldr	r3, [pc, #120]	@ (80008fc <ConfigPdpContext+0xdc>)
 8000882:	0018      	movs	r0, r3
 8000884:	f002 fb0c 	bl	8002ea0 <HAL_UART_Receive_IT>
    while (!responseReceived) {
 8000888:	4b1d      	ldr	r3, [pc, #116]	@ (8000900 <ConfigPdpContext+0xe0>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	b2db      	uxtb	r3, r3
 800088e:	2b00      	cmp	r3, #0
 8000890:	d0ef      	beq.n	8000872 <ConfigPdpContext+0x52>
    		RESPONSE_BUFFER_SIZE);
    	}
    	responseReceived = 0;
 8000892:	4b1b      	ldr	r3, [pc, #108]	@ (8000900 <ConfigPdpContext+0xe0>)
 8000894:	2200      	movs	r2, #0
 8000896:	701a      	strb	r2, [r3, #0]
    // Verificar se o contexto PDP está ativo
    sendATCommand("AT+CGPADDR=1\r\n");
 8000898:	4b1b      	ldr	r3, [pc, #108]	@ (8000908 <ConfigPdpContext+0xe8>)
 800089a:	0018      	movs	r0, r3
 800089c:	f7ff fe4e 	bl	800053c <sendATCommand>
    while (!responseReceived) {
 80008a0:	e00a      	b.n	80008b8 <ConfigPdpContext+0x98>
        		sendATCommand("AT+CGPADDR=1\r\n");
 80008a2:	4b19      	ldr	r3, [pc, #100]	@ (8000908 <ConfigPdpContext+0xe8>)
 80008a4:	0018      	movs	r0, r3
 80008a6:	f7ff fe49 	bl	800053c <sendATCommand>
        		HAL_UART_Receive_IT(&huart2, responseBuffer,
 80008aa:	2380      	movs	r3, #128	@ 0x80
 80008ac:	005a      	lsls	r2, r3, #1
 80008ae:	4912      	ldr	r1, [pc, #72]	@ (80008f8 <ConfigPdpContext+0xd8>)
 80008b0:	4b12      	ldr	r3, [pc, #72]	@ (80008fc <ConfigPdpContext+0xdc>)
 80008b2:	0018      	movs	r0, r3
 80008b4:	f002 faf4 	bl	8002ea0 <HAL_UART_Receive_IT>
    while (!responseReceived) {
 80008b8:	4b11      	ldr	r3, [pc, #68]	@ (8000900 <ConfigPdpContext+0xe0>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d0ef      	beq.n	80008a2 <ConfigPdpContext+0x82>
        		RESPONSE_BUFFER_SIZE);
        	}
        	responseReceived = 0;
 80008c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000900 <ConfigPdpContext+0xe0>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	701a      	strb	r2, [r3, #0]
    // Receber a resposta e verificar se contém o IP
  //  HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
    if (strstr(responseBuffer, "0.0.0.0") == NULL) {
 80008c8:	4a10      	ldr	r2, [pc, #64]	@ (800090c <ConfigPdpContext+0xec>)
 80008ca:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <ConfigPdpContext+0xd8>)
 80008cc:	0011      	movs	r1, r2
 80008ce:	0018      	movs	r0, r3
 80008d0:	f004 fb66 	bl	8004fa0 <strstr>
 80008d4:	1e03      	subs	r3, r0, #0
 80008d6:	d107      	bne.n	80008e8 <ConfigPdpContext+0xc8>
        // Contexto PDP ativado com sucesso, IP foi alocado corretamente
        snprintf(command, sizeof(command), "PDP context ativado com sucesso. APN: inlog.vivo.com.br, IP: %s\r\n", response);
 80008d8:	003b      	movs	r3, r7
 80008da:	4a0d      	ldr	r2, [pc, #52]	@ (8000910 <ConfigPdpContext+0xf0>)
 80008dc:	1c78      	adds	r0, r7, #1
 80008de:	30ff      	adds	r0, #255	@ 0xff
 80008e0:	2180      	movs	r1, #128	@ 0x80
 80008e2:	f004 f9fd 	bl	8004ce0 <sniprintf>
       // sendATCommand(command); // Transmitir a mensagem de sucesso pela UART
    } else {
        HAL_NVIC_SystemReset();
    }
}
 80008e6:	e001      	b.n	80008ec <ConfigPdpContext+0xcc>
        HAL_NVIC_SystemReset();
 80008e8:	f000 fd01 	bl	80012ee <HAL_NVIC_SystemReset>
}
 80008ec:	46c0      	nop			@ (mov r8, r8)
 80008ee:	46bd      	mov	sp, r7
 80008f0:	b060      	add	sp, #384	@ 0x180
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	08006978 	.word	0x08006978
 80008f8:	20000140 	.word	0x20000140
 80008fc:	200000ac 	.word	0x200000ac
 8000900:	20000240 	.word	0x20000240
 8000904:	080069a8 	.word	0x080069a8
 8000908:	080069b8 	.word	0x080069b8
 800090c:	080069c8 	.word	0x080069c8
 8000910:	080069d0 	.word	0x080069d0

08000914 <ConfigMqttContext>:


void ConfigMqttContext() {
 8000914:	b5b0      	push	{r4, r5, r7, lr}
 8000916:	b0c0      	sub	sp, #256	@ 0x100
 8000918:	af00      	add	r7, sp, #0
    char response[128];   // Buffer temporário para respostas AT
    char command[128];    // Buffer para os comandos AT

    // Configurar a versão MQTT como 3.1.1
    strcpy(command, "AT+QMTCFG=\"version\",0,4\r\n");
 800091a:	003b      	movs	r3, r7
 800091c:	4a1e      	ldr	r2, [pc, #120]	@ (8000998 <ConfigMqttContext+0x84>)
 800091e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000920:	c313      	stmia	r3!, {r0, r1, r4}
 8000922:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000924:	c313      	stmia	r3!, {r0, r1, r4}
 8000926:	8812      	ldrh	r2, [r2, #0]
 8000928:	801a      	strh	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 800092a:	2580      	movs	r5, #128	@ 0x80
 800092c:	1979      	adds	r1, r7, r5
 800092e:	003b      	movs	r3, r7
 8000930:	2280      	movs	r2, #128	@ 0x80
 8000932:	0018      	movs	r0, r3
 8000934:	f7ff fe18 	bl	8000568 <receiveResponseUntilMatch>

    // Associar o contexto PDP ao cliente MQTT
    strcpy(command, "AT+QMTCFG=\"pdpcid\",0,1\r\n");
 8000938:	003b      	movs	r3, r7
 800093a:	4a18      	ldr	r2, [pc, #96]	@ (800099c <ConfigMqttContext+0x88>)
 800093c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800093e:	c313      	stmia	r3!, {r0, r1, r4}
 8000940:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000942:	c313      	stmia	r3!, {r0, r1, r4}
 8000944:	7812      	ldrb	r2, [r2, #0]
 8000946:	701a      	strb	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000948:	1979      	adds	r1, r7, r5
 800094a:	003b      	movs	r3, r7
 800094c:	2280      	movs	r2, #128	@ 0x80
 800094e:	0018      	movs	r0, r3
 8000950:	f7ff fe0a 	bl	8000568 <receiveResponseUntilMatch>

    // Habilitar SSL para o cliente MQTT
    strcpy(command, "AT+QMTCFG=\"ssl\",0,1,0\r\n");
 8000954:	003b      	movs	r3, r7
 8000956:	4a12      	ldr	r2, [pc, #72]	@ (80009a0 <ConfigMqttContext+0x8c>)
 8000958:	ca13      	ldmia	r2!, {r0, r1, r4}
 800095a:	c313      	stmia	r3!, {r0, r1, r4}
 800095c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800095e:	c313      	stmia	r3!, {r0, r1, r4}
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000960:	1979      	adds	r1, r7, r5
 8000962:	003b      	movs	r3, r7
 8000964:	2280      	movs	r2, #128	@ 0x80
 8000966:	0018      	movs	r0, r3
 8000968:	f7ff fdfe 	bl	8000568 <receiveResponseUntilMatch>

    // Configurar keepalive para 3600 segundos
    strcpy(command, "AT+QMTCFG=\"keepalive\",0,3600\r\n");
 800096c:	003b      	movs	r3, r7
 800096e:	4a0d      	ldr	r2, [pc, #52]	@ (80009a4 <ConfigMqttContext+0x90>)
 8000970:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000972:	c313      	stmia	r3!, {r0, r1, r4}
 8000974:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000976:	c313      	stmia	r3!, {r0, r1, r4}
 8000978:	6811      	ldr	r1, [r2, #0]
 800097a:	6019      	str	r1, [r3, #0]
 800097c:	8891      	ldrh	r1, [r2, #4]
 800097e:	8099      	strh	r1, [r3, #4]
 8000980:	7992      	ldrb	r2, [r2, #6]
 8000982:	719a      	strb	r2, [r3, #6]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000984:	1979      	adds	r1, r7, r5
 8000986:	003b      	movs	r3, r7
 8000988:	2280      	movs	r2, #128	@ 0x80
 800098a:	0018      	movs	r0, r3
 800098c:	f7ff fdec 	bl	8000568 <receiveResponseUntilMatch>


}
 8000990:	46c0      	nop			@ (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	b040      	add	sp, #256	@ 0x100
 8000996:	bdb0      	pop	{r4, r5, r7, pc}
 8000998:	08006a14 	.word	0x08006a14
 800099c:	08006a30 	.word	0x08006a30
 80009a0:	08006a4c 	.word	0x08006a4c
 80009a4:	08006a64 	.word	0x08006a64

080009a8 <ActivePdp>:

void ActivePdp() {
 80009a8:	b5b0      	push	{r4, r5, r7, lr}
 80009aa:	b0c0      	sub	sp, #256	@ 0x100
 80009ac:	af00      	add	r7, sp, #0
    char response[128];   // Buffer temporário para respostas AT
    char command[128];    // Buffer para os comandos AT

    // Verificar se o APN está configurado corretamente
    strcpy(command, "AT+CGDCONT?\r\n");
 80009ae:	003b      	movs	r3, r7
 80009b0:	4a15      	ldr	r2, [pc, #84]	@ (8000a08 <ActivePdp+0x60>)
 80009b2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80009b4:	c313      	stmia	r3!, {r0, r1, r4}
 80009b6:	8812      	ldrh	r2, [r2, #0]
 80009b8:	801a      	strh	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 80009ba:	2580      	movs	r5, #128	@ 0x80
 80009bc:	1979      	adds	r1, r7, r5
 80009be:	003b      	movs	r3, r7
 80009c0:	2280      	movs	r2, #128	@ 0x80
 80009c2:	0018      	movs	r0, r3
 80009c4:	f7ff fdd0 	bl	8000568 <receiveResponseUntilMatch>

    // Ativar o contexto PDP
    strcpy(command, "AT+CGACT=1,1\r\n");
 80009c8:	003b      	movs	r3, r7
 80009ca:	4a10      	ldr	r2, [pc, #64]	@ (8000a0c <ActivePdp+0x64>)
 80009cc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80009ce:	c313      	stmia	r3!, {r0, r1, r4}
 80009d0:	8811      	ldrh	r1, [r2, #0]
 80009d2:	8019      	strh	r1, [r3, #0]
 80009d4:	7892      	ldrb	r2, [r2, #2]
 80009d6:	709a      	strb	r2, [r3, #2]
    receiveResponseUntilMatch(command, response, sizeof(response));
 80009d8:	1979      	adds	r1, r7, r5
 80009da:	003b      	movs	r3, r7
 80009dc:	2280      	movs	r2, #128	@ 0x80
 80009de:	0018      	movs	r0, r3
 80009e0:	f7ff fdc2 	bl	8000568 <receiveResponseUntilMatch>

    // Verificar se um endereço IP foi atribuído
    strcpy(command, "AT+CGPADDR=1\r\n");
 80009e4:	003b      	movs	r3, r7
 80009e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000a10 <ActivePdp+0x68>)
 80009e8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80009ea:	c313      	stmia	r3!, {r0, r1, r4}
 80009ec:	8811      	ldrh	r1, [r2, #0]
 80009ee:	8019      	strh	r1, [r3, #0]
 80009f0:	7892      	ldrb	r2, [r2, #2]
 80009f2:	709a      	strb	r2, [r3, #2]
    receiveResponseUntilMatch(command, response, sizeof(response));
 80009f4:	1979      	adds	r1, r7, r5
 80009f6:	003b      	movs	r3, r7
 80009f8:	2280      	movs	r2, #128	@ 0x80
 80009fa:	0018      	movs	r0, r3
 80009fc:	f7ff fdb4 	bl	8000568 <receiveResponseUntilMatch>
}
 8000a00:	46c0      	nop			@ (mov r8, r8)
 8000a02:	46bd      	mov	sp, r7
 8000a04:	b040      	add	sp, #256	@ 0x100
 8000a06:	bdb0      	pop	{r4, r5, r7, pc}
 8000a08:	08006a84 	.word	0x08006a84
 8000a0c:	080069a8 	.word	0x080069a8
 8000a10:	080069b8 	.word	0x080069b8

08000a14 <MqttConnectAndSubscribe>:
void MqttConnectAndSubscribe() {
 8000a14:	b5b0      	push	{r4, r5, r7, lr}
 8000a16:	b0c0      	sub	sp, #256	@ 0x100
 8000a18:	af00      	add	r7, sp, #0
    char response[128];   // Buffer temporário para respostas AT
    char command[128];    // Buffer para os comandos AT

    // Conectar ao broker MQTT
    strcpy(command, "AT+QMTOPEN=0,1883\r\n");
 8000a1a:	003b      	movs	r3, r7
 8000a1c:	4a17      	ldr	r2, [pc, #92]	@ (8000a7c <MqttConnectAndSubscribe+0x68>)
 8000a1e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000a20:	c313      	stmia	r3!, {r0, r1, r4}
 8000a22:	ca03      	ldmia	r2!, {r0, r1}
 8000a24:	c303      	stmia	r3!, {r0, r1}
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000a26:	2580      	movs	r5, #128	@ 0x80
 8000a28:	1979      	adds	r1, r7, r5
 8000a2a:	003b      	movs	r3, r7
 8000a2c:	2280      	movs	r2, #128	@ 0x80
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f7ff fd9a 	bl	8000568 <receiveResponseUntilMatch>

    // Conectar ao broker MQTT com ID e credenciais
    strcpy(command, "AT+QMTCONN=0,\"1\",\"pixtest\",\"pixtest\"\r\n");
 8000a34:	003b      	movs	r3, r7
 8000a36:	4a12      	ldr	r2, [pc, #72]	@ (8000a80 <MqttConnectAndSubscribe+0x6c>)
 8000a38:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000a3a:	c313      	stmia	r3!, {r0, r1, r4}
 8000a3c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000a3e:	c313      	stmia	r3!, {r0, r1, r4}
 8000a40:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000a42:	c313      	stmia	r3!, {r0, r1, r4}
 8000a44:	8811      	ldrh	r1, [r2, #0]
 8000a46:	8019      	strh	r1, [r3, #0]
 8000a48:	7892      	ldrb	r2, [r2, #2]
 8000a4a:	709a      	strb	r2, [r3, #2]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000a4c:	1979      	adds	r1, r7, r5
 8000a4e:	003b      	movs	r3, r7
 8000a50:	2280      	movs	r2, #128	@ 0x80
 8000a52:	0018      	movs	r0, r3
 8000a54:	f7ff fd88 	bl	8000568 <receiveResponseUntilMatch>

    // Inscrever-se no tópico desejado
    strcpy(command, "AT+QMTSUB=0,\"pixtest\",1\r\n");
 8000a58:	003b      	movs	r3, r7
 8000a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a84 <MqttConnectAndSubscribe+0x70>)
 8000a5c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000a5e:	c313      	stmia	r3!, {r0, r1, r4}
 8000a60:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000a62:	c313      	stmia	r3!, {r0, r1, r4}
 8000a64:	8812      	ldrh	r2, [r2, #0]
 8000a66:	801a      	strh	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000a68:	1979      	adds	r1, r7, r5
 8000a6a:	003b      	movs	r3, r7
 8000a6c:	2280      	movs	r2, #128	@ 0x80
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f7ff fd7a 	bl	8000568 <receiveResponseUntilMatch>
}
 8000a74:	46c0      	nop			@ (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	b040      	add	sp, #256	@ 0x100
 8000a7a:	bdb0      	pop	{r4, r5, r7, pc}
 8000a7c:	08006a94 	.word	0x08006a94
 8000a80:	08006aa8 	.word	0x08006aa8
 8000a84:	08006ad0 	.word	0x08006ad0

08000a88 <MqttConfigBeforeConnection>:

void MqttConfigBeforeConnection() {
 8000a88:	b5b0      	push	{r4, r5, r7, lr}
 8000a8a:	b0c0      	sub	sp, #256	@ 0x100
 8000a8c:	af00      	add	r7, sp, #0
    char response[128];   // Buffer temporário para respostas AT
    char command[128];    // Buffer para os comandos AT

    // Verificar se o dispositivo está registrado na rede
    strcpy(command, "AT+CREG?\r\n");
 8000a8e:	003b      	movs	r3, r7
 8000a90:	4a1a      	ldr	r2, [pc, #104]	@ (8000afc <MqttConfigBeforeConnection+0x74>)
 8000a92:	ca03      	ldmia	r2!, {r0, r1}
 8000a94:	c303      	stmia	r3!, {r0, r1}
 8000a96:	8811      	ldrh	r1, [r2, #0]
 8000a98:	8019      	strh	r1, [r3, #0]
 8000a9a:	7892      	ldrb	r2, [r2, #2]
 8000a9c:	709a      	strb	r2, [r3, #2]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000a9e:	2580      	movs	r5, #128	@ 0x80
 8000aa0:	1979      	adds	r1, r7, r5
 8000aa2:	003b      	movs	r3, r7
 8000aa4:	2280      	movs	r2, #128	@ 0x80
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f7ff fd5e 	bl	8000568 <receiveResponseUntilMatch>

    // Verificar o status do contexto PDP
    strcpy(command, "AT+CGACT?\r\n");
 8000aac:	003b      	movs	r3, r7
 8000aae:	4a14      	ldr	r2, [pc, #80]	@ (8000b00 <MqttConfigBeforeConnection+0x78>)
 8000ab0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000ab2:	c313      	stmia	r3!, {r0, r1, r4}
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000ab4:	1979      	adds	r1, r7, r5
 8000ab6:	003b      	movs	r3, r7
 8000ab8:	2280      	movs	r2, #128	@ 0x80
 8000aba:	0018      	movs	r0, r3
 8000abc:	f7ff fd54 	bl	8000568 <receiveResponseUntilMatch>

    // Verificar a qualidade do sinal
    strcpy(command, "AT+CSQ\r\n");
 8000ac0:	003b      	movs	r3, r7
 8000ac2:	4a10      	ldr	r2, [pc, #64]	@ (8000b04 <MqttConfigBeforeConnection+0x7c>)
 8000ac4:	ca03      	ldmia	r2!, {r0, r1}
 8000ac6:	c303      	stmia	r3!, {r0, r1}
 8000ac8:	7812      	ldrb	r2, [r2, #0]
 8000aca:	701a      	strb	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000acc:	1979      	adds	r1, r7, r5
 8000ace:	003b      	movs	r3, r7
 8000ad0:	2280      	movs	r2, #128	@ 0x80
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f7ff fd48 	bl	8000568 <receiveResponseUntilMatch>

    // Configurar o contexto PDP para o canal MQTT
    strcpy(command, "AT+QMTCFG=\"pdpcid\",0,1\r\n");
 8000ad8:	003b      	movs	r3, r7
 8000ada:	4a0b      	ldr	r2, [pc, #44]	@ (8000b08 <MqttConfigBeforeConnection+0x80>)
 8000adc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000ade:	c313      	stmia	r3!, {r0, r1, r4}
 8000ae0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000ae2:	c313      	stmia	r3!, {r0, r1, r4}
 8000ae4:	7812      	ldrb	r2, [r2, #0]
 8000ae6:	701a      	strb	r2, [r3, #0]
    receiveResponseUntilMatch(command, response, sizeof(response));
 8000ae8:	1979      	adds	r1, r7, r5
 8000aea:	003b      	movs	r3, r7
 8000aec:	2280      	movs	r2, #128	@ 0x80
 8000aee:	0018      	movs	r0, r3
 8000af0:	f7ff fd3a 	bl	8000568 <receiveResponseUntilMatch>
}
 8000af4:	46c0      	nop			@ (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b040      	add	sp, #256	@ 0x100
 8000afa:	bdb0      	pop	{r4, r5, r7, pc}
 8000afc:	08006aec 	.word	0x08006aec
 8000b00:	08006af8 	.word	0x08006af8
 8000b04:	08006b04 	.word	0x08006b04
 8000b08:	08006a30 	.word	0x08006a30

08000b0c <EnterSleepMode>:

	// Enviar o comando AT
	HAL_UART_Transmit(&huart2, command, sizeof(command), HAL_MAX_DELAY);
}

void EnterSleepMode() {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
	SetNextAlarm();
 8000b10:	f000 f808 	bl	8000b24 <SetNextAlarm>
	 HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8000b14:	2001      	movs	r0, #1
 8000b16:	f000 fe41 	bl	800179c <HAL_PWR_EnableWakeUpPin>
	HAL_PWREx_EnterSHUTDOWNMode();
 8000b1a:	f000 fe73 	bl	8001804 <HAL_PWREx_EnterSHUTDOWNMode>

}
 8000b1e:	46c0      	nop			@ (mov r8, r8)
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}

08000b24 <SetNextAlarm>:

void SetNextAlarm() {
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b094      	sub	sp, #80	@ 0x50
 8000b28:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef time;
	RTC_DateTypeDef date;
	RTC_AlarmTypeDef sAlarm;

// Obter o tempo e data atuais
	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8000b2a:	232c      	movs	r3, #44	@ 0x2c
 8000b2c:	18f9      	adds	r1, r7, r3
 8000b2e:	4b34      	ldr	r3, [pc, #208]	@ (8000c00 <SetNextAlarm+0xdc>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	0018      	movs	r0, r3
 8000b34:	f001 fc16 	bl	8002364 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8000b38:	2328      	movs	r3, #40	@ 0x28
 8000b3a:	18f9      	adds	r1, r7, r3
 8000b3c:	4b30      	ldr	r3, [pc, #192]	@ (8000c00 <SetNextAlarm+0xdc>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	0018      	movs	r0, r3
 8000b42:	f001 fcfd 	bl	8002540 <HAL_RTC_GetDate>

// Configurar o tempo para o próximo alarme
	uint32_t totalSeconds = ALARM_PERIOD_IN_SECONDS; // Definir o período em segundos
 8000b46:	2378      	movs	r3, #120	@ 0x78
 8000b48:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t hours = totalSeconds / 3600;
 8000b4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b4c:	22e1      	movs	r2, #225	@ 0xe1
 8000b4e:	0111      	lsls	r1, r2, #4
 8000b50:	0018      	movs	r0, r3
 8000b52:	f7ff faeb 	bl	800012c <__udivsi3>
 8000b56:	0003      	movs	r3, r0
 8000b58:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t minutes = (totalSeconds % 3600) / 60;
 8000b5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b5c:	22e1      	movs	r2, #225	@ 0xe1
 8000b5e:	0111      	lsls	r1, r2, #4
 8000b60:	0018      	movs	r0, r3
 8000b62:	f7ff fb69 	bl	8000238 <__aeabi_uidivmod>
 8000b66:	000b      	movs	r3, r1
 8000b68:	213c      	movs	r1, #60	@ 0x3c
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f7ff fade 	bl	800012c <__udivsi3>
 8000b70:	0003      	movs	r3, r0
 8000b72:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t seconds = totalSeconds % 60;
 8000b74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b76:	213c      	movs	r1, #60	@ 0x3c
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f7ff fb5d 	bl	8000238 <__aeabi_uidivmod>
 8000b7e:	000b      	movs	r3, r1
 8000b80:	643b      	str	r3, [r7, #64]	@ 0x40

// Configurar os valores no alarme
	sAlarm.Alarm = RTC_ALARM_A;
 8000b82:	003b      	movs	r3, r7
 8000b84:	2280      	movs	r2, #128	@ 0x80
 8000b86:	0052      	lsls	r2, r2, #1
 8000b88:	625a      	str	r2, [r3, #36]	@ 0x24
	sAlarm.AlarmTime.Hours = hours;
 8000b8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b8c:	b2da      	uxtb	r2, r3
 8000b8e:	003b      	movs	r3, r7
 8000b90:	701a      	strb	r2, [r3, #0]
	sAlarm.AlarmTime.Minutes = minutes;
 8000b92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b94:	b2da      	uxtb	r2, r3
 8000b96:	003b      	movs	r3, r7
 8000b98:	705a      	strb	r2, [r3, #1]
	sAlarm.AlarmTime.Seconds = seconds;
 8000b9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	003b      	movs	r3, r7
 8000ba0:	709a      	strb	r2, [r3, #2]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ba2:	003b      	movs	r3, r7
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	60da      	str	r2, [r3, #12]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ba8:	003b      	movs	r3, r7
 8000baa:	2200      	movs	r2, #0
 8000bac:	611a      	str	r2, [r3, #16]

	sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY; // Ignorar a data, repetir alarme diariamente
 8000bae:	003b      	movs	r3, r7
 8000bb0:	2280      	movs	r2, #128	@ 0x80
 8000bb2:	0612      	lsls	r2, r2, #24
 8000bb4:	615a      	str	r2, [r3, #20]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8000bb6:	003b      	movs	r3, r7
 8000bb8:	22f0      	movs	r2, #240	@ 0xf0
 8000bba:	0512      	lsls	r2, r2, #20
 8000bbc:	619a      	str	r2, [r3, #24]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000bbe:	003b      	movs	r3, r7
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	61da      	str	r2, [r3, #28]
	sAlarm.AlarmDateWeekDay = 1;  // Não utilizado devido à máscara
 8000bc4:	003b      	movs	r3, r7
 8000bc6:	2220      	movs	r2, #32
 8000bc8:	2101      	movs	r1, #1
 8000bca:	5499      	strb	r1, [r3, r2]

// Desativar alarme anterior antes de configurar o novo
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000bcc:	2380      	movs	r3, #128	@ 0x80
 8000bce:	005a      	lsls	r2, r3, #1
 8000bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8000c00 <SetNextAlarm+0xdc>)
 8000bd2:	0011      	movs	r1, r2
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f001 fded 	bl	80027b4 <HAL_RTC_DeactivateAlarm>

// Configurar novo alarme com interrupção
	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK) {
 8000bda:	0039      	movs	r1, r7
 8000bdc:	4b08      	ldr	r3, [pc, #32]	@ (8000c00 <SetNextAlarm+0xdc>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	0018      	movs	r0, r3
 8000be2:	f001 fcfb 	bl	80025dc <HAL_RTC_SetAlarm_IT>
 8000be6:	1e03      	subs	r3, r0, #0
 8000be8:	d005      	beq.n	8000bf6 <SetNextAlarm+0xd2>
		printf("Erro ao configurar o alarme RTC\n");
 8000bea:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <SetNextAlarm+0xe0>)
 8000bec:	0018      	movs	r0, r3
 8000bee:	f004 f86d 	bl	8004ccc <puts>
		while (1)
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	e7fd      	b.n	8000bf2 <SetNextAlarm+0xce>
			; // Travar em caso de erro crítico
	}


}
 8000bf6:	46c0      	nop			@ (mov r8, r8)
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	b014      	add	sp, #80	@ 0x50
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	46c0      	nop			@ (mov r8, r8)
 8000c00:	20000084 	.word	0x20000084
 8000c04:	08006b10 	.word	0x08006b10

08000c08 <InitFlags>:

void InitFlags() {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET) {
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c38 <InitFlags+0x30>)
 8000c0e:	691a      	ldr	r2, [r3, #16]
 8000c10:	2380      	movs	r3, #128	@ 0x80
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	401a      	ands	r2, r3
 8000c16:	2380      	movs	r3, #128	@ 0x80
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d106      	bne.n	8000c2c <InitFlags+0x24>
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8000c1e:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <InitFlags+0x30>)
 8000c20:	4a06      	ldr	r2, [pc, #24]	@ (8000c3c <InitFlags+0x34>)
 8000c22:	619a      	str	r2, [r3, #24]
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8000c24:	2001      	movs	r0, #1
 8000c26:	f000 fdd9 	bl	80017dc <HAL_PWR_DisableWakeUpPin>
	} else {
		MX_RTC_Init();
	}

}
 8000c2a:	e001      	b.n	8000c30 <InitFlags+0x28>
		MX_RTC_Init();
 8000c2c:	f7ff fb8c 	bl	8000348 <MX_RTC_Init>
}
 8000c30:	46c0      	nop			@ (mov r8, r8)
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	46c0      	nop			@ (mov r8, r8)
 8000c38:	40007000 	.word	0x40007000
 8000c3c:	00010100 	.word	0x00010100

08000c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c44:	b672      	cpsid	i
}
 8000c46:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c48:	46c0      	nop			@ (mov r8, r8)
 8000c4a:	e7fd      	b.n	8000c48 <Error_Handler+0x8>

08000c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c52:	4b13      	ldr	r3, [pc, #76]	@ (8000ca0 <HAL_MspInit+0x54>)
 8000c54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c56:	4b12      	ldr	r3, [pc, #72]	@ (8000ca0 <HAL_MspInit+0x54>)
 8000c58:	2101      	movs	r1, #1
 8000c5a:	430a      	orrs	r2, r1
 8000c5c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <HAL_MspInit+0x54>)
 8000c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c62:	2201      	movs	r2, #1
 8000c64:	4013      	ands	r3, r2
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca0 <HAL_MspInit+0x54>)
 8000c6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <HAL_MspInit+0x54>)
 8000c70:	2180      	movs	r1, #128	@ 0x80
 8000c72:	0549      	lsls	r1, r1, #21
 8000c74:	430a      	orrs	r2, r1
 8000c76:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c78:	4b09      	ldr	r3, [pc, #36]	@ (8000ca0 <HAL_MspInit+0x54>)
 8000c7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c7c:	2380      	movs	r3, #128	@ 0x80
 8000c7e:	055b      	lsls	r3, r3, #21
 8000c80:	4013      	ands	r3, r2
 8000c82:	603b      	str	r3, [r7, #0]
 8000c84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000c86:	2200      	movs	r2, #0
 8000c88:	2100      	movs	r1, #0
 8000c8a:	2004      	movs	r0, #4
 8000c8c:	f000 fb0a 	bl	80012a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000c90:	2004      	movs	r0, #4
 8000c92:	f000 fb1c 	bl	80012ce <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c96:	46c0      	nop			@ (mov r8, r8)
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	b002      	add	sp, #8
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	46c0      	nop			@ (mov r8, r8)
 8000ca0:	40021000 	.word	0x40021000

08000ca4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b08b      	sub	sp, #44	@ 0x2c
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cac:	240c      	movs	r4, #12
 8000cae:	193b      	adds	r3, r7, r4
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	231c      	movs	r3, #28
 8000cb4:	001a      	movs	r2, r3
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	f004 f95c 	bl	8004f74 <memset>
  if(hrtc->Instance==RTC)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a19      	ldr	r2, [pc, #100]	@ (8000d28 <HAL_RTC_MspInit+0x84>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d12b      	bne.n	8000d1e <HAL_RTC_MspInit+0x7a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000cc6:	193b      	adds	r3, r7, r4
 8000cc8:	2240      	movs	r2, #64	@ 0x40
 8000cca:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000ccc:	193b      	adds	r3, r7, r4
 8000cce:	2280      	movs	r2, #128	@ 0x80
 8000cd0:	0092      	lsls	r2, r2, #2
 8000cd2:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cd4:	193b      	adds	r3, r7, r4
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	f001 f922 	bl	8001f20 <HAL_RCCEx_PeriphCLKConfig>
 8000cdc:	1e03      	subs	r3, r0, #0
 8000cde:	d001      	beq.n	8000ce4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8000ce0:	f7ff ffae 	bl	8000c40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000ce4:	4b11      	ldr	r3, [pc, #68]	@ (8000d2c <HAL_RTC_MspInit+0x88>)
 8000ce6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000ce8:	4b10      	ldr	r3, [pc, #64]	@ (8000d2c <HAL_RTC_MspInit+0x88>)
 8000cea:	2180      	movs	r1, #128	@ 0x80
 8000cec:	0209      	lsls	r1, r1, #8
 8000cee:	430a      	orrs	r2, r1
 8000cf0:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d2c <HAL_RTC_MspInit+0x88>)
 8000cf4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8000d2c <HAL_RTC_MspInit+0x88>)
 8000cf8:	2180      	movs	r1, #128	@ 0x80
 8000cfa:	00c9      	lsls	r1, r1, #3
 8000cfc:	430a      	orrs	r2, r1
 8000cfe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d00:	4b0a      	ldr	r3, [pc, #40]	@ (8000d2c <HAL_RTC_MspInit+0x88>)
 8000d02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d04:	2380      	movs	r3, #128	@ 0x80
 8000d06:	00db      	lsls	r3, r3, #3
 8000d08:	4013      	ands	r3, r2
 8000d0a:	60bb      	str	r3, [r7, #8]
 8000d0c:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2100      	movs	r1, #0
 8000d12:	2002      	movs	r0, #2
 8000d14:	f000 fac6 	bl	80012a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000d18:	2002      	movs	r0, #2
 8000d1a:	f000 fad8 	bl	80012ce <HAL_NVIC_EnableIRQ>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8000d1e:	46c0      	nop			@ (mov r8, r8)
 8000d20:	46bd      	mov	sp, r7
 8000d22:	b00b      	add	sp, #44	@ 0x2c
 8000d24:	bd90      	pop	{r4, r7, pc}
 8000d26:	46c0      	nop			@ (mov r8, r8)
 8000d28:	40002800 	.word	0x40002800
 8000d2c:	40021000 	.word	0x40021000

08000d30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d30:	b590      	push	{r4, r7, lr}
 8000d32:	b08b      	sub	sp, #44	@ 0x2c
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	2414      	movs	r4, #20
 8000d3a:	193b      	adds	r3, r7, r4
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	2314      	movs	r3, #20
 8000d40:	001a      	movs	r2, r3
 8000d42:	2100      	movs	r1, #0
 8000d44:	f004 f916 	bl	8004f74 <memset>
  if(huart->Instance==USART2)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a1f      	ldr	r2, [pc, #124]	@ (8000dcc <HAL_UART_MspInit+0x9c>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d138      	bne.n	8000dc4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d52:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd0 <HAL_UART_MspInit+0xa0>)
 8000d54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d56:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd0 <HAL_UART_MspInit+0xa0>)
 8000d58:	2180      	movs	r1, #128	@ 0x80
 8000d5a:	0289      	lsls	r1, r1, #10
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d60:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd0 <HAL_UART_MspInit+0xa0>)
 8000d62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d64:	2380      	movs	r3, #128	@ 0x80
 8000d66:	029b      	lsls	r3, r3, #10
 8000d68:	4013      	ands	r3, r2
 8000d6a:	613b      	str	r3, [r7, #16]
 8000d6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6e:	4b18      	ldr	r3, [pc, #96]	@ (8000dd0 <HAL_UART_MspInit+0xa0>)
 8000d70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d72:	4b17      	ldr	r3, [pc, #92]	@ (8000dd0 <HAL_UART_MspInit+0xa0>)
 8000d74:	2101      	movs	r1, #1
 8000d76:	430a      	orrs	r2, r1
 8000d78:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d7a:	4b15      	ldr	r3, [pc, #84]	@ (8000dd0 <HAL_UART_MspInit+0xa0>)
 8000d7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d7e:	2201      	movs	r2, #1
 8000d80:	4013      	ands	r3, r2
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d86:	0021      	movs	r1, r4
 8000d88:	187b      	adds	r3, r7, r1
 8000d8a:	220c      	movs	r2, #12
 8000d8c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8e:	187b      	adds	r3, r7, r1
 8000d90:	2202      	movs	r2, #2
 8000d92:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	187b      	adds	r3, r7, r1
 8000d96:	2200      	movs	r2, #0
 8000d98:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9a:	187b      	adds	r3, r7, r1
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	2201      	movs	r2, #1
 8000da4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da6:	187a      	adds	r2, r7, r1
 8000da8:	23a0      	movs	r3, #160	@ 0xa0
 8000daa:	05db      	lsls	r3, r3, #23
 8000dac:	0011      	movs	r1, r2
 8000dae:	0018      	movs	r0, r3
 8000db0:	f000 fb8a 	bl	80014c8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000db4:	2200      	movs	r2, #0
 8000db6:	2100      	movs	r1, #0
 8000db8:	201c      	movs	r0, #28
 8000dba:	f000 fa73 	bl	80012a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000dbe:	201c      	movs	r0, #28
 8000dc0:	f000 fa85 	bl	80012ce <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000dc4:	46c0      	nop			@ (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b00b      	add	sp, #44	@ 0x2c
 8000dca:	bd90      	pop	{r4, r7, pc}
 8000dcc:	40004400 	.word	0x40004400
 8000dd0:	40021000 	.word	0x40021000

08000dd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dd8:	46c0      	nop			@ (mov r8, r8)
 8000dda:	e7fd      	b.n	8000dd8 <NMI_Handler+0x4>

08000ddc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de0:	46c0      	nop			@ (mov r8, r8)
 8000de2:	e7fd      	b.n	8000de0 <HardFault_Handler+0x4>

08000de4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000de8:	46c0      	nop			@ (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df2:	46c0      	nop			@ (mov r8, r8)
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dfc:	f000 f954 	bl	80010a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e00:	46c0      	nop			@ (mov r8, r8)
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
	...

08000e08 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC interrupts through EXTI lines 19 and 21.
  */
void RTC_IRQHandler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000e0c:	4b03      	ldr	r3, [pc, #12]	@ (8000e1c <RTC_IRQHandler+0x14>)
 8000e0e:	0018      	movs	r0, r3
 8000e10:	f001 fd38 	bl	8002884 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000e14:	46c0      	nop			@ (mov r8, r8)
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	46c0      	nop			@ (mov r8, r8)
 8000e1c:	20000084 	.word	0x20000084

08000e20 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000e24:	46c0      	nop			@ (mov r8, r8)
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
	...

08000e2c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e30:	4b03      	ldr	r3, [pc, #12]	@ (8000e40 <USART2_IRQHandler+0x14>)
 8000e32:	0018      	movs	r0, r3
 8000e34:	f002 f88c 	bl	8002f50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e38:	46c0      	nop			@ (mov r8, r8)
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	46c0      	nop			@ (mov r8, r8)
 8000e40:	200000ac 	.word	0x200000ac

08000e44 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]
 8000e54:	e00a      	b.n	8000e6c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e56:	e000      	b.n	8000e5a <_read+0x16>
 8000e58:	bf00      	nop
 8000e5a:	0001      	movs	r1, r0
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	1c5a      	adds	r2, r3, #1
 8000e60:	60ba      	str	r2, [r7, #8]
 8000e62:	b2ca      	uxtb	r2, r1
 8000e64:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	617b      	str	r3, [r7, #20]
 8000e6c:	697a      	ldr	r2, [r7, #20]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	dbf0      	blt.n	8000e56 <_read+0x12>
  }

  return len;
 8000e74:	687b      	ldr	r3, [r7, #4]
}
 8000e76:	0018      	movs	r0, r3
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	b006      	add	sp, #24
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b086      	sub	sp, #24
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	60f8      	str	r0, [r7, #12]
 8000e86:	60b9      	str	r1, [r7, #8]
 8000e88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
 8000e8e:	e009      	b.n	8000ea4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	1c5a      	adds	r2, r3, #1
 8000e94:	60ba      	str	r2, [r7, #8]
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	0018      	movs	r0, r3
 8000e9a:	e000      	b.n	8000e9e <_write+0x20>
 8000e9c:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	617b      	str	r3, [r7, #20]
 8000ea4:	697a      	ldr	r2, [r7, #20]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	dbf1      	blt.n	8000e90 <_write+0x12>
  }
  return len;
 8000eac:	687b      	ldr	r3, [r7, #4]
}
 8000eae:	0018      	movs	r0, r3
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b006      	add	sp, #24
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <_close>:

int _close(int file)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b082      	sub	sp, #8
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	425b      	negs	r3, r3
}
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	b002      	add	sp, #8
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b082      	sub	sp, #8
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
 8000ed2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	2280      	movs	r2, #128	@ 0x80
 8000ed8:	0192      	lsls	r2, r2, #6
 8000eda:	605a      	str	r2, [r3, #4]
  return 0;
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	0018      	movs	r0, r3
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	b002      	add	sp, #8
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <_isatty>:

int _isatty(int file)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b082      	sub	sp, #8
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eee:	2301      	movs	r3, #1
}
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b002      	add	sp, #8
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	0018      	movs	r0, r3
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	b004      	add	sp, #16
 8000f0c:	bd80      	pop	{r7, pc}
	...

08000f10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f18:	4a14      	ldr	r2, [pc, #80]	@ (8000f6c <_sbrk+0x5c>)
 8000f1a:	4b15      	ldr	r3, [pc, #84]	@ (8000f70 <_sbrk+0x60>)
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f24:	4b13      	ldr	r3, [pc, #76]	@ (8000f74 <_sbrk+0x64>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d102      	bne.n	8000f32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f2c:	4b11      	ldr	r3, [pc, #68]	@ (8000f74 <_sbrk+0x64>)
 8000f2e:	4a12      	ldr	r2, [pc, #72]	@ (8000f78 <_sbrk+0x68>)
 8000f30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f32:	4b10      	ldr	r3, [pc, #64]	@ (8000f74 <_sbrk+0x64>)
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	18d3      	adds	r3, r2, r3
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d207      	bcs.n	8000f50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f40:	f004 f892 	bl	8005068 <__errno>
 8000f44:	0003      	movs	r3, r0
 8000f46:	220c      	movs	r2, #12
 8000f48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	425b      	negs	r3, r3
 8000f4e:	e009      	b.n	8000f64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f50:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <_sbrk+0x64>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f56:	4b07      	ldr	r3, [pc, #28]	@ (8000f74 <_sbrk+0x64>)
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	18d2      	adds	r2, r2, r3
 8000f5e:	4b05      	ldr	r3, [pc, #20]	@ (8000f74 <_sbrk+0x64>)
 8000f60:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000f62:	68fb      	ldr	r3, [r7, #12]
}
 8000f64:	0018      	movs	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b006      	add	sp, #24
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20001800 	.word	0x20001800
 8000f70:	00000400 	.word	0x00000400
 8000f74:	20000244 	.word	0x20000244
 8000f78:	20000398 	.word	0x20000398

08000f7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f80:	4b03      	ldr	r3, [pc, #12]	@ (8000f90 <SystemInit+0x14>)
 8000f82:	2280      	movs	r2, #128	@ 0x80
 8000f84:	0512      	lsls	r2, r2, #20
 8000f86:	609a      	str	r2, [r3, #8]
#endif
}
 8000f88:	46c0      	nop			@ (mov r8, r8)
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	46c0      	nop			@ (mov r8, r8)
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f94:	480d      	ldr	r0, [pc, #52]	@ (8000fcc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f96:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f98:	f7ff fff0 	bl	8000f7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000f9c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000f9e:	e003      	b.n	8000fa8 <LoopCopyDataInit>

08000fa0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd0 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000fa2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000fa4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000fa6:	3104      	adds	r1, #4

08000fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000fa8:	480a      	ldr	r0, [pc, #40]	@ (8000fd4 <LoopForever+0xa>)
  ldr r3, =_edata
 8000faa:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd8 <LoopForever+0xe>)
  adds r2, r0, r1
 8000fac:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000fae:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000fb0:	d3f6      	bcc.n	8000fa0 <CopyDataInit>
  ldr r2, =_sbss
 8000fb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000fdc <LoopForever+0x12>)
  b LoopFillZerobss
 8000fb4:	e002      	b.n	8000fbc <LoopFillZerobss>

08000fb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000fb6:	2300      	movs	r3, #0
  str  r3, [r2]
 8000fb8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fba:	3204      	adds	r2, #4

08000fbc <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000fbc:	4b08      	ldr	r3, [pc, #32]	@ (8000fe0 <LoopForever+0x16>)
  cmp r2, r3
 8000fbe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000fc0:	d3f9      	bcc.n	8000fb6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000fc2:	f004 f857 	bl	8005074 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fc6:	f7ff f93d 	bl	8000244 <main>

08000fca <LoopForever>:

LoopForever:
    b LoopForever
 8000fca:	e7fe      	b.n	8000fca <LoopForever>
  ldr   r0, =_estack
 8000fcc:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000fd0:	08006d0c 	.word	0x08006d0c
  ldr r0, =_sdata
 8000fd4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000fd8:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8000fdc:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8000fe0:	20000398 	.word	0x20000398

08000fe4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fe4:	e7fe      	b.n	8000fe4 <ADC1_IRQHandler>

08000fe6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b082      	sub	sp, #8
 8000fea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fec:	1dfb      	adds	r3, r7, #7
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ff2:	2003      	movs	r0, #3
 8000ff4:	f000 f80e 	bl	8001014 <HAL_InitTick>
 8000ff8:	1e03      	subs	r3, r0, #0
 8000ffa:	d003      	beq.n	8001004 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000ffc:	1dfb      	adds	r3, r7, #7
 8000ffe:	2201      	movs	r2, #1
 8001000:	701a      	strb	r2, [r3, #0]
 8001002:	e001      	b.n	8001008 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001004:	f7ff fe22 	bl	8000c4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001008:	1dfb      	adds	r3, r7, #7
 800100a:	781b      	ldrb	r3, [r3, #0]
}
 800100c:	0018      	movs	r0, r3
 800100e:	46bd      	mov	sp, r7
 8001010:	b002      	add	sp, #8
 8001012:	bd80      	pop	{r7, pc}

08001014 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001014:	b590      	push	{r4, r7, lr}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800101c:	230f      	movs	r3, #15
 800101e:	18fb      	adds	r3, r7, r3
 8001020:	2200      	movs	r2, #0
 8001022:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8001024:	4b1d      	ldr	r3, [pc, #116]	@ (800109c <HAL_InitTick+0x88>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d02b      	beq.n	8001084 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 800102c:	4b1c      	ldr	r3, [pc, #112]	@ (80010a0 <HAL_InitTick+0x8c>)
 800102e:	681c      	ldr	r4, [r3, #0]
 8001030:	4b1a      	ldr	r3, [pc, #104]	@ (800109c <HAL_InitTick+0x88>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	0019      	movs	r1, r3
 8001036:	23fa      	movs	r3, #250	@ 0xfa
 8001038:	0098      	lsls	r0, r3, #2
 800103a:	f7ff f877 	bl	800012c <__udivsi3>
 800103e:	0003      	movs	r3, r0
 8001040:	0019      	movs	r1, r3
 8001042:	0020      	movs	r0, r4
 8001044:	f7ff f872 	bl	800012c <__udivsi3>
 8001048:	0003      	movs	r3, r0
 800104a:	0018      	movs	r0, r3
 800104c:	f000 f953 	bl	80012f6 <HAL_SYSTICK_Config>
 8001050:	1e03      	subs	r3, r0, #0
 8001052:	d112      	bne.n	800107a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b03      	cmp	r3, #3
 8001058:	d80a      	bhi.n	8001070 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800105a:	6879      	ldr	r1, [r7, #4]
 800105c:	2301      	movs	r3, #1
 800105e:	425b      	negs	r3, r3
 8001060:	2200      	movs	r2, #0
 8001062:	0018      	movs	r0, r3
 8001064:	f000 f91e 	bl	80012a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001068:	4b0e      	ldr	r3, [pc, #56]	@ (80010a4 <HAL_InitTick+0x90>)
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	e00d      	b.n	800108c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001070:	230f      	movs	r3, #15
 8001072:	18fb      	adds	r3, r7, r3
 8001074:	2201      	movs	r2, #1
 8001076:	701a      	strb	r2, [r3, #0]
 8001078:	e008      	b.n	800108c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800107a:	230f      	movs	r3, #15
 800107c:	18fb      	adds	r3, r7, r3
 800107e:	2201      	movs	r2, #1
 8001080:	701a      	strb	r2, [r3, #0]
 8001082:	e003      	b.n	800108c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001084:	230f      	movs	r3, #15
 8001086:	18fb      	adds	r3, r7, r3
 8001088:	2201      	movs	r2, #1
 800108a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800108c:	230f      	movs	r3, #15
 800108e:	18fb      	adds	r3, r7, r3
 8001090:	781b      	ldrb	r3, [r3, #0]
}
 8001092:	0018      	movs	r0, r3
 8001094:	46bd      	mov	sp, r7
 8001096:	b005      	add	sp, #20
 8001098:	bd90      	pop	{r4, r7, pc}
 800109a:	46c0      	nop			@ (mov r8, r8)
 800109c:	20000008 	.word	0x20000008
 80010a0:	20000000 	.word	0x20000000
 80010a4:	20000004 	.word	0x20000004

080010a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010ac:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <HAL_IncTick+0x1c>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	001a      	movs	r2, r3
 80010b2:	4b05      	ldr	r3, [pc, #20]	@ (80010c8 <HAL_IncTick+0x20>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	18d2      	adds	r2, r2, r3
 80010b8:	4b03      	ldr	r3, [pc, #12]	@ (80010c8 <HAL_IncTick+0x20>)
 80010ba:	601a      	str	r2, [r3, #0]
}
 80010bc:	46c0      	nop			@ (mov r8, r8)
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	46c0      	nop			@ (mov r8, r8)
 80010c4:	20000008 	.word	0x20000008
 80010c8:	20000248 	.word	0x20000248

080010cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  return uwTick;
 80010d0:	4b02      	ldr	r3, [pc, #8]	@ (80010dc <HAL_GetTick+0x10>)
 80010d2:	681b      	ldr	r3, [r3, #0]
}
 80010d4:	0018      	movs	r0, r3
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	46c0      	nop			@ (mov r8, r8)
 80010dc:	20000248 	.word	0x20000248

080010e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e8:	f7ff fff0 	bl	80010cc <HAL_GetTick>
 80010ec:	0003      	movs	r3, r0
 80010ee:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	3301      	adds	r3, #1
 80010f8:	d005      	beq.n	8001106 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <HAL_Delay+0x44>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	001a      	movs	r2, r3
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	189b      	adds	r3, r3, r2
 8001104:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001106:	46c0      	nop			@ (mov r8, r8)
 8001108:	f7ff ffe0 	bl	80010cc <HAL_GetTick>
 800110c:	0002      	movs	r2, r0
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	68fa      	ldr	r2, [r7, #12]
 8001114:	429a      	cmp	r2, r3
 8001116:	d8f7      	bhi.n	8001108 <HAL_Delay+0x28>
  {
  }
}
 8001118:	46c0      	nop			@ (mov r8, r8)
 800111a:	46c0      	nop			@ (mov r8, r8)
 800111c:	46bd      	mov	sp, r7
 800111e:	b004      	add	sp, #16
 8001120:	bd80      	pop	{r7, pc}
 8001122:	46c0      	nop			@ (mov r8, r8)
 8001124:	20000008 	.word	0x20000008

08001128 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	0002      	movs	r2, r0
 8001130:	1dfb      	adds	r3, r7, #7
 8001132:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001134:	1dfb      	adds	r3, r7, #7
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b7f      	cmp	r3, #127	@ 0x7f
 800113a:	d809      	bhi.n	8001150 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800113c:	1dfb      	adds	r3, r7, #7
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	001a      	movs	r2, r3
 8001142:	231f      	movs	r3, #31
 8001144:	401a      	ands	r2, r3
 8001146:	4b04      	ldr	r3, [pc, #16]	@ (8001158 <__NVIC_EnableIRQ+0x30>)
 8001148:	2101      	movs	r1, #1
 800114a:	4091      	lsls	r1, r2
 800114c:	000a      	movs	r2, r1
 800114e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001150:	46c0      	nop			@ (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	b002      	add	sp, #8
 8001156:	bd80      	pop	{r7, pc}
 8001158:	e000e100 	.word	0xe000e100

0800115c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800115c:	b590      	push	{r4, r7, lr}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	0002      	movs	r2, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	1dfb      	adds	r3, r7, #7
 8001168:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800116a:	1dfb      	adds	r3, r7, #7
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001170:	d828      	bhi.n	80011c4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001172:	4a2f      	ldr	r2, [pc, #188]	@ (8001230 <__NVIC_SetPriority+0xd4>)
 8001174:	1dfb      	adds	r3, r7, #7
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	b25b      	sxtb	r3, r3
 800117a:	089b      	lsrs	r3, r3, #2
 800117c:	33c0      	adds	r3, #192	@ 0xc0
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	589b      	ldr	r3, [r3, r2]
 8001182:	1dfa      	adds	r2, r7, #7
 8001184:	7812      	ldrb	r2, [r2, #0]
 8001186:	0011      	movs	r1, r2
 8001188:	2203      	movs	r2, #3
 800118a:	400a      	ands	r2, r1
 800118c:	00d2      	lsls	r2, r2, #3
 800118e:	21ff      	movs	r1, #255	@ 0xff
 8001190:	4091      	lsls	r1, r2
 8001192:	000a      	movs	r2, r1
 8001194:	43d2      	mvns	r2, r2
 8001196:	401a      	ands	r2, r3
 8001198:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	019b      	lsls	r3, r3, #6
 800119e:	22ff      	movs	r2, #255	@ 0xff
 80011a0:	401a      	ands	r2, r3
 80011a2:	1dfb      	adds	r3, r7, #7
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	0018      	movs	r0, r3
 80011a8:	2303      	movs	r3, #3
 80011aa:	4003      	ands	r3, r0
 80011ac:	00db      	lsls	r3, r3, #3
 80011ae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011b0:	481f      	ldr	r0, [pc, #124]	@ (8001230 <__NVIC_SetPriority+0xd4>)
 80011b2:	1dfb      	adds	r3, r7, #7
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	b25b      	sxtb	r3, r3
 80011b8:	089b      	lsrs	r3, r3, #2
 80011ba:	430a      	orrs	r2, r1
 80011bc:	33c0      	adds	r3, #192	@ 0xc0
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011c2:	e031      	b.n	8001228 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001234 <__NVIC_SetPriority+0xd8>)
 80011c6:	1dfb      	adds	r3, r7, #7
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	0019      	movs	r1, r3
 80011cc:	230f      	movs	r3, #15
 80011ce:	400b      	ands	r3, r1
 80011d0:	3b08      	subs	r3, #8
 80011d2:	089b      	lsrs	r3, r3, #2
 80011d4:	3306      	adds	r3, #6
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	18d3      	adds	r3, r2, r3
 80011da:	3304      	adds	r3, #4
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	1dfa      	adds	r2, r7, #7
 80011e0:	7812      	ldrb	r2, [r2, #0]
 80011e2:	0011      	movs	r1, r2
 80011e4:	2203      	movs	r2, #3
 80011e6:	400a      	ands	r2, r1
 80011e8:	00d2      	lsls	r2, r2, #3
 80011ea:	21ff      	movs	r1, #255	@ 0xff
 80011ec:	4091      	lsls	r1, r2
 80011ee:	000a      	movs	r2, r1
 80011f0:	43d2      	mvns	r2, r2
 80011f2:	401a      	ands	r2, r3
 80011f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	019b      	lsls	r3, r3, #6
 80011fa:	22ff      	movs	r2, #255	@ 0xff
 80011fc:	401a      	ands	r2, r3
 80011fe:	1dfb      	adds	r3, r7, #7
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	0018      	movs	r0, r3
 8001204:	2303      	movs	r3, #3
 8001206:	4003      	ands	r3, r0
 8001208:	00db      	lsls	r3, r3, #3
 800120a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800120c:	4809      	ldr	r0, [pc, #36]	@ (8001234 <__NVIC_SetPriority+0xd8>)
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	001c      	movs	r4, r3
 8001214:	230f      	movs	r3, #15
 8001216:	4023      	ands	r3, r4
 8001218:	3b08      	subs	r3, #8
 800121a:	089b      	lsrs	r3, r3, #2
 800121c:	430a      	orrs	r2, r1
 800121e:	3306      	adds	r3, #6
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	18c3      	adds	r3, r0, r3
 8001224:	3304      	adds	r3, #4
 8001226:	601a      	str	r2, [r3, #0]
}
 8001228:	46c0      	nop			@ (mov r8, r8)
 800122a:	46bd      	mov	sp, r7
 800122c:	b003      	add	sp, #12
 800122e:	bd90      	pop	{r4, r7, pc}
 8001230:	e000e100 	.word	0xe000e100
 8001234:	e000ed00 	.word	0xe000ed00

08001238 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800123c:	f3bf 8f4f 	dsb	sy
}
 8001240:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001242:	4b04      	ldr	r3, [pc, #16]	@ (8001254 <__NVIC_SystemReset+0x1c>)
 8001244:	4a04      	ldr	r2, [pc, #16]	@ (8001258 <__NVIC_SystemReset+0x20>)
 8001246:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001248:	f3bf 8f4f 	dsb	sy
}
 800124c:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800124e:	46c0      	nop			@ (mov r8, r8)
 8001250:	e7fd      	b.n	800124e <__NVIC_SystemReset+0x16>
 8001252:	46c0      	nop			@ (mov r8, r8)
 8001254:	e000ed00 	.word	0xe000ed00
 8001258:	05fa0004 	.word	0x05fa0004

0800125c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	1e5a      	subs	r2, r3, #1
 8001268:	2380      	movs	r3, #128	@ 0x80
 800126a:	045b      	lsls	r3, r3, #17
 800126c:	429a      	cmp	r2, r3
 800126e:	d301      	bcc.n	8001274 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001270:	2301      	movs	r3, #1
 8001272:	e010      	b.n	8001296 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001274:	4b0a      	ldr	r3, [pc, #40]	@ (80012a0 <SysTick_Config+0x44>)
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	3a01      	subs	r2, #1
 800127a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800127c:	2301      	movs	r3, #1
 800127e:	425b      	negs	r3, r3
 8001280:	2103      	movs	r1, #3
 8001282:	0018      	movs	r0, r3
 8001284:	f7ff ff6a 	bl	800115c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001288:	4b05      	ldr	r3, [pc, #20]	@ (80012a0 <SysTick_Config+0x44>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800128e:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <SysTick_Config+0x44>)
 8001290:	2207      	movs	r2, #7
 8001292:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001294:	2300      	movs	r3, #0
}
 8001296:	0018      	movs	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	b002      	add	sp, #8
 800129c:	bd80      	pop	{r7, pc}
 800129e:	46c0      	nop			@ (mov r8, r8)
 80012a0:	e000e010 	.word	0xe000e010

080012a4 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60b9      	str	r1, [r7, #8]
 80012ac:	607a      	str	r2, [r7, #4]
 80012ae:	210f      	movs	r1, #15
 80012b0:	187b      	adds	r3, r7, r1
 80012b2:	1c02      	adds	r2, r0, #0
 80012b4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	187b      	adds	r3, r7, r1
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	b25b      	sxtb	r3, r3
 80012be:	0011      	movs	r1, r2
 80012c0:	0018      	movs	r0, r3
 80012c2:	f7ff ff4b 	bl	800115c <__NVIC_SetPriority>
}
 80012c6:	46c0      	nop			@ (mov r8, r8)
 80012c8:	46bd      	mov	sp, r7
 80012ca:	b004      	add	sp, #16
 80012cc:	bd80      	pop	{r7, pc}

080012ce <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b082      	sub	sp, #8
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	0002      	movs	r2, r0
 80012d6:	1dfb      	adds	r3, r7, #7
 80012d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012da:	1dfb      	adds	r3, r7, #7
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	b25b      	sxtb	r3, r3
 80012e0:	0018      	movs	r0, r3
 80012e2:	f7ff ff21 	bl	8001128 <__NVIC_EnableIRQ>
}
 80012e6:	46c0      	nop			@ (mov r8, r8)
 80012e8:	46bd      	mov	sp, r7
 80012ea:	b002      	add	sp, #8
 80012ec:	bd80      	pop	{r7, pc}

080012ee <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80012f2:	f7ff ffa1 	bl	8001238 <__NVIC_SystemReset>

080012f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	0018      	movs	r0, r3
 8001302:	f7ff ffab 	bl	800125c <SysTick_Config>
 8001306:	0003      	movs	r3, r0
}
 8001308:	0018      	movs	r0, r3
 800130a:	46bd      	mov	sp, r7
 800130c:	b002      	add	sp, #8
 800130e:	bd80      	pop	{r7, pc}

08001310 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d101      	bne.n	8001322 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e050      	b.n	80013c4 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2225      	movs	r2, #37	@ 0x25
 8001326:	5c9b      	ldrb	r3, [r3, r2]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2b02      	cmp	r3, #2
 800132c:	d008      	beq.n	8001340 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2204      	movs	r2, #4
 8001332:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2224      	movs	r2, #36	@ 0x24
 8001338:	2100      	movs	r1, #0
 800133a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e041      	b.n	80013c4 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	210e      	movs	r1, #14
 800134c:	438a      	bics	r2, r1
 800134e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135a:	491c      	ldr	r1, [pc, #112]	@ (80013cc <HAL_DMA_Abort+0xbc>)
 800135c:	400a      	ands	r2, r1
 800135e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2101      	movs	r1, #1
 800136c:	438a      	bics	r2, r1
 800136e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1cU)));
 8001370:	4b17      	ldr	r3, [pc, #92]	@ (80013d0 <HAL_DMA_Abort+0xc0>)
 8001372:	6859      	ldr	r1, [r3, #4]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001378:	221c      	movs	r2, #28
 800137a:	4013      	ands	r3, r2
 800137c:	2201      	movs	r2, #1
 800137e:	409a      	lsls	r2, r3
 8001380:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <HAL_DMA_Abort+0xc0>)
 8001382:	430a      	orrs	r2, r1
 8001384:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800138e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001394:	2b00      	cmp	r3, #0
 8001396:	d00c      	beq.n	80013b2 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80013a2:	490a      	ldr	r1, [pc, #40]	@ (80013cc <HAL_DMA_Abort+0xbc>)
 80013a4:	400a      	ands	r2, r1
 80013a6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80013b0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2225      	movs	r2, #37	@ 0x25
 80013b6:	2101      	movs	r1, #1
 80013b8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2224      	movs	r2, #36	@ 0x24
 80013be:	2100      	movs	r1, #0
 80013c0:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	0018      	movs	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	b002      	add	sp, #8
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	fffffeff 	.word	0xfffffeff
 80013d0:	40020000 	.word	0x40020000

080013d4 <HAL_DMA_Abort_IT>:
  * @param  hdma    pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013dc:	230f      	movs	r3, #15
 80013de:	18fb      	adds	r3, r7, r3
 80013e0:	2200      	movs	r2, #0
 80013e2:	701a      	strb	r2, [r3, #0]

  /* Process Unlocked/locked */
  __HAL_UNLOCK(hdma);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2224      	movs	r2, #36	@ 0x24
 80013e8:	2100      	movs	r1, #0
 80013ea:	5499      	strb	r1, [r3, r2]
  __HAL_LOCK(hdma);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2224      	movs	r2, #36	@ 0x24
 80013f0:	5c9b      	ldrb	r3, [r3, r2]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d101      	bne.n	80013fa <HAL_DMA_Abort_IT+0x26>
 80013f6:	2302      	movs	r3, #2
 80013f8:	e05e      	b.n	80014b8 <HAL_DMA_Abort_IT+0xe4>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2224      	movs	r2, #36	@ 0x24
 80013fe:	2101      	movs	r1, #1
 8001400:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2225      	movs	r2, #37	@ 0x25
 8001406:	5c9b      	ldrb	r3, [r3, r2]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d007      	beq.n	800141e <HAL_DMA_Abort_IT+0x4a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2204      	movs	r2, #4
 8001412:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001414:	230f      	movs	r3, #15
 8001416:	18fb      	adds	r3, r7, r3
 8001418:	2201      	movs	r2, #1
 800141a:	701a      	strb	r2, [r3, #0]
 800141c:	e049      	b.n	80014b2 <HAL_DMA_Abort_IT+0xde>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	210e      	movs	r1, #14
 800142a:	438a      	bics	r2, r1
 800142c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2101      	movs	r1, #1
 800143a:	438a      	bics	r2, r1
 800143c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001448:	491d      	ldr	r1, [pc, #116]	@ (80014c0 <HAL_DMA_Abort_IT+0xec>)
 800144a:	400a      	ands	r2, r1
 800144c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1cU)));
 800144e:	4b1d      	ldr	r3, [pc, #116]	@ (80014c4 <HAL_DMA_Abort_IT+0xf0>)
 8001450:	6859      	ldr	r1, [r3, #4]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001456:	221c      	movs	r2, #28
 8001458:	4013      	ands	r3, r2
 800145a:	2201      	movs	r2, #1
 800145c:	409a      	lsls	r2, r3
 800145e:	4b19      	ldr	r3, [pc, #100]	@ (80014c4 <HAL_DMA_Abort_IT+0xf0>)
 8001460:	430a      	orrs	r2, r1
 8001462:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800146c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00c      	beq.n	8001490 <HAL_DMA_Abort_IT+0xbc>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001480:	490f      	ldr	r1, [pc, #60]	@ (80014c0 <HAL_DMA_Abort_IT+0xec>)
 8001482:	400a      	ands	r2, r1
 8001484:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800148e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2225      	movs	r2, #37	@ 0x25
 8001494:	2101      	movs	r1, #1
 8001496:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2224      	movs	r2, #36	@ 0x24
 800149c:	2100      	movs	r1, #0
 800149e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d004      	beq.n	80014b2 <HAL_DMA_Abort_IT+0xde>
    {
      hdma->XferAbortCallback(hdma);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	0010      	movs	r0, r2
 80014b0:	4798      	blx	r3
    }
  }
  return status;
 80014b2:	230f      	movs	r3, #15
 80014b4:	18fb      	adds	r3, r7, r3
 80014b6:	781b      	ldrb	r3, [r3, #0]
}
 80014b8:	0018      	movs	r0, r3
 80014ba:	46bd      	mov	sp, r7
 80014bc:	b004      	add	sp, #16
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	fffffeff 	.word	0xfffffeff
 80014c4:	40020000 	.word	0x40020000

080014c8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80014d2:	2300      	movs	r3, #0
 80014d4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80014d6:	e14d      	b.n	8001774 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2101      	movs	r1, #1
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	4091      	lsls	r1, r2
 80014e2:	000a      	movs	r2, r1
 80014e4:	4013      	ands	r3, r2
 80014e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d100      	bne.n	80014f0 <HAL_GPIO_Init+0x28>
 80014ee:	e13e      	b.n	800176e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d003      	beq.n	8001500 <HAL_GPIO_Init+0x38>
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	2b12      	cmp	r3, #18
 80014fe:	d125      	bne.n	800154c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	08da      	lsrs	r2, r3, #3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3208      	adds	r2, #8
 8001508:	0092      	lsls	r2, r2, #2
 800150a:	58d3      	ldr	r3, [r2, r3]
 800150c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	2207      	movs	r2, #7
 8001512:	4013      	ands	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	220f      	movs	r2, #15
 8001518:	409a      	lsls	r2, r3
 800151a:	0013      	movs	r3, r2
 800151c:	43da      	mvns	r2, r3
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	4013      	ands	r3, r2
 8001522:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	220f      	movs	r2, #15
 800152a:	401a      	ands	r2, r3
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	2107      	movs	r1, #7
 8001530:	400b      	ands	r3, r1
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	409a      	lsls	r2, r3
 8001536:	0013      	movs	r3, r2
 8001538:	697a      	ldr	r2, [r7, #20]
 800153a:	4313      	orrs	r3, r2
 800153c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	08da      	lsrs	r2, r3, #3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	3208      	adds	r2, #8
 8001546:	0092      	lsls	r2, r2, #2
 8001548:	6979      	ldr	r1, [r7, #20]
 800154a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	2203      	movs	r2, #3
 8001558:	409a      	lsls	r2, r3
 800155a:	0013      	movs	r3, r2
 800155c:	43da      	mvns	r2, r3
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	4013      	ands	r3, r2
 8001562:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	2203      	movs	r2, #3
 800156a:	401a      	ands	r2, r3
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	409a      	lsls	r2, r3
 8001572:	0013      	movs	r3, r2
 8001574:	697a      	ldr	r2, [r7, #20]
 8001576:	4313      	orrs	r3, r2
 8001578:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	697a      	ldr	r2, [r7, #20]
 800157e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d00b      	beq.n	80015a0 <HAL_GPIO_Init+0xd8>
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	2b02      	cmp	r3, #2
 800158e:	d007      	beq.n	80015a0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001594:	2b11      	cmp	r3, #17
 8001596:	d003      	beq.n	80015a0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	2b12      	cmp	r3, #18
 800159e:	d130      	bne.n	8001602 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	2203      	movs	r2, #3
 80015ac:	409a      	lsls	r2, r3
 80015ae:	0013      	movs	r3, r2
 80015b0:	43da      	mvns	r2, r3
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	4013      	ands	r3, r2
 80015b6:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	68da      	ldr	r2, [r3, #12]
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	409a      	lsls	r2, r3
 80015c2:	0013      	movs	r3, r2
 80015c4:	697a      	ldr	r2, [r7, #20]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015d6:	2201      	movs	r2, #1
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	409a      	lsls	r2, r3
 80015dc:	0013      	movs	r3, r2
 80015de:	43da      	mvns	r2, r3
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	4013      	ands	r3, r2
 80015e4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	091b      	lsrs	r3, r3, #4
 80015ec:	2201      	movs	r2, #1
 80015ee:	401a      	ands	r2, r3
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	409a      	lsls	r2, r3
 80015f4:	0013      	movs	r3, r2
 80015f6:	697a      	ldr	r2, [r7, #20]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b03      	cmp	r3, #3
 8001608:	d017      	beq.n	800163a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	68db      	ldr	r3, [r3, #12]
 800160e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	2203      	movs	r2, #3
 8001616:	409a      	lsls	r2, r3
 8001618:	0013      	movs	r3, r2
 800161a:	43da      	mvns	r2, r3
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	4013      	ands	r3, r2
 8001620:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	689a      	ldr	r2, [r3, #8]
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	409a      	lsls	r2, r3
 800162c:	0013      	movs	r3, r2
 800162e:	697a      	ldr	r2, [r7, #20]
 8001630:	4313      	orrs	r3, r2
 8001632:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	697a      	ldr	r2, [r7, #20]
 8001638:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685a      	ldr	r2, [r3, #4]
 800163e:	2380      	movs	r3, #128	@ 0x80
 8001640:	055b      	lsls	r3, r3, #21
 8001642:	4013      	ands	r3, r2
 8001644:	d100      	bne.n	8001648 <HAL_GPIO_Init+0x180>
 8001646:	e092      	b.n	800176e <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001648:	4a50      	ldr	r2, [pc, #320]	@ (800178c <HAL_GPIO_Init+0x2c4>)
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	089b      	lsrs	r3, r3, #2
 800164e:	3318      	adds	r3, #24
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	589b      	ldr	r3, [r3, r2]
 8001654:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	2203      	movs	r2, #3
 800165a:	4013      	ands	r3, r2
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	220f      	movs	r2, #15
 8001660:	409a      	lsls	r2, r3
 8001662:	0013      	movs	r3, r2
 8001664:	43da      	mvns	r2, r3
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	4013      	ands	r3, r2
 800166a:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	23a0      	movs	r3, #160	@ 0xa0
 8001670:	05db      	lsls	r3, r3, #23
 8001672:	429a      	cmp	r2, r3
 8001674:	d013      	beq.n	800169e <HAL_GPIO_Init+0x1d6>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a45      	ldr	r2, [pc, #276]	@ (8001790 <HAL_GPIO_Init+0x2c8>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d00d      	beq.n	800169a <HAL_GPIO_Init+0x1d2>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a44      	ldr	r2, [pc, #272]	@ (8001794 <HAL_GPIO_Init+0x2cc>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d007      	beq.n	8001696 <HAL_GPIO_Init+0x1ce>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a43      	ldr	r2, [pc, #268]	@ (8001798 <HAL_GPIO_Init+0x2d0>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d101      	bne.n	8001692 <HAL_GPIO_Init+0x1ca>
 800168e:	2305      	movs	r3, #5
 8001690:	e006      	b.n	80016a0 <HAL_GPIO_Init+0x1d8>
 8001692:	2306      	movs	r3, #6
 8001694:	e004      	b.n	80016a0 <HAL_GPIO_Init+0x1d8>
 8001696:	2302      	movs	r3, #2
 8001698:	e002      	b.n	80016a0 <HAL_GPIO_Init+0x1d8>
 800169a:	2301      	movs	r3, #1
 800169c:	e000      	b.n	80016a0 <HAL_GPIO_Init+0x1d8>
 800169e:	2300      	movs	r3, #0
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	2103      	movs	r1, #3
 80016a4:	400a      	ands	r2, r1
 80016a6:	00d2      	lsls	r2, r2, #3
 80016a8:	4093      	lsls	r3, r2
 80016aa:	697a      	ldr	r2, [r7, #20]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80016b0:	4936      	ldr	r1, [pc, #216]	@ (800178c <HAL_GPIO_Init+0x2c4>)
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	089b      	lsrs	r3, r3, #2
 80016b6:	3318      	adds	r3, #24
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	697a      	ldr	r2, [r7, #20]
 80016bc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80016be:	4a33      	ldr	r2, [pc, #204]	@ (800178c <HAL_GPIO_Init+0x2c4>)
 80016c0:	2380      	movs	r3, #128	@ 0x80
 80016c2:	58d3      	ldr	r3, [r2, r3]
 80016c4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	43da      	mvns	r2, r3
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	4013      	ands	r3, r2
 80016ce:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685a      	ldr	r2, [r3, #4]
 80016d4:	2380      	movs	r3, #128	@ 0x80
 80016d6:	025b      	lsls	r3, r3, #9
 80016d8:	4013      	ands	r3, r2
 80016da:	d003      	beq.n	80016e4 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 80016dc:	697a      	ldr	r2, [r7, #20]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80016e4:	4929      	ldr	r1, [pc, #164]	@ (800178c <HAL_GPIO_Init+0x2c4>)
 80016e6:	2280      	movs	r2, #128	@ 0x80
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80016ec:	4a27      	ldr	r2, [pc, #156]	@ (800178c <HAL_GPIO_Init+0x2c4>)
 80016ee:	2384      	movs	r3, #132	@ 0x84
 80016f0:	58d3      	ldr	r3, [r2, r3]
 80016f2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	43da      	mvns	r2, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	4013      	ands	r3, r2
 80016fc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685a      	ldr	r2, [r3, #4]
 8001702:	2380      	movs	r3, #128	@ 0x80
 8001704:	029b      	lsls	r3, r3, #10
 8001706:	4013      	ands	r3, r2
 8001708:	d003      	beq.n	8001712 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	4313      	orrs	r3, r2
 8001710:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001712:	491e      	ldr	r1, [pc, #120]	@ (800178c <HAL_GPIO_Init+0x2c4>)
 8001714:	2284      	movs	r2, #132	@ 0x84
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800171a:	4b1c      	ldr	r3, [pc, #112]	@ (800178c <HAL_GPIO_Init+0x2c4>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	43da      	mvns	r2, r3
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	4013      	ands	r3, r2
 8001728:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685a      	ldr	r2, [r3, #4]
 800172e:	2380      	movs	r3, #128	@ 0x80
 8001730:	035b      	lsls	r3, r3, #13
 8001732:	4013      	ands	r3, r2
 8001734:	d003      	beq.n	800173e <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8001736:	697a      	ldr	r2, [r7, #20]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4313      	orrs	r3, r2
 800173c:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800173e:	4b13      	ldr	r3, [pc, #76]	@ (800178c <HAL_GPIO_Init+0x2c4>)
 8001740:	697a      	ldr	r2, [r7, #20]
 8001742:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001744:	4b11      	ldr	r3, [pc, #68]	@ (800178c <HAL_GPIO_Init+0x2c4>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	43da      	mvns	r2, r3
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	4013      	ands	r3, r2
 8001752:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685a      	ldr	r2, [r3, #4]
 8001758:	2380      	movs	r3, #128	@ 0x80
 800175a:	039b      	lsls	r3, r3, #14
 800175c:	4013      	ands	r3, r2
 800175e:	d003      	beq.n	8001768 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8001760:	697a      	ldr	r2, [r7, #20]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	4313      	orrs	r3, r2
 8001766:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001768:	4b08      	ldr	r3, [pc, #32]	@ (800178c <HAL_GPIO_Init+0x2c4>)
 800176a:	697a      	ldr	r2, [r7, #20]
 800176c:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	3301      	adds	r3, #1
 8001772:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	40da      	lsrs	r2, r3
 800177c:	1e13      	subs	r3, r2, #0
 800177e:	d000      	beq.n	8001782 <HAL_GPIO_Init+0x2ba>
 8001780:	e6aa      	b.n	80014d8 <HAL_GPIO_Init+0x10>
  }
}
 8001782:	46c0      	nop			@ (mov r8, r8)
 8001784:	46c0      	nop			@ (mov r8, r8)
 8001786:	46bd      	mov	sp, r7
 8001788:	b006      	add	sp, #24
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40021800 	.word	0x40021800
 8001790:	50000400 	.word	0x50000400
 8001794:	50000800 	.word	0x50000800
 8001798:	50001400 	.word	0x50001400

0800179c <HAL_PWR_EnableWakeUpPin>:
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @note  (*) Availability depends on devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR4_WP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 80017a4:	4b0c      	ldr	r3, [pc, #48]	@ (80017d8 <HAL_PWR_EnableWakeUpPin+0x3c>)
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	212f      	movs	r1, #47	@ 0x2f
 80017ac:	400a      	ands	r2, r1
 80017ae:	43d2      	mvns	r2, r2
 80017b0:	401a      	ands	r2, r3
 80017b2:	0011      	movs	r1, r2
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	0a1a      	lsrs	r2, r3, #8
 80017b8:	4b07      	ldr	r3, [pc, #28]	@ (80017d8 <HAL_PWR_EnableWakeUpPin+0x3c>)
 80017ba:	430a      	orrs	r2, r1
 80017bc:	60da      	str	r2, [r3, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 80017be:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <HAL_PWR_EnableWakeUpPin+0x3c>)
 80017c0:	6899      	ldr	r1, [r3, #8]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	222f      	movs	r2, #47	@ 0x2f
 80017c6:	401a      	ands	r2, r3
 80017c8:	4b03      	ldr	r3, [pc, #12]	@ (80017d8 <HAL_PWR_EnableWakeUpPin+0x3c>)
 80017ca:	430a      	orrs	r2, r1
 80017cc:	609a      	str	r2, [r3, #8]
}
 80017ce:	46c0      	nop			@ (mov r8, r8)
 80017d0:	46bd      	mov	sp, r7
 80017d2:	b002      	add	sp, #8
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	46c0      	nop			@ (mov r8, r8)
 80017d8:	40007000 	.word	0x40007000

080017dc <HAL_PWR_DisableWakeUpPin>:
  *                PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5 (*), PWR_WAKEUP_PIN6
  * @note   (*) Availability depends on devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 80017e4:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <HAL_PWR_DisableWakeUpPin+0x24>)
 80017e6:	689a      	ldr	r2, [r3, #8]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	212f      	movs	r1, #47	@ 0x2f
 80017ec:	400b      	ands	r3, r1
 80017ee:	43d9      	mvns	r1, r3
 80017f0:	4b03      	ldr	r3, [pc, #12]	@ (8001800 <HAL_PWR_DisableWakeUpPin+0x24>)
 80017f2:	400a      	ands	r2, r1
 80017f4:	609a      	str	r2, [r3, #8]
}
 80017f6:	46c0      	nop			@ (mov r8, r8)
 80017f8:	46bd      	mov	sp, r7
 80017fa:	b002      	add	sp, #8
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	46c0      	nop			@ (mov r8, r8)
 8001800:	40007000 	.word	0x40007000

08001804 <HAL_PWREx_EnterSHUTDOWNMode>:
  * @retval None

  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_SHUTDOWN);
 8001808:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2207      	movs	r2, #7
 800180e:	4393      	bics	r3, r2
 8001810:	001a      	movs	r2, r3
 8001812:	4b07      	ldr	r3, [pc, #28]	@ (8001830 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8001814:	2104      	movs	r1, #4
 8001816:	430a      	orrs	r2, r1
 8001818:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800181a:	4b06      	ldr	r3, [pc, #24]	@ (8001834 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800181c:	691a      	ldr	r2, [r3, #16]
 800181e:	4b05      	ldr	r3, [pc, #20]	@ (8001834 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8001820:	2104      	movs	r1, #4
 8001822:	430a      	orrs	r2, r1
 8001824:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 8001826:	bf30      	wfi
}
 8001828:	46c0      	nop			@ (mov r8, r8)
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	46c0      	nop			@ (mov r8, r8)
 8001830:	40007000 	.word	0x40007000
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e1d0      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2201      	movs	r2, #1
 8001850:	4013      	ands	r3, r2
 8001852:	d100      	bne.n	8001856 <HAL_RCC_OscConfig+0x1e>
 8001854:	e069      	b.n	800192a <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001856:	4bc8      	ldr	r3, [pc, #800]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	2238      	movs	r2, #56	@ 0x38
 800185c:	4013      	ands	r3, r2
 800185e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	2b08      	cmp	r3, #8
 8001864:	d105      	bne.n	8001872 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d15d      	bne.n	800192a <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e1bc      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	2380      	movs	r3, #128	@ 0x80
 8001878:	025b      	lsls	r3, r3, #9
 800187a:	429a      	cmp	r2, r3
 800187c:	d107      	bne.n	800188e <HAL_RCC_OscConfig+0x56>
 800187e:	4bbe      	ldr	r3, [pc, #760]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	4bbd      	ldr	r3, [pc, #756]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001884:	2180      	movs	r1, #128	@ 0x80
 8001886:	0249      	lsls	r1, r1, #9
 8001888:	430a      	orrs	r2, r1
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	e020      	b.n	80018d0 <HAL_RCC_OscConfig+0x98>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685a      	ldr	r2, [r3, #4]
 8001892:	23a0      	movs	r3, #160	@ 0xa0
 8001894:	02db      	lsls	r3, r3, #11
 8001896:	429a      	cmp	r2, r3
 8001898:	d10e      	bne.n	80018b8 <HAL_RCC_OscConfig+0x80>
 800189a:	4bb7      	ldr	r3, [pc, #732]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	4bb6      	ldr	r3, [pc, #728]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80018a0:	2180      	movs	r1, #128	@ 0x80
 80018a2:	02c9      	lsls	r1, r1, #11
 80018a4:	430a      	orrs	r2, r1
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	4bb3      	ldr	r3, [pc, #716]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	4bb2      	ldr	r3, [pc, #712]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80018ae:	2180      	movs	r1, #128	@ 0x80
 80018b0:	0249      	lsls	r1, r1, #9
 80018b2:	430a      	orrs	r2, r1
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	e00b      	b.n	80018d0 <HAL_RCC_OscConfig+0x98>
 80018b8:	4baf      	ldr	r3, [pc, #700]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	4bae      	ldr	r3, [pc, #696]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80018be:	49af      	ldr	r1, [pc, #700]	@ (8001b7c <HAL_RCC_OscConfig+0x344>)
 80018c0:	400a      	ands	r2, r1
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	4bac      	ldr	r3, [pc, #688]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	4bab      	ldr	r3, [pc, #684]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80018ca:	49ad      	ldr	r1, [pc, #692]	@ (8001b80 <HAL_RCC_OscConfig+0x348>)
 80018cc:	400a      	ands	r2, r1
 80018ce:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d014      	beq.n	8001902 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d8:	f7ff fbf8 	bl	80010cc <HAL_GetTick>
 80018dc:	0003      	movs	r3, r0
 80018de:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018e0:	e008      	b.n	80018f4 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80018e2:	f7ff fbf3 	bl	80010cc <HAL_GetTick>
 80018e6:	0002      	movs	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b64      	cmp	r3, #100	@ 0x64
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e17b      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018f4:	4ba0      	ldr	r3, [pc, #640]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	2380      	movs	r3, #128	@ 0x80
 80018fa:	029b      	lsls	r3, r3, #10
 80018fc:	4013      	ands	r3, r2
 80018fe:	d0f0      	beq.n	80018e2 <HAL_RCC_OscConfig+0xaa>
 8001900:	e013      	b.n	800192a <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001902:	f7ff fbe3 	bl	80010cc <HAL_GetTick>
 8001906:	0003      	movs	r3, r0
 8001908:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800190c:	f7ff fbde 	bl	80010cc <HAL_GetTick>
 8001910:	0002      	movs	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b64      	cmp	r3, #100	@ 0x64
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e166      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800191e:	4b96      	ldr	r3, [pc, #600]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	2380      	movs	r3, #128	@ 0x80
 8001924:	029b      	lsls	r3, r3, #10
 8001926:	4013      	ands	r3, r2
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2202      	movs	r2, #2
 8001930:	4013      	ands	r3, r2
 8001932:	d100      	bne.n	8001936 <HAL_RCC_OscConfig+0xfe>
 8001934:	e086      	b.n	8001a44 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001936:	4b90      	ldr	r3, [pc, #576]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	2238      	movs	r2, #56	@ 0x38
 800193c:	4013      	ands	r3, r2
 800193e:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d12f      	bne.n	80019a6 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	68db      	ldr	r3, [r3, #12]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d101      	bne.n	8001952 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e14c      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001952:	4b89      	ldr	r3, [pc, #548]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	4a8b      	ldr	r2, [pc, #556]	@ (8001b84 <HAL_RCC_OscConfig+0x34c>)
 8001958:	4013      	ands	r3, r2
 800195a:	0019      	movs	r1, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	695b      	ldr	r3, [r3, #20]
 8001960:	021a      	lsls	r2, r3, #8
 8001962:	4b85      	ldr	r3, [pc, #532]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001964:	430a      	orrs	r2, r1
 8001966:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d112      	bne.n	8001994 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800196e:	4b82      	ldr	r3, [pc, #520]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a85      	ldr	r2, [pc, #532]	@ (8001b88 <HAL_RCC_OscConfig+0x350>)
 8001974:	4013      	ands	r3, r2
 8001976:	0019      	movs	r1, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	691a      	ldr	r2, [r3, #16]
 800197c:	4b7e      	ldr	r3, [pc, #504]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 800197e:	430a      	orrs	r2, r1
 8001980:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001982:	4b7d      	ldr	r3, [pc, #500]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	0adb      	lsrs	r3, r3, #11
 8001988:	2207      	movs	r2, #7
 800198a:	4013      	ands	r3, r2
 800198c:	4a7f      	ldr	r2, [pc, #508]	@ (8001b8c <HAL_RCC_OscConfig+0x354>)
 800198e:	40da      	lsrs	r2, r3
 8001990:	4b7f      	ldr	r3, [pc, #508]	@ (8001b90 <HAL_RCC_OscConfig+0x358>)
 8001992:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001994:	4b7f      	ldr	r3, [pc, #508]	@ (8001b94 <HAL_RCC_OscConfig+0x35c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	0018      	movs	r0, r3
 800199a:	f7ff fb3b 	bl	8001014 <HAL_InitTick>
 800199e:	1e03      	subs	r3, r0, #0
 80019a0:	d050      	beq.n	8001a44 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e122      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d030      	beq.n	8001a10 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80019ae:	4b72      	ldr	r3, [pc, #456]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a75      	ldr	r2, [pc, #468]	@ (8001b88 <HAL_RCC_OscConfig+0x350>)
 80019b4:	4013      	ands	r3, r2
 80019b6:	0019      	movs	r1, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691a      	ldr	r2, [r3, #16]
 80019bc:	4b6e      	ldr	r3, [pc, #440]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80019be:	430a      	orrs	r2, r1
 80019c0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80019c2:	4b6d      	ldr	r3, [pc, #436]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	4b6c      	ldr	r3, [pc, #432]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80019c8:	2180      	movs	r1, #128	@ 0x80
 80019ca:	0049      	lsls	r1, r1, #1
 80019cc:	430a      	orrs	r2, r1
 80019ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d0:	f7ff fb7c 	bl	80010cc <HAL_GetTick>
 80019d4:	0003      	movs	r3, r0
 80019d6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019d8:	e008      	b.n	80019ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80019da:	f7ff fb77 	bl	80010cc <HAL_GetTick>
 80019de:	0002      	movs	r2, r0
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d901      	bls.n	80019ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e0ff      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019ec:	4b62      	ldr	r3, [pc, #392]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	2380      	movs	r3, #128	@ 0x80
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	4013      	ands	r3, r2
 80019f6:	d0f0      	beq.n	80019da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f8:	4b5f      	ldr	r3, [pc, #380]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	4a61      	ldr	r2, [pc, #388]	@ (8001b84 <HAL_RCC_OscConfig+0x34c>)
 80019fe:	4013      	ands	r3, r2
 8001a00:	0019      	movs	r1, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	021a      	lsls	r2, r3, #8
 8001a08:	4b5b      	ldr	r3, [pc, #364]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	e019      	b.n	8001a44 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8001a10:	4b59      	ldr	r3, [pc, #356]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	4b58      	ldr	r3, [pc, #352]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001a16:	4960      	ldr	r1, [pc, #384]	@ (8001b98 <HAL_RCC_OscConfig+0x360>)
 8001a18:	400a      	ands	r2, r1
 8001a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a1c:	f7ff fb56 	bl	80010cc <HAL_GetTick>
 8001a20:	0003      	movs	r3, r0
 8001a22:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001a26:	f7ff fb51 	bl	80010cc <HAL_GetTick>
 8001a2a:	0002      	movs	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e0d9      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a38:	4b4f      	ldr	r3, [pc, #316]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	2380      	movs	r3, #128	@ 0x80
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	4013      	ands	r3, r2
 8001a42:	d1f0      	bne.n	8001a26 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2208      	movs	r2, #8
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	d042      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001a4e:	4b4a      	ldr	r3, [pc, #296]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	2238      	movs	r2, #56	@ 0x38
 8001a54:	4013      	ands	r3, r2
 8001a56:	2b18      	cmp	r3, #24
 8001a58:	d105      	bne.n	8001a66 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d138      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e0c2      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d019      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001a6e:	4b42      	ldr	r3, [pc, #264]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001a70:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001a72:	4b41      	ldr	r3, [pc, #260]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001a74:	2101      	movs	r1, #1
 8001a76:	430a      	orrs	r2, r1
 8001a78:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a7a:	f7ff fb27 	bl	80010cc <HAL_GetTick>
 8001a7e:	0003      	movs	r3, r0
 8001a80:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001a84:	f7ff fb22 	bl	80010cc <HAL_GetTick>
 8001a88:	0002      	movs	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e0aa      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001a96:	4b38      	ldr	r3, [pc, #224]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	d0f1      	beq.n	8001a84 <HAL_RCC_OscConfig+0x24c>
 8001aa0:	e018      	b.n	8001ad4 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001aa2:	4b35      	ldr	r3, [pc, #212]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001aa4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001aa6:	4b34      	ldr	r3, [pc, #208]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	438a      	bics	r2, r1
 8001aac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aae:	f7ff fb0d 	bl	80010cc <HAL_GetTick>
 8001ab2:	0003      	movs	r3, r0
 8001ab4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001ab8:	f7ff fb08 	bl	80010cc <HAL_GetTick>
 8001abc:	0002      	movs	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e090      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001aca:	4b2b      	ldr	r3, [pc, #172]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001acc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ace:	2202      	movs	r2, #2
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	d1f1      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2204      	movs	r2, #4
 8001ada:	4013      	ands	r3, r2
 8001adc:	d100      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x2a8>
 8001ade:	e084      	b.n	8001bea <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ae0:	230f      	movs	r3, #15
 8001ae2:	18fb      	adds	r3, r7, r3
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001ae8:	4b23      	ldr	r3, [pc, #140]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	2238      	movs	r2, #56	@ 0x38
 8001aee:	4013      	ands	r3, r2
 8001af0:	2b20      	cmp	r3, #32
 8001af2:	d106      	bne.n	8001b02 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d000      	beq.n	8001afe <HAL_RCC_OscConfig+0x2c6>
 8001afc:	e075      	b.n	8001bea <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e074      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d106      	bne.n	8001b18 <HAL_RCC_OscConfig+0x2e0>
 8001b0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001b0c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001b10:	2101      	movs	r1, #1
 8001b12:	430a      	orrs	r2, r1
 8001b14:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001b16:	e01c      	b.n	8001b52 <HAL_RCC_OscConfig+0x31a>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	2b05      	cmp	r3, #5
 8001b1e:	d10c      	bne.n	8001b3a <HAL_RCC_OscConfig+0x302>
 8001b20:	4b15      	ldr	r3, [pc, #84]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001b22:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b24:	4b14      	ldr	r3, [pc, #80]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001b26:	2104      	movs	r1, #4
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001b2c:	4b12      	ldr	r3, [pc, #72]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001b2e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b30:	4b11      	ldr	r3, [pc, #68]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001b32:	2101      	movs	r1, #1
 8001b34:	430a      	orrs	r2, r1
 8001b36:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001b38:	e00b      	b.n	8001b52 <HAL_RCC_OscConfig+0x31a>
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001b3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001b40:	2101      	movs	r1, #1
 8001b42:	438a      	bics	r2, r1
 8001b44:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001b46:	4b0c      	ldr	r3, [pc, #48]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001b48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b78 <HAL_RCC_OscConfig+0x340>)
 8001b4c:	2104      	movs	r1, #4
 8001b4e:	438a      	bics	r2, r1
 8001b50:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d028      	beq.n	8001bac <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b5a:	f7ff fab7 	bl	80010cc <HAL_GetTick>
 8001b5e:	0003      	movs	r3, r0
 8001b60:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001b62:	e01d      	b.n	8001ba0 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b64:	f7ff fab2 	bl	80010cc <HAL_GetTick>
 8001b68:	0002      	movs	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	4a0b      	ldr	r2, [pc, #44]	@ (8001b9c <HAL_RCC_OscConfig+0x364>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d915      	bls.n	8001ba0 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	e039      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	fffeffff 	.word	0xfffeffff
 8001b80:	fffbffff 	.word	0xfffbffff
 8001b84:	ffff80ff 	.word	0xffff80ff
 8001b88:	ffffc7ff 	.word	0xffffc7ff
 8001b8c:	02dc6c00 	.word	0x02dc6c00
 8001b90:	20000000 	.word	0x20000000
 8001b94:	20000004 	.word	0x20000004
 8001b98:	fffffeff 	.word	0xfffffeff
 8001b9c:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001ba0:	4b14      	ldr	r3, [pc, #80]	@ (8001bf4 <HAL_RCC_OscConfig+0x3bc>)
 8001ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d0dc      	beq.n	8001b64 <HAL_RCC_OscConfig+0x32c>
 8001baa:	e013      	b.n	8001bd4 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bac:	f7ff fa8e 	bl	80010cc <HAL_GetTick>
 8001bb0:	0003      	movs	r3, r0
 8001bb2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001bb4:	e009      	b.n	8001bca <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bb6:	f7ff fa89 	bl	80010cc <HAL_GetTick>
 8001bba:	0002      	movs	r2, r0
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf8 <HAL_RCC_OscConfig+0x3c0>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e010      	b.n	8001bec <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001bca:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf4 <HAL_RCC_OscConfig+0x3bc>)
 8001bcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bce:	2202      	movs	r2, #2
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d1f0      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001bd4:	230f      	movs	r3, #15
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d105      	bne.n	8001bea <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001bde:	4b05      	ldr	r3, [pc, #20]	@ (8001bf4 <HAL_RCC_OscConfig+0x3bc>)
 8001be0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001be2:	4b04      	ldr	r3, [pc, #16]	@ (8001bf4 <HAL_RCC_OscConfig+0x3bc>)
 8001be4:	4905      	ldr	r1, [pc, #20]	@ (8001bfc <HAL_RCC_OscConfig+0x3c4>)
 8001be6:	400a      	ands	r2, r1
 8001be8:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	0018      	movs	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	b006      	add	sp, #24
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	00001388 	.word	0x00001388
 8001bfc:	efffffff 	.word	0xefffffff

08001c00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d101      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e0e9      	b.n	8001de8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c14:	4b76      	ldr	r3, [pc, #472]	@ (8001df0 <HAL_RCC_ClockConfig+0x1f0>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2207      	movs	r2, #7
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d91e      	bls.n	8001c60 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c22:	4b73      	ldr	r3, [pc, #460]	@ (8001df0 <HAL_RCC_ClockConfig+0x1f0>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2207      	movs	r2, #7
 8001c28:	4393      	bics	r3, r2
 8001c2a:	0019      	movs	r1, r3
 8001c2c:	4b70      	ldr	r3, [pc, #448]	@ (8001df0 <HAL_RCC_ClockConfig+0x1f0>)
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	430a      	orrs	r2, r1
 8001c32:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c34:	f7ff fa4a 	bl	80010cc <HAL_GetTick>
 8001c38:	0003      	movs	r3, r0
 8001c3a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c3c:	e009      	b.n	8001c52 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001c3e:	f7ff fa45 	bl	80010cc <HAL_GetTick>
 8001c42:	0002      	movs	r2, r0
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	4a6a      	ldr	r2, [pc, #424]	@ (8001df4 <HAL_RCC_ClockConfig+0x1f4>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e0ca      	b.n	8001de8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c52:	4b67      	ldr	r3, [pc, #412]	@ (8001df0 <HAL_RCC_ClockConfig+0x1f0>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2207      	movs	r2, #7
 8001c58:	4013      	ands	r3, r2
 8001c5a:	683a      	ldr	r2, [r7, #0]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d1ee      	bne.n	8001c3e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2202      	movs	r2, #2
 8001c66:	4013      	ands	r3, r2
 8001c68:	d017      	beq.n	8001c9a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2204      	movs	r2, #4
 8001c70:	4013      	ands	r3, r2
 8001c72:	d008      	beq.n	8001c86 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001c74:	4b60      	ldr	r3, [pc, #384]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	4a60      	ldr	r2, [pc, #384]	@ (8001dfc <HAL_RCC_ClockConfig+0x1fc>)
 8001c7a:	401a      	ands	r2, r3
 8001c7c:	4b5e      	ldr	r3, [pc, #376]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001c7e:	21b0      	movs	r1, #176	@ 0xb0
 8001c80:	0109      	lsls	r1, r1, #4
 8001c82:	430a      	orrs	r2, r1
 8001c84:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c86:	4b5c      	ldr	r3, [pc, #368]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	4a5d      	ldr	r2, [pc, #372]	@ (8001e00 <HAL_RCC_ClockConfig+0x200>)
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	0019      	movs	r1, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	68da      	ldr	r2, [r3, #12]
 8001c94:	4b58      	ldr	r3, [pc, #352]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001c96:	430a      	orrs	r2, r1
 8001c98:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d055      	beq.n	8001d50 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8001ca4:	4b54      	ldr	r3, [pc, #336]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	221c      	movs	r2, #28
 8001caa:	4393      	bics	r3, r2
 8001cac:	0019      	movs	r1, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689a      	ldr	r2, [r3, #8]
 8001cb2:	4b51      	ldr	r3, [pc, #324]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d107      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cc0:	4b4d      	ldr	r3, [pc, #308]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	2380      	movs	r3, #128	@ 0x80
 8001cc6:	029b      	lsls	r3, r3, #10
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d11f      	bne.n	8001d0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e08b      	b.n	8001de8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d107      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cd8:	4b47      	ldr	r3, [pc, #284]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	2380      	movs	r3, #128	@ 0x80
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	d113      	bne.n	8001d0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e07f      	b.n	8001de8 <HAL_RCC_ClockConfig+0x1e8>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	2b03      	cmp	r3, #3
 8001cee:	d106      	bne.n	8001cfe <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001cf0:	4b41      	ldr	r3, [pc, #260]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001cf2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d108      	bne.n	8001d0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e074      	b.n	8001de8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001cfe:	4b3e      	ldr	r3, [pc, #248]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d02:	2202      	movs	r2, #2
 8001d04:	4013      	ands	r3, r2
 8001d06:	d101      	bne.n	8001d0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e06d      	b.n	8001de8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d0c:	4b3a      	ldr	r3, [pc, #232]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	2207      	movs	r2, #7
 8001d12:	4393      	bics	r3, r2
 8001d14:	0019      	movs	r1, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	4b37      	ldr	r3, [pc, #220]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d20:	f7ff f9d4 	bl	80010cc <HAL_GetTick>
 8001d24:	0003      	movs	r3, r0
 8001d26:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d28:	e009      	b.n	8001d3e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001d2a:	f7ff f9cf 	bl	80010cc <HAL_GetTick>
 8001d2e:	0002      	movs	r2, r0
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	4a2f      	ldr	r2, [pc, #188]	@ (8001df4 <HAL_RCC_ClockConfig+0x1f4>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e054      	b.n	8001de8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	2238      	movs	r2, #56	@ 0x38
 8001d44:	401a      	ands	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	00db      	lsls	r3, r3, #3
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d1ec      	bne.n	8001d2a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d50:	4b27      	ldr	r3, [pc, #156]	@ (8001df0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2207      	movs	r2, #7
 8001d56:	4013      	ands	r3, r2
 8001d58:	683a      	ldr	r2, [r7, #0]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d21e      	bcs.n	8001d9c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d5e:	4b24      	ldr	r3, [pc, #144]	@ (8001df0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2207      	movs	r2, #7
 8001d64:	4393      	bics	r3, r2
 8001d66:	0019      	movs	r1, r3
 8001d68:	4b21      	ldr	r3, [pc, #132]	@ (8001df0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d6a:	683a      	ldr	r2, [r7, #0]
 8001d6c:	430a      	orrs	r2, r1
 8001d6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d70:	f7ff f9ac 	bl	80010cc <HAL_GetTick>
 8001d74:	0003      	movs	r3, r0
 8001d76:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d78:	e009      	b.n	8001d8e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001d7a:	f7ff f9a7 	bl	80010cc <HAL_GetTick>
 8001d7e:	0002      	movs	r2, r0
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	4a1b      	ldr	r2, [pc, #108]	@ (8001df4 <HAL_RCC_ClockConfig+0x1f4>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e02c      	b.n	8001de8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d8e:	4b18      	ldr	r3, [pc, #96]	@ (8001df0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2207      	movs	r2, #7
 8001d94:	4013      	ands	r3, r2
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d1ee      	bne.n	8001d7a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2204      	movs	r2, #4
 8001da2:	4013      	ands	r3, r2
 8001da4:	d009      	beq.n	8001dba <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001da6:	4b14      	ldr	r3, [pc, #80]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	4a16      	ldr	r2, [pc, #88]	@ (8001e04 <HAL_RCC_ClockConfig+0x204>)
 8001dac:	4013      	ands	r3, r2
 8001dae:	0019      	movs	r1, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	691a      	ldr	r2, [r3, #16]
 8001db4:	4b10      	ldr	r3, [pc, #64]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001db6:	430a      	orrs	r2, r1
 8001db8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001dba:	f000 f82b 	bl	8001e14 <HAL_RCC_GetSysClockFreq>
 8001dbe:	0001      	movs	r1, r0
 8001dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8001df8 <HAL_RCC_ClockConfig+0x1f8>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001dc4:	0a1b      	lsrs	r3, r3, #8
 8001dc6:	220f      	movs	r2, #15
 8001dc8:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001dca:	4b0f      	ldr	r3, [pc, #60]	@ (8001e08 <HAL_RCC_ClockConfig+0x208>)
 8001dcc:	0092      	lsls	r2, r2, #2
 8001dce:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001dd0:	221f      	movs	r2, #31
 8001dd2:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001dd4:	000a      	movs	r2, r1
 8001dd6:	40da      	lsrs	r2, r3
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <HAL_RCC_ClockConfig+0x20c>)
 8001dda:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e10 <HAL_RCC_ClockConfig+0x210>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	0018      	movs	r0, r3
 8001de2:	f7ff f917 	bl	8001014 <HAL_InitTick>
 8001de6:	0003      	movs	r3, r0
}
 8001de8:	0018      	movs	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	b004      	add	sp, #16
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40022000 	.word	0x40022000
 8001df4:	00001388 	.word	0x00001388
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	ffff84ff 	.word	0xffff84ff
 8001e00:	fffff0ff 	.word	0xfffff0ff
 8001e04:	ffff8fff 	.word	0xffff8fff
 8001e08:	08006b3c 	.word	0x08006b3c
 8001e0c:	20000000 	.word	0x20000000
 8001e10:	20000004 	.word	0x20000004

08001e14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8001e1a:	4b23      	ldr	r3, [pc, #140]	@ (8001ea8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	089b      	lsrs	r3, r3, #2
 8001e20:	2207      	movs	r2, #7
 8001e22:	4013      	ands	r3, r2
 8001e24:	3301      	adds	r3, #1
 8001e26:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001e28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	2238      	movs	r2, #56	@ 0x38
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d10f      	bne.n	8001e52 <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001e32:	4b1d      	ldr	r3, [pc, #116]	@ (8001ea8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	0adb      	lsrs	r3, r3, #11
 8001e38:	2207      	movs	r2, #7
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	409a      	lsls	r2, r3
 8001e40:	0013      	movs	r3, r2
 8001e42:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001e44:	6879      	ldr	r1, [r7, #4]
 8001e46:	4819      	ldr	r0, [pc, #100]	@ (8001eac <HAL_RCC_GetSysClockFreq+0x98>)
 8001e48:	f7fe f970 	bl	800012c <__udivsi3>
 8001e4c:	0003      	movs	r3, r0
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	e01e      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e52:	4b15      	ldr	r3, [pc, #84]	@ (8001ea8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	2238      	movs	r2, #56	@ 0x38
 8001e58:	4013      	ands	r3, r2
 8001e5a:	2b08      	cmp	r3, #8
 8001e5c:	d102      	bne.n	8001e64 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e5e:	4b14      	ldr	r3, [pc, #80]	@ (8001eb0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e60:	60fb      	str	r3, [r7, #12]
 8001e62:	e015      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001e64:	4b10      	ldr	r3, [pc, #64]	@ (8001ea8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	2238      	movs	r2, #56	@ 0x38
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	2b20      	cmp	r3, #32
 8001e6e:	d103      	bne.n	8001e78 <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001e70:	2380      	movs	r3, #128	@ 0x80
 8001e72:	021b      	lsls	r3, r3, #8
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	e00b      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001e78:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	2238      	movs	r2, #56	@ 0x38
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b18      	cmp	r3, #24
 8001e82:	d103      	bne.n	8001e8c <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001e84:	23fa      	movs	r3, #250	@ 0xfa
 8001e86:	01db      	lsls	r3, r3, #7
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	e001      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0x7c>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 8001e90:	68b9      	ldr	r1, [r7, #8]
 8001e92:	68f8      	ldr	r0, [r7, #12]
 8001e94:	f7fe f94a 	bl	800012c <__udivsi3>
 8001e98:	0003      	movs	r3, r0
 8001e9a:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
}
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	b004      	add	sp, #16
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	46c0      	nop			@ (mov r8, r8)
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	02dc6c00 	.word	0x02dc6c00
 8001eb0:	007a1200 	.word	0x007a1200

08001eb4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001eb8:	f7ff ffac 	bl	8001e14 <HAL_RCC_GetSysClockFreq>
 8001ebc:	0001      	movs	r1, r0
 8001ebe:	4b09      	ldr	r3, [pc, #36]	@ (8001ee4 <HAL_RCC_GetHCLKFreq+0x30>)
 8001ec0:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001ec2:	0a1b      	lsrs	r3, r3, #8
 8001ec4:	220f      	movs	r2, #15
 8001ec6:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001ec8:	4b07      	ldr	r3, [pc, #28]	@ (8001ee8 <HAL_RCC_GetHCLKFreq+0x34>)
 8001eca:	0092      	lsls	r2, r2, #2
 8001ecc:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001ece:	221f      	movs	r2, #31
 8001ed0:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001ed2:	000a      	movs	r2, r1
 8001ed4:	40da      	lsrs	r2, r3
 8001ed6:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <HAL_RCC_GetHCLKFreq+0x38>)
 8001ed8:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8001eda:	4b04      	ldr	r3, [pc, #16]	@ (8001eec <HAL_RCC_GetHCLKFreq+0x38>)
 8001edc:	681b      	ldr	r3, [r3, #0]
}
 8001ede:	0018      	movs	r0, r3
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	08006b3c 	.word	0x08006b3c
 8001eec:	20000000 	.word	0x20000000

08001ef0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8001ef4:	f7ff ffde 	bl	8001eb4 <HAL_RCC_GetHCLKFreq>
 8001ef8:	0001      	movs	r1, r0
 8001efa:	4b07      	ldr	r3, [pc, #28]	@ (8001f18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	0b1b      	lsrs	r3, r3, #12
 8001f00:	2207      	movs	r2, #7
 8001f02:	401a      	ands	r2, r3
 8001f04:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001f06:	0092      	lsls	r2, r2, #2
 8001f08:	58d3      	ldr	r3, [r2, r3]
 8001f0a:	221f      	movs	r2, #31
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	40d9      	lsrs	r1, r3
 8001f10:	000b      	movs	r3, r1
}
 8001f12:	0018      	movs	r0, r3
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	08006b7c 	.word	0x08006b7c

08001f20 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001f28:	2313      	movs	r3, #19
 8001f2a:	18fb      	adds	r3, r7, r3
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f30:	2312      	movs	r3, #18
 8001f32:	18fb      	adds	r3, r7, r3
 8001f34:	2200      	movs	r2, #0
 8001f36:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2240      	movs	r2, #64	@ 0x40
 8001f3e:	4013      	ands	r3, r2
 8001f40:	d100      	bne.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8001f42:	e079      	b.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f44:	2011      	movs	r0, #17
 8001f46:	183b      	adds	r3, r7, r0
 8001f48:	2200      	movs	r2, #0
 8001f4a:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f4c:	4b63      	ldr	r3, [pc, #396]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f50:	2380      	movs	r3, #128	@ 0x80
 8001f52:	055b      	lsls	r3, r3, #21
 8001f54:	4013      	ands	r3, r2
 8001f56:	d110      	bne.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f58:	4b60      	ldr	r3, [pc, #384]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f5c:	4b5f      	ldr	r3, [pc, #380]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f5e:	2180      	movs	r1, #128	@ 0x80
 8001f60:	0549      	lsls	r1, r1, #21
 8001f62:	430a      	orrs	r2, r1
 8001f64:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001f66:	4b5d      	ldr	r3, [pc, #372]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f6a:	2380      	movs	r3, #128	@ 0x80
 8001f6c:	055b      	lsls	r3, r3, #21
 8001f6e:	4013      	ands	r3, r2
 8001f70:	60bb      	str	r3, [r7, #8]
 8001f72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f74:	183b      	adds	r3, r7, r0
 8001f76:	2201      	movs	r2, #1
 8001f78:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8001f7a:	4b58      	ldr	r3, [pc, #352]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f7e:	23c0      	movs	r3, #192	@ 0xc0
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	4013      	ands	r3, r2
 8001f84:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d019      	beq.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	699b      	ldr	r3, [r3, #24]
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d014      	beq.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8001f96:	4b51      	ldr	r3, [pc, #324]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f9a:	4a51      	ldr	r2, [pc, #324]	@ (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fa0:	4b4e      	ldr	r3, [pc, #312]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fa2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001fa4:	4b4d      	ldr	r3, [pc, #308]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fa6:	2180      	movs	r1, #128	@ 0x80
 8001fa8:	0249      	lsls	r1, r1, #9
 8001faa:	430a      	orrs	r2, r1
 8001fac:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fae:	4b4b      	ldr	r3, [pc, #300]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fb0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001fb2:	4b4a      	ldr	r3, [pc, #296]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fb4:	494b      	ldr	r1, [pc, #300]	@ (80020e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001fb6:	400a      	ands	r2, r1
 8001fb8:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8001fba:	4b48      	ldr	r3, [pc, #288]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fbc:	697a      	ldr	r2, [r7, #20]
 8001fbe:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d016      	beq.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fc8:	f7ff f880 	bl	80010cc <HAL_GetTick>
 8001fcc:	0003      	movs	r3, r0
 8001fce:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001fd0:	e00c      	b.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fd2:	f7ff f87b 	bl	80010cc <HAL_GetTick>
 8001fd6:	0002      	movs	r2, r0
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	4a42      	ldr	r2, [pc, #264]	@ (80020e8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d904      	bls.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8001fe2:	2313      	movs	r3, #19
 8001fe4:	18fb      	adds	r3, r7, r3
 8001fe6:	2203      	movs	r2, #3
 8001fe8:	701a      	strb	r2, [r3, #0]
          break;
 8001fea:	e004      	b.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001fec:	4b3b      	ldr	r3, [pc, #236]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff0:	2202      	movs	r2, #2
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	d0ed      	beq.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8001ff6:	2313      	movs	r3, #19
 8001ff8:	18fb      	adds	r3, r7, r3
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d10a      	bne.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002000:	4b36      	ldr	r3, [pc, #216]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002004:	4a36      	ldr	r2, [pc, #216]	@ (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002006:	4013      	ands	r3, r2
 8002008:	0019      	movs	r1, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	699a      	ldr	r2, [r3, #24]
 800200e:	4b33      	ldr	r3, [pc, #204]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002010:	430a      	orrs	r2, r1
 8002012:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002014:	e005      	b.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002016:	2312      	movs	r3, #18
 8002018:	18fb      	adds	r3, r7, r3
 800201a:	2213      	movs	r2, #19
 800201c:	18ba      	adds	r2, r7, r2
 800201e:	7812      	ldrb	r2, [r2, #0]
 8002020:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002022:	2311      	movs	r3, #17
 8002024:	18fb      	adds	r3, r7, r3
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d105      	bne.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800202c:	4b2b      	ldr	r3, [pc, #172]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800202e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002030:	4b2a      	ldr	r3, [pc, #168]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002032:	492e      	ldr	r1, [pc, #184]	@ (80020ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002034:	400a      	ands	r2, r1
 8002036:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2201      	movs	r2, #1
 800203e:	4013      	ands	r3, r2
 8002040:	d009      	beq.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002042:	4b26      	ldr	r3, [pc, #152]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002046:	2203      	movs	r2, #3
 8002048:	4393      	bics	r3, r2
 800204a:	0019      	movs	r1, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	4b22      	ldr	r3, [pc, #136]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002052:	430a      	orrs	r2, r1
 8002054:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2202      	movs	r2, #2
 800205c:	4013      	ands	r3, r2
 800205e:	d009      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002060:	4b1e      	ldr	r3, [pc, #120]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002064:	4a22      	ldr	r2, [pc, #136]	@ (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002066:	4013      	ands	r3, r2
 8002068:	0019      	movs	r1, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68da      	ldr	r2, [r3, #12]
 800206e:	4b1b      	ldr	r3, [pc, #108]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002070:	430a      	orrs	r2, r1
 8002072:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2220      	movs	r2, #32
 800207a:	4013      	ands	r3, r2
 800207c:	d008      	beq.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800207e:	4b17      	ldr	r3, [pc, #92]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	0899      	lsrs	r1, r3, #2
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	695a      	ldr	r2, [r3, #20]
 800208a:	4b14      	ldr	r3, [pc, #80]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800208c:	430a      	orrs	r2, r1
 800208e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);

  }
#endif /* USB_DRD_FS */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2204      	movs	r2, #4
 8002096:	4013      	ands	r3, r2
 8002098:	d009      	beq.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800209a:	4b10      	ldr	r3, [pc, #64]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800209c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800209e:	4a15      	ldr	r2, [pc, #84]	@ (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80020a0:	4013      	ands	r3, r2
 80020a2:	0019      	movs	r1, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	691a      	ldr	r2, [r3, #16]
 80020a8:	4b0c      	ldr	r3, [pc, #48]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020aa:	430a      	orrs	r2, r1
 80020ac:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2280      	movs	r2, #128	@ 0x80
 80020b4:	4013      	ands	r3, r2
 80020b6:	d009      	beq.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80020b8:	4b08      	ldr	r3, [pc, #32]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	22e0      	movs	r2, #224	@ 0xe0
 80020be:	4393      	bics	r3, r2
 80020c0:	0019      	movs	r1, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	4b05      	ldr	r3, [pc, #20]	@ (80020dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020c8:	430a      	orrs	r2, r1
 80020ca:	601a      	str	r2, [r3, #0]
  }
  return status;
 80020cc:	2312      	movs	r3, #18
 80020ce:	18fb      	adds	r3, r7, r3
 80020d0:	781b      	ldrb	r3, [r3, #0]
}
 80020d2:	0018      	movs	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	b006      	add	sp, #24
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	46c0      	nop			@ (mov r8, r8)
 80020dc:	40021000 	.word	0x40021000
 80020e0:	fffffcff 	.word	0xfffffcff
 80020e4:	fffeffff 	.word	0xfffeffff
 80020e8:	00001388 	.word	0x00001388
 80020ec:	efffffff 	.word	0xefffffff
 80020f0:	ffffcfff 	.word	0xffffcfff
 80020f4:	ffff3fff 	.word	0xffff3fff

080020f8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80020f8:	b5b0      	push	{r4, r5, r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002100:	230f      	movs	r3, #15
 8002102:	18fb      	adds	r3, r7, r3
 8002104:	2201      	movs	r2, #1
 8002106:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d100      	bne.n	8002110 <HAL_RTC_Init+0x18>
 800210e:	e075      	b.n	80021fc <HAL_RTC_Init+0x104>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if (hrtc->State == HAL_RTC_STATE_RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2225      	movs	r2, #37	@ 0x25
 8002114:	5c9b      	ldrb	r3, [r3, r2]
 8002116:	b2db      	uxtb	r3, r3
 8002118:	2b00      	cmp	r3, #0
 800211a:	d107      	bne.n	800212c <HAL_RTC_Init+0x34>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2224      	movs	r2, #36	@ 0x24
 8002120:	2100      	movs	r1, #0
 8002122:	5499      	strb	r1, [r3, r2]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	0018      	movs	r0, r3
 8002128:	f7fe fdbc 	bl	8000ca4 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2225      	movs	r2, #37	@ 0x25
 8002130:	2102      	movs	r1, #2
 8002132:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	2210      	movs	r2, #16
 800213c:	4013      	ands	r3, r2
 800213e:	2b10      	cmp	r3, #16
 8002140:	d04f      	beq.n	80021e2 <HAL_RTC_Init+0xea>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	22ca      	movs	r2, #202	@ 0xca
 8002148:	625a      	str	r2, [r3, #36]	@ 0x24
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2253      	movs	r2, #83	@ 0x53
 8002150:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002152:	250f      	movs	r5, #15
 8002154:	197c      	adds	r4, r7, r5
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	0018      	movs	r0, r3
 800215a:	f000 fbef 	bl	800293c <RTC_EnterInitMode>
 800215e:	0003      	movs	r3, r0
 8002160:	7023      	strb	r3, [r4, #0]
      if (status == HAL_OK)
 8002162:	0028      	movs	r0, r5
 8002164:	183b      	adds	r3, r7, r0
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d121      	bne.n	80021b0 <HAL_RTC_Init+0xb8>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL));
 800216c:	4b27      	ldr	r3, [pc, #156]	@ (800220c <HAL_RTC_Init+0x114>)
 800216e:	699a      	ldr	r2, [r3, #24]
 8002170:	4b26      	ldr	r3, [pc, #152]	@ (800220c <HAL_RTC_Init+0x114>)
 8002172:	4927      	ldr	r1, [pc, #156]	@ (8002210 <HAL_RTC_Init+0x118>)
 8002174:	400a      	ands	r2, r1
 8002176:	619a      	str	r2, [r3, #24]

        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8002178:	4b24      	ldr	r3, [pc, #144]	@ (800220c <HAL_RTC_Init+0x114>)
 800217a:	6999      	ldr	r1, [r3, #24]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	431a      	orrs	r2, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	431a      	orrs	r2, r3
 800218c:	4b1f      	ldr	r3, [pc, #124]	@ (800220c <HAL_RTC_Init+0x114>)
 800218e:	430a      	orrs	r2, r1
 8002190:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	68d9      	ldr	r1, [r3, #12]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	041a      	lsls	r2, r3, #16
 800219c:	4b1b      	ldr	r3, [pc, #108]	@ (800220c <HAL_RTC_Init+0x114>)
 800219e:	430a      	orrs	r2, r1
 80021a0:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80021a2:	183c      	adds	r4, r7, r0
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	0018      	movs	r0, r3
 80021a8:	f000 fc10 	bl	80029cc <RTC_ExitInitMode>
 80021ac:	0003      	movs	r3, r0
 80021ae:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 80021b0:	230f      	movs	r3, #15
 80021b2:	18fb      	adds	r3, r7, r3
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d10e      	bne.n	80021d8 <HAL_RTC_Init+0xe0>
      {
        MODIFY_REG(RTC->CR, \
 80021ba:	4b14      	ldr	r3, [pc, #80]	@ (800220c <HAL_RTC_Init+0x114>)
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	08d9      	lsrs	r1, r3, #3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a1a      	ldr	r2, [r3, #32]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	431a      	orrs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	695b      	ldr	r3, [r3, #20]
 80021d0:	431a      	orrs	r2, r3
 80021d2:	4b0e      	ldr	r3, [pc, #56]	@ (800220c <HAL_RTC_Init+0x114>)
 80021d4:	430a      	orrs	r2, r1
 80021d6:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	22ff      	movs	r2, #255	@ 0xff
 80021de:	625a      	str	r2, [r3, #36]	@ 0x24
 80021e0:	e003      	b.n	80021ea <HAL_RTC_Init+0xf2>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80021e2:	230f      	movs	r3, #15
 80021e4:	18fb      	adds	r3, r7, r3
 80021e6:	2200      	movs	r2, #0
 80021e8:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80021ea:	230f      	movs	r3, #15
 80021ec:	18fb      	adds	r3, r7, r3
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d103      	bne.n	80021fc <HAL_RTC_Init+0x104>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2225      	movs	r2, #37	@ 0x25
 80021f8:	2101      	movs	r1, #1
 80021fa:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80021fc:	230f      	movs	r3, #15
 80021fe:	18fb      	adds	r3, r7, r3
 8002200:	781b      	ldrb	r3, [r3, #0]
}
 8002202:	0018      	movs	r0, r3
 8002204:	46bd      	mov	sp, r7
 8002206:	b004      	add	sp, #16
 8002208:	bdb0      	pop	{r4, r5, r7, pc}
 800220a:	46c0      	nop			@ (mov r8, r8)
 800220c:	40002800 	.word	0x40002800
 8002210:	ff8fffbf 	.word	0xff8fffbf

08002214 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002214:	b5b0      	push	{r4, r5, r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2224      	movs	r2, #36	@ 0x24
 8002224:	5c9b      	ldrb	r3, [r3, r2]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d101      	bne.n	800222e <HAL_RTC_SetTime+0x1a>
 800222a:	2302      	movs	r3, #2
 800222c:	e092      	b.n	8002354 <HAL_RTC_SetTime+0x140>
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2224      	movs	r2, #36	@ 0x24
 8002232:	2101      	movs	r1, #1
 8002234:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2225      	movs	r2, #37	@ 0x25
 800223a:	2102      	movs	r1, #2
 800223c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	22ca      	movs	r2, #202	@ 0xca
 8002244:	625a      	str	r2, [r3, #36]	@ 0x24
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2253      	movs	r2, #83	@ 0x53
 800224c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800224e:	2513      	movs	r5, #19
 8002250:	197c      	adds	r4, r7, r5
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	0018      	movs	r0, r3
 8002256:	f000 fb71 	bl	800293c <RTC_EnterInitMode>
 800225a:	0003      	movs	r3, r0
 800225c:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 800225e:	197b      	adds	r3, r7, r5
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d162      	bne.n	800232c <HAL_RTC_SetTime+0x118>
  {
    if (Format == RTC_FORMAT_BIN)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d125      	bne.n	80022b8 <HAL_RTC_SetTime+0xa4>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	2240      	movs	r2, #64	@ 0x40
 8002274:	4013      	ands	r3, r2
 8002276:	d102      	bne.n	800227e <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	2200      	movs	r2, #0
 800227c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	0018      	movs	r0, r3
 8002284:	f000 fbe6 	bl	8002a54 <RTC_ByteToBcd2>
 8002288:	0003      	movs	r3, r0
 800228a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	785b      	ldrb	r3, [r3, #1]
 8002290:	0018      	movs	r0, r3
 8002292:	f000 fbdf 	bl	8002a54 <RTC_ByteToBcd2>
 8002296:	0003      	movs	r3, r0
 8002298:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800229a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	789b      	ldrb	r3, [r3, #2]
 80022a0:	0018      	movs	r0, r3
 80022a2:	f000 fbd7 	bl	8002a54 <RTC_ByteToBcd2>
 80022a6:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80022a8:	0022      	movs	r2, r4
 80022aa:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	78db      	ldrb	r3, [r3, #3]
 80022b0:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80022b2:	4313      	orrs	r3, r2
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	e017      	b.n	80022e8 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	2240      	movs	r2, #64	@ 0x40
 80022c0:	4013      	ands	r3, r2
 80022c2:	d102      	bne.n	80022ca <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	2200      	movs	r2, #0
 80022c8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	785b      	ldrb	r3, [r3, #1]
 80022d4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80022d6:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80022dc:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	78db      	ldrb	r3, [r3, #3]
 80022e2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80022e4:	4313      	orrs	r3, r2
 80022e6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	697a      	ldr	r2, [r7, #20]
 80022ee:	491b      	ldr	r1, [pc, #108]	@ (800235c <HAL_RTC_SetTime+0x148>)
 80022f0:	400a      	ands	r2, r1
 80022f2:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699a      	ldr	r2, [r3, #24]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4918      	ldr	r1, [pc, #96]	@ (8002360 <HAL_RTC_SetTime+0x14c>)
 8002300:	400a      	ands	r2, r1
 8002302:	619a      	str	r2, [r3, #24]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6999      	ldr	r1, [r3, #24]
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	68da      	ldr	r2, [r3, #12]
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	691b      	ldr	r3, [r3, #16]
 8002312:	431a      	orrs	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	430a      	orrs	r2, r1
 800231a:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800231c:	2313      	movs	r3, #19
 800231e:	18fc      	adds	r4, r7, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	0018      	movs	r0, r3
 8002324:	f000 fb52 	bl	80029cc <RTC_ExitInitMode>
 8002328:	0003      	movs	r3, r0
 800232a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	22ff      	movs	r2, #255	@ 0xff
 8002332:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8002334:	2313      	movs	r3, #19
 8002336:	18fb      	adds	r3, r7, r3
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d103      	bne.n	8002346 <HAL_RTC_SetTime+0x132>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2225      	movs	r2, #37	@ 0x25
 8002342:	2101      	movs	r1, #1
 8002344:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2224      	movs	r2, #36	@ 0x24
 800234a:	2100      	movs	r1, #0
 800234c:	5499      	strb	r1, [r3, r2]

  return status;
 800234e:	2313      	movs	r3, #19
 8002350:	18fb      	adds	r3, r7, r3
 8002352:	781b      	ldrb	r3, [r3, #0]
}
 8002354:	0018      	movs	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	b006      	add	sp, #24
 800235a:	bdb0      	pop	{r4, r5, r7, pc}
 800235c:	007f7f7f 	.word	0x007f7f7f
 8002360:	fffbffff 	.word	0xfffbffff

08002364 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	689a      	ldr	r2, [r3, #8]
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	045b      	lsls	r3, r3, #17
 8002382:	0c5a      	lsrs	r2, r3, #17
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a22      	ldr	r2, [pc, #136]	@ (8002418 <HAL_RTC_GetTime+0xb4>)
 8002390:	4013      	ands	r3, r2
 8002392:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	0c1b      	lsrs	r3, r3, #16
 8002398:	b2db      	uxtb	r3, r3
 800239a:	223f      	movs	r2, #63	@ 0x3f
 800239c:	4013      	ands	r3, r2
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	0a1b      	lsrs	r3, r3, #8
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	227f      	movs	r2, #127	@ 0x7f
 80023ac:	4013      	ands	r3, r2
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	227f      	movs	r2, #127	@ 0x7f
 80023ba:	4013      	ands	r3, r2
 80023bc:	b2da      	uxtb	r2, r3
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	0d9b      	lsrs	r3, r3, #22
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	2201      	movs	r2, #1
 80023ca:	4013      	ands	r3, r2
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d11a      	bne.n	800240e <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	0018      	movs	r0, r3
 80023de:	f000 fb61 	bl	8002aa4 <RTC_Bcd2ToByte>
 80023e2:	0003      	movs	r3, r0
 80023e4:	001a      	movs	r2, r3
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	785b      	ldrb	r3, [r3, #1]
 80023ee:	0018      	movs	r0, r3
 80023f0:	f000 fb58 	bl	8002aa4 <RTC_Bcd2ToByte>
 80023f4:	0003      	movs	r3, r0
 80023f6:	001a      	movs	r2, r3
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	789b      	ldrb	r3, [r3, #2]
 8002400:	0018      	movs	r0, r3
 8002402:	f000 fb4f 	bl	8002aa4 <RTC_Bcd2ToByte>
 8002406:	0003      	movs	r3, r0
 8002408:	001a      	movs	r2, r3
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800240e:	2300      	movs	r3, #0
}
 8002410:	0018      	movs	r0, r3
 8002412:	46bd      	mov	sp, r7
 8002414:	b006      	add	sp, #24
 8002416:	bd80      	pop	{r7, pc}
 8002418:	007f7f7f 	.word	0x007f7f7f

0800241c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800241c:	b5b0      	push	{r4, r5, r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2224      	movs	r2, #36	@ 0x24
 800242c:	5c9b      	ldrb	r3, [r3, r2]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d101      	bne.n	8002436 <HAL_RTC_SetDate+0x1a>
 8002432:	2302      	movs	r3, #2
 8002434:	e07e      	b.n	8002534 <HAL_RTC_SetDate+0x118>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2224      	movs	r2, #36	@ 0x24
 800243a:	2101      	movs	r1, #1
 800243c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2225      	movs	r2, #37	@ 0x25
 8002442:	2102      	movs	r1, #2
 8002444:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d10e      	bne.n	800246a <HAL_RTC_SetDate+0x4e>
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	785b      	ldrb	r3, [r3, #1]
 8002450:	001a      	movs	r2, r3
 8002452:	2310      	movs	r3, #16
 8002454:	4013      	ands	r3, r2
 8002456:	d008      	beq.n	800246a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	785b      	ldrb	r3, [r3, #1]
 800245c:	2210      	movs	r2, #16
 800245e:	4393      	bics	r3, r2
 8002460:	b2db      	uxtb	r3, r3
 8002462:	330a      	adds	r3, #10
 8002464:	b2da      	uxtb	r2, r3
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d11c      	bne.n	80024aa <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	78db      	ldrb	r3, [r3, #3]
 8002474:	0018      	movs	r0, r3
 8002476:	f000 faed 	bl	8002a54 <RTC_ByteToBcd2>
 800247a:	0003      	movs	r3, r0
 800247c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	785b      	ldrb	r3, [r3, #1]
 8002482:	0018      	movs	r0, r3
 8002484:	f000 fae6 	bl	8002a54 <RTC_ByteToBcd2>
 8002488:	0003      	movs	r3, r0
 800248a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800248c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	789b      	ldrb	r3, [r3, #2]
 8002492:	0018      	movs	r0, r3
 8002494:	f000 fade 	bl	8002a54 <RTC_ByteToBcd2>
 8002498:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800249a:	0022      	movs	r2, r4
 800249c:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80024a4:	4313      	orrs	r3, r2
 80024a6:	617b      	str	r3, [r7, #20]
 80024a8:	e00e      	b.n	80024c8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	78db      	ldrb	r3, [r3, #3]
 80024ae:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	785b      	ldrb	r3, [r3, #1]
 80024b4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80024b6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80024b8:	68ba      	ldr	r2, [r7, #8]
 80024ba:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80024bc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80024c4:	4313      	orrs	r3, r2
 80024c6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	22ca      	movs	r2, #202	@ 0xca
 80024ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2253      	movs	r2, #83	@ 0x53
 80024d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80024d8:	2513      	movs	r5, #19
 80024da:	197c      	adds	r4, r7, r5
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	0018      	movs	r0, r3
 80024e0:	f000 fa2c 	bl	800293c <RTC_EnterInitMode>
 80024e4:	0003      	movs	r3, r0
 80024e6:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80024e8:	0028      	movs	r0, r5
 80024ea:	183b      	adds	r3, r7, r0
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d10c      	bne.n	800250c <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	4910      	ldr	r1, [pc, #64]	@ (800253c <HAL_RTC_SetDate+0x120>)
 80024fa:	400a      	ands	r2, r1
 80024fc:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80024fe:	183c      	adds	r4, r7, r0
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	0018      	movs	r0, r3
 8002504:	f000 fa62 	bl	80029cc <RTC_ExitInitMode>
 8002508:	0003      	movs	r3, r0
 800250a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	22ff      	movs	r2, #255	@ 0xff
 8002512:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8002514:	2313      	movs	r3, #19
 8002516:	18fb      	adds	r3, r7, r3
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d103      	bne.n	8002526 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2225      	movs	r2, #37	@ 0x25
 8002522:	2101      	movs	r1, #1
 8002524:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2224      	movs	r2, #36	@ 0x24
 800252a:	2100      	movs	r1, #0
 800252c:	5499      	strb	r1, [r3, r2]

  return status;
 800252e:	2313      	movs	r3, #19
 8002530:	18fb      	adds	r3, r7, r3
 8002532:	781b      	ldrb	r3, [r3, #0]
}
 8002534:	0018      	movs	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	b006      	add	sp, #24
 800253a:	bdb0      	pop	{r4, r5, r7, pc}
 800253c:	00ffff3f 	.word	0x00ffff3f

08002540 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	4a21      	ldr	r2, [pc, #132]	@ (80025d8 <HAL_RTC_GetDate+0x98>)
 8002554:	4013      	ands	r3, r2
 8002556:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	0c1b      	lsrs	r3, r3, #16
 800255c:	b2da      	uxtb	r2, r3
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	0a1b      	lsrs	r3, r3, #8
 8002566:	b2db      	uxtb	r3, r3
 8002568:	221f      	movs	r2, #31
 800256a:	4013      	ands	r3, r2
 800256c:	b2da      	uxtb	r2, r3
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	b2db      	uxtb	r3, r3
 8002576:	223f      	movs	r2, #63	@ 0x3f
 8002578:	4013      	ands	r3, r2
 800257a:	b2da      	uxtb	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	0b5b      	lsrs	r3, r3, #13
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2207      	movs	r2, #7
 8002588:	4013      	ands	r3, r2
 800258a:	b2da      	uxtb	r2, r3
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d11a      	bne.n	80025cc <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	78db      	ldrb	r3, [r3, #3]
 800259a:	0018      	movs	r0, r3
 800259c:	f000 fa82 	bl	8002aa4 <RTC_Bcd2ToByte>
 80025a0:	0003      	movs	r3, r0
 80025a2:	001a      	movs	r2, r3
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	785b      	ldrb	r3, [r3, #1]
 80025ac:	0018      	movs	r0, r3
 80025ae:	f000 fa79 	bl	8002aa4 <RTC_Bcd2ToByte>
 80025b2:	0003      	movs	r3, r0
 80025b4:	001a      	movs	r2, r3
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	789b      	ldrb	r3, [r3, #2]
 80025be:	0018      	movs	r0, r3
 80025c0:	f000 fa70 	bl	8002aa4 <RTC_Bcd2ToByte>
 80025c4:	0003      	movs	r3, r0
 80025c6:	001a      	movs	r2, r3
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	0018      	movs	r0, r3
 80025d0:	46bd      	mov	sp, r7
 80025d2:	b006      	add	sp, #24
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	46c0      	nop			@ (mov r8, r8)
 80025d8:	00ffff3f 	.word	0x00ffff3f

080025dc <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80025dc:	b590      	push	{r4, r7, lr}
 80025de:	b089      	sub	sp, #36	@ 0x24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2224      	movs	r2, #36	@ 0x24
 80025ec:	5c9b      	ldrb	r3, [r3, r2]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d101      	bne.n	80025f6 <HAL_RTC_SetAlarm_IT+0x1a>
 80025f2:	2302      	movs	r3, #2
 80025f4:	e0d6      	b.n	80027a4 <HAL_RTC_SetAlarm_IT+0x1c8>
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2224      	movs	r2, #36	@ 0x24
 80025fa:	2101      	movs	r1, #1
 80025fc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2225      	movs	r2, #37	@ 0x25
 8002602:	2102      	movs	r1, #2
 8002604:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d136      	bne.n	800267a <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	2240      	movs	r2, #64	@ 0x40
 8002614:	4013      	ands	r3, r2
 8002616:	d102      	bne.n	800261e <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	2200      	movs	r2, #0
 800261c:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	0018      	movs	r0, r3
 8002624:	f000 fa16 	bl	8002a54 <RTC_ByteToBcd2>
 8002628:	0003      	movs	r3, r0
 800262a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	785b      	ldrb	r3, [r3, #1]
 8002630:	0018      	movs	r0, r3
 8002632:	f000 fa0f 	bl	8002a54 <RTC_ByteToBcd2>
 8002636:	0003      	movs	r3, r0
 8002638:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800263a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	789b      	ldrb	r3, [r3, #2]
 8002640:	0018      	movs	r0, r3
 8002642:	f000 fa07 	bl	8002a54 <RTC_ByteToBcd2>
 8002646:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002648:	0022      	movs	r2, r4
 800264a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	78db      	ldrb	r3, [r3, #3]
 8002650:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8002652:	431a      	orrs	r2, r3
 8002654:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	2220      	movs	r2, #32
 800265a:	5c9b      	ldrb	r3, [r3, r2]
 800265c:	0018      	movs	r0, r3
 800265e:	f000 f9f9 	bl	8002a54 <RTC_ByteToBcd2>
 8002662:	0003      	movs	r3, r0
 8002664:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8002666:	0022      	movs	r2, r4
 8002668:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800266e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002674:	4313      	orrs	r3, r2
 8002676:	61fb      	str	r3, [r7, #28]
 8002678:	e022      	b.n	80026c0 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	2240      	movs	r2, #64	@ 0x40
 8002682:	4013      	ands	r3, r2
 8002684:	d102      	bne.n	800268c <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	2200      	movs	r2, #0
 800268a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	785b      	ldrb	r3, [r3, #1]
 8002696:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002698:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800269a:	68ba      	ldr	r2, [r7, #8]
 800269c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800269e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	78db      	ldrb	r3, [r3, #3]
 80026a4:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80026a6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	2120      	movs	r1, #32
 80026ac:	5c5b      	ldrb	r3, [r3, r1]
 80026ae:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80026b0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80026b6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80026bc:	4313      	orrs	r3, r2
 80026be:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	22ca      	movs	r2, #202	@ 0xca
 80026d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2253      	movs	r2, #83	@ 0x53
 80026da:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026e0:	2380      	movs	r3, #128	@ 0x80
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d147      	bne.n	8002778 <HAL_RTC_SetAlarm_IT+0x19c>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	699a      	ldr	r2, [r3, #24]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	492e      	ldr	r1, [pc, #184]	@ (80027ac <HAL_RTC_SetAlarm_IT+0x1d0>)
 80026f4:	400a      	ands	r2, r1
 80026f6:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2201      	movs	r2, #1
 80026fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8002700:	f7fe fce4 	bl	80010cc <HAL_GetTick>
 8002704:	0003      	movs	r3, r0
 8002706:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002708:	e016      	b.n	8002738 <HAL_RTC_SetAlarm_IT+0x15c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800270a:	f7fe fcdf 	bl	80010cc <HAL_GetTick>
 800270e:	0002      	movs	r2, r0
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	1ad2      	subs	r2, r2, r3
 8002714:	23fa      	movs	r3, #250	@ 0xfa
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	429a      	cmp	r2, r3
 800271a:	d90d      	bls.n	8002738 <HAL_RTC_SetAlarm_IT+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	22ff      	movs	r2, #255	@ 0xff
 8002722:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2225      	movs	r2, #37	@ 0x25
 8002728:	2103      	movs	r1, #3
 800272a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2224      	movs	r2, #36	@ 0x24
 8002730:	2100      	movs	r1, #0
 8002732:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e035      	b.n	80027a4 <HAL_RTC_SetAlarm_IT+0x1c8>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	2201      	movs	r2, #1
 8002740:	4013      	ands	r3, r2
 8002742:	d0e2      	beq.n	800270a <HAL_RTC_SetAlarm_IT+0x12e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	69fa      	ldr	r2, [r7, #28]
 800274a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	699a      	ldr	r2, [r3, #24]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2180      	movs	r1, #128	@ 0x80
 8002760:	0049      	lsls	r1, r1, #1
 8002762:	430a      	orrs	r2, r1
 8002764:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	699a      	ldr	r2, [r3, #24]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2180      	movs	r1, #128	@ 0x80
 8002772:	0149      	lsls	r1, r1, #5
 8002774:	430a      	orrs	r2, r1
 8002776:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002778:	4a0d      	ldr	r2, [pc, #52]	@ (80027b0 <HAL_RTC_SetAlarm_IT+0x1d4>)
 800277a:	2380      	movs	r3, #128	@ 0x80
 800277c:	58d3      	ldr	r3, [r2, r3]
 800277e:	490c      	ldr	r1, [pc, #48]	@ (80027b0 <HAL_RTC_SetAlarm_IT+0x1d4>)
 8002780:	2280      	movs	r2, #128	@ 0x80
 8002782:	0312      	lsls	r2, r2, #12
 8002784:	4313      	orrs	r3, r2
 8002786:	2280      	movs	r2, #128	@ 0x80
 8002788:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	22ff      	movs	r2, #255	@ 0xff
 8002790:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2225      	movs	r2, #37	@ 0x25
 8002796:	2101      	movs	r1, #1
 8002798:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2224      	movs	r2, #36	@ 0x24
 800279e:	2100      	movs	r1, #0
 80027a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	0018      	movs	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	b009      	add	sp, #36	@ 0x24
 80027aa:	bd90      	pop	{r4, r7, pc}
 80027ac:	fffffeff 	.word	0xfffffeff
 80027b0:	40021800 	.word	0x40021800

080027b4 <HAL_RTC_DeactivateAlarm>:
  *          This parameter can be one of the following values:
  *            @arg RTC_ALARM_A:  AlarmA
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2224      	movs	r2, #36	@ 0x24
 80027c2:	5c9b      	ldrb	r3, [r3, r2]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d101      	bne.n	80027cc <HAL_RTC_DeactivateAlarm+0x18>
 80027c8:	2302      	movs	r3, #2
 80027ca:	e053      	b.n	8002874 <HAL_RTC_DeactivateAlarm+0xc0>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2224      	movs	r2, #36	@ 0x24
 80027d0:	2101      	movs	r1, #1
 80027d2:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2225      	movs	r2, #37	@ 0x25
 80027d8:	2102      	movs	r1, #2
 80027da:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	22ca      	movs	r2, #202	@ 0xca
 80027e2:	625a      	str	r2, [r3, #36]	@ 0x24
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2253      	movs	r2, #83	@ 0x53
 80027ea:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	2380      	movs	r3, #128	@ 0x80
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d131      	bne.n	800285a <HAL_RTC_DeactivateAlarm+0xa6>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	699a      	ldr	r2, [r3, #24]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	491e      	ldr	r1, [pc, #120]	@ (800287c <HAL_RTC_DeactivateAlarm+0xc8>)
 8002802:	400a      	ands	r2, r1
 8002804:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	699a      	ldr	r2, [r3, #24]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	491b      	ldr	r1, [pc, #108]	@ (8002880 <HAL_RTC_DeactivateAlarm+0xcc>)
 8002812:	400a      	ands	r2, r1
 8002814:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 8002816:	f7fe fc59 	bl	80010cc <HAL_GetTick>
 800281a:	0003      	movs	r3, r0
 800281c:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800281e:	e016      	b.n	800284e <HAL_RTC_DeactivateAlarm+0x9a>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002820:	f7fe fc54 	bl	80010cc <HAL_GetTick>
 8002824:	0002      	movs	r2, r0
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1ad2      	subs	r2, r2, r3
 800282a:	23fa      	movs	r3, #250	@ 0xfa
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	429a      	cmp	r2, r3
 8002830:	d90d      	bls.n	800284e <HAL_RTC_DeactivateAlarm+0x9a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	22ff      	movs	r2, #255	@ 0xff
 8002838:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2225      	movs	r2, #37	@ 0x25
 800283e:	2103      	movs	r1, #3
 8002840:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2224      	movs	r2, #36	@ 0x24
 8002846:	2100      	movs	r1, #0
 8002848:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e012      	b.n	8002874 <HAL_RTC_DeactivateAlarm+0xc0>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	2201      	movs	r2, #1
 8002856:	4013      	ands	r3, r2
 8002858:	d0e2      	beq.n	8002820 <HAL_RTC_DeactivateAlarm+0x6c>
      }
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	22ff      	movs	r2, #255	@ 0xff
 8002860:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2225      	movs	r2, #37	@ 0x25
 8002866:	2101      	movs	r1, #1
 8002868:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2224      	movs	r2, #36	@ 0x24
 800286e:	2100      	movs	r1, #0
 8002870:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	0018      	movs	r0, r3
 8002876:	46bd      	mov	sp, r7
 8002878:	b004      	add	sp, #16
 800287a:	bd80      	pop	{r7, pc}
 800287c:	fffffeff 	.word	0xfffffeff
 8002880:	ffffefff 	.word	0xffffefff

08002884 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	699a      	ldr	r2, [r3, #24]
 8002892:	2380      	movs	r3, #128	@ 0x80
 8002894:	015b      	lsls	r3, r3, #5
 8002896:	4013      	ands	r3, r2
 8002898:	d00d      	beq.n	80028b6 <HAL_RTC_AlarmIRQHandler+0x32>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028a0:	2201      	movs	r2, #1
 80028a2:	4013      	ands	r3, r2
 80028a4:	d007      	beq.n	80028b6 <HAL_RTC_AlarmIRQHandler+0x32>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2201      	movs	r2, #1
 80028ac:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	0018      	movs	r0, r3
 80028b2:	f000 f808 	bl	80028c6 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2225      	movs	r2, #37	@ 0x25
 80028ba:	2101      	movs	r1, #1
 80028bc:	5499      	strb	r1, [r3, r2]
}
 80028be:	46c0      	nop			@ (mov r8, r8)
 80028c0:	46bd      	mov	sp, r7
 80028c2:	b002      	add	sp, #8
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b082      	sub	sp, #8
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80028ce:	46c0      	nop			@ (mov r8, r8)
 80028d0:	46bd      	mov	sp, r7
 80028d2:	b002      	add	sp, #8
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80028e0:	4b15      	ldr	r3, [pc, #84]	@ (8002938 <HAL_RTC_WaitForSynchro+0x60>)
 80028e2:	68da      	ldr	r2, [r3, #12]
 80028e4:	4b14      	ldr	r3, [pc, #80]	@ (8002938 <HAL_RTC_WaitForSynchro+0x60>)
 80028e6:	2120      	movs	r1, #32
 80028e8:	438a      	bics	r2, r1
 80028ea:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80028ec:	f7fe fbee 	bl	80010cc <HAL_GetTick>
 80028f0:	0003      	movs	r3, r0
 80028f2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80028f4:	e013      	b.n	800291e <HAL_RTC_WaitForSynchro+0x46>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80028f6:	f7fe fbe9 	bl	80010cc <HAL_GetTick>
 80028fa:	0002      	movs	r2, r0
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	1ad2      	subs	r2, r2, r3
 8002900:	23fa      	movs	r3, #250	@ 0xfa
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	429a      	cmp	r2, r3
 8002906:	d90a      	bls.n	800291e <HAL_RTC_WaitForSynchro+0x46>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8002908:	4b0b      	ldr	r3, [pc, #44]	@ (8002938 <HAL_RTC_WaitForSynchro+0x60>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	2220      	movs	r2, #32
 800290e:	4013      	ands	r3, r2
 8002910:	d10b      	bne.n	800292a <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2225      	movs	r2, #37	@ 0x25
 8002916:	2103      	movs	r1, #3
 8002918:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e007      	b.n	800292e <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800291e:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <HAL_RTC_WaitForSynchro+0x60>)
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	2220      	movs	r2, #32
 8002924:	4013      	ands	r3, r2
 8002926:	d0e6      	beq.n	80028f6 <HAL_RTC_WaitForSynchro+0x1e>
 8002928:	e000      	b.n	800292c <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 800292a:	46c0      	nop			@ (mov r8, r8)
      }
    }
  }

  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	0018      	movs	r0, r3
 8002930:	46bd      	mov	sp, r7
 8002932:	b004      	add	sp, #16
 8002934:	bd80      	pop	{r7, pc}
 8002936:	46c0      	nop			@ (mov r8, r8)
 8002938:	40002800 	.word	0x40002800

0800293c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002944:	230f      	movs	r3, #15
 8002946:	18fb      	adds	r3, r7, r3
 8002948:	2200      	movs	r2, #0
 800294a:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800294c:	4b1e      	ldr	r3, [pc, #120]	@ (80029c8 <RTC_EnterInitMode+0x8c>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	2240      	movs	r2, #64	@ 0x40
 8002952:	4013      	ands	r3, r2
 8002954:	d130      	bne.n	80029b8 <RTC_EnterInitMode+0x7c>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8002956:	4b1c      	ldr	r3, [pc, #112]	@ (80029c8 <RTC_EnterInitMode+0x8c>)
 8002958:	68da      	ldr	r2, [r3, #12]
 800295a:	4b1b      	ldr	r3, [pc, #108]	@ (80029c8 <RTC_EnterInitMode+0x8c>)
 800295c:	2180      	movs	r1, #128	@ 0x80
 800295e:	430a      	orrs	r2, r1
 8002960:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002962:	f7fe fbb3 	bl	80010cc <HAL_GetTick>
 8002966:	0003      	movs	r3, r0
 8002968:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800296a:	e019      	b.n	80029a0 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800296c:	f7fe fbae 	bl	80010cc <HAL_GetTick>
 8002970:	0002      	movs	r2, r0
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	1ad2      	subs	r2, r2, r3
 8002976:	200f      	movs	r0, #15
 8002978:	183b      	adds	r3, r7, r0
 800297a:	1839      	adds	r1, r7, r0
 800297c:	7809      	ldrb	r1, [r1, #0]
 800297e:	7019      	strb	r1, [r3, #0]
 8002980:	23fa      	movs	r3, #250	@ 0xfa
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	429a      	cmp	r2, r3
 8002986:	d90b      	bls.n	80029a0 <RTC_EnterInitMode+0x64>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8002988:	4b0f      	ldr	r3, [pc, #60]	@ (80029c8 <RTC_EnterInitMode+0x8c>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	2240      	movs	r2, #64	@ 0x40
 800298e:	4013      	ands	r3, r2
 8002990:	d111      	bne.n	80029b6 <RTC_EnterInitMode+0x7a>
        {
          status = HAL_TIMEOUT;
 8002992:	183b      	adds	r3, r7, r0
 8002994:	2203      	movs	r2, #3
 8002996:	701a      	strb	r2, [r3, #0]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2225      	movs	r2, #37	@ 0x25
 800299c:	2103      	movs	r1, #3
 800299e:	5499      	strb	r1, [r3, r2]
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80029a0:	4b09      	ldr	r3, [pc, #36]	@ (80029c8 <RTC_EnterInitMode+0x8c>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	2240      	movs	r2, #64	@ 0x40
 80029a6:	4013      	ands	r3, r2
 80029a8:	d106      	bne.n	80029b8 <RTC_EnterInitMode+0x7c>
 80029aa:	230f      	movs	r3, #15
 80029ac:	18fb      	adds	r3, r7, r3
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	2b03      	cmp	r3, #3
 80029b2:	d1db      	bne.n	800296c <RTC_EnterInitMode+0x30>
 80029b4:	e000      	b.n	80029b8 <RTC_EnterInitMode+0x7c>
        }
        else
        {
          break;
 80029b6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return status;
 80029b8:	230f      	movs	r3, #15
 80029ba:	18fb      	adds	r3, r7, r3
 80029bc:	781b      	ldrb	r3, [r3, #0]
}
 80029be:	0018      	movs	r0, r3
 80029c0:	46bd      	mov	sp, r7
 80029c2:	b004      	add	sp, #16
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	46c0      	nop			@ (mov r8, r8)
 80029c8:	40002800 	.word	0x40002800

080029cc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80029cc:	b590      	push	{r4, r7, lr}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029d4:	240f      	movs	r4, #15
 80029d6:	193b      	adds	r3, r7, r4
 80029d8:	2200      	movs	r2, #0
 80029da:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80029dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002a50 <RTC_ExitInitMode+0x84>)
 80029de:	68da      	ldr	r2, [r3, #12]
 80029e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a50 <RTC_ExitInitMode+0x84>)
 80029e2:	2180      	movs	r1, #128	@ 0x80
 80029e4:	438a      	bics	r2, r1
 80029e6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80029e8:	4b19      	ldr	r3, [pc, #100]	@ (8002a50 <RTC_ExitInitMode+0x84>)
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	2220      	movs	r2, #32
 80029ee:	4013      	ands	r3, r2
 80029f0:	d10d      	bne.n	8002a0e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	0018      	movs	r0, r3
 80029f6:	f7ff ff6f 	bl	80028d8 <HAL_RTC_WaitForSynchro>
 80029fa:	1e03      	subs	r3, r0, #0
 80029fc:	d021      	beq.n	8002a42 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2225      	movs	r2, #37	@ 0x25
 8002a02:	2103      	movs	r1, #3
 8002a04:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002a06:	193b      	adds	r3, r7, r4
 8002a08:	2203      	movs	r2, #3
 8002a0a:	701a      	strb	r2, [r3, #0]
 8002a0c:	e019      	b.n	8002a42 <RTC_ExitInitMode+0x76>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002a0e:	4b10      	ldr	r3, [pc, #64]	@ (8002a50 <RTC_ExitInitMode+0x84>)
 8002a10:	699a      	ldr	r2, [r3, #24]
 8002a12:	4b0f      	ldr	r3, [pc, #60]	@ (8002a50 <RTC_ExitInitMode+0x84>)
 8002a14:	2120      	movs	r1, #32
 8002a16:	438a      	bics	r2, r1
 8002a18:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f7ff ff5b 	bl	80028d8 <HAL_RTC_WaitForSynchro>
 8002a22:	1e03      	subs	r3, r0, #0
 8002a24:	d007      	beq.n	8002a36 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2225      	movs	r2, #37	@ 0x25
 8002a2a:	2103      	movs	r1, #3
 8002a2c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002a2e:	230f      	movs	r3, #15
 8002a30:	18fb      	adds	r3, r7, r3
 8002a32:	2203      	movs	r2, #3
 8002a34:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002a36:	4b06      	ldr	r3, [pc, #24]	@ (8002a50 <RTC_ExitInitMode+0x84>)
 8002a38:	699a      	ldr	r2, [r3, #24]
 8002a3a:	4b05      	ldr	r3, [pc, #20]	@ (8002a50 <RTC_ExitInitMode+0x84>)
 8002a3c:	2120      	movs	r1, #32
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	619a      	str	r2, [r3, #24]
  }

  return status;
 8002a42:	230f      	movs	r3, #15
 8002a44:	18fb      	adds	r3, r7, r3
 8002a46:	781b      	ldrb	r3, [r3, #0]
}
 8002a48:	0018      	movs	r0, r3
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	b005      	add	sp, #20
 8002a4e:	bd90      	pop	{r4, r7, pc}
 8002a50:	40002800 	.word	0x40002800

08002a54 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	0002      	movs	r2, r0
 8002a5c:	1dfb      	adds	r3, r7, #7
 8002a5e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8002a60:	2300      	movs	r3, #0
 8002a62:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8002a64:	230b      	movs	r3, #11
 8002a66:	18fb      	adds	r3, r7, r3
 8002a68:	1dfa      	adds	r2, r7, #7
 8002a6a:	7812      	ldrb	r2, [r2, #0]
 8002a6c:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 8002a6e:	e008      	b.n	8002a82 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	3301      	adds	r3, #1
 8002a74:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8002a76:	220b      	movs	r2, #11
 8002a78:	18bb      	adds	r3, r7, r2
 8002a7a:	18ba      	adds	r2, r7, r2
 8002a7c:	7812      	ldrb	r2, [r2, #0]
 8002a7e:	3a0a      	subs	r2, #10
 8002a80:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 8002a82:	210b      	movs	r1, #11
 8002a84:	187b      	adds	r3, r7, r1
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	2b09      	cmp	r3, #9
 8002a8a:	d8f1      	bhi.n	8002a70 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	011b      	lsls	r3, r3, #4
 8002a92:	b2da      	uxtb	r2, r3
 8002a94:	187b      	adds	r3, r7, r1
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	b2db      	uxtb	r3, r3
}
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	b004      	add	sp, #16
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	0002      	movs	r2, r0
 8002aac:	1dfb      	adds	r3, r7, #7
 8002aae:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8002ab0:	1dfb      	adds	r3, r7, #7
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	091b      	lsrs	r3, r3, #4
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	001a      	movs	r2, r3
 8002aba:	0013      	movs	r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	189b      	adds	r3, r3, r2
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	1dfb      	adds	r3, r7, #7
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	210f      	movs	r1, #15
 8002ace:	400b      	ands	r3, r1
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	18d3      	adds	r3, r2, r3
 8002ad4:	b2db      	uxtb	r3, r3
}
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	b004      	add	sp, #16
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e046      	b.n	8002b80 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2288      	movs	r2, #136	@ 0x88
 8002af6:	589b      	ldr	r3, [r3, r2]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d107      	bne.n	8002b0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2284      	movs	r2, #132	@ 0x84
 8002b00:	2100      	movs	r1, #0
 8002b02:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	0018      	movs	r0, r3
 8002b08:	f7fe f912 	bl	8000d30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2288      	movs	r2, #136	@ 0x88
 8002b10:	2124      	movs	r1, #36	@ 0x24
 8002b12:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2101      	movs	r1, #1
 8002b20:	438a      	bics	r2, r1
 8002b22:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d003      	beq.n	8002b34 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	0018      	movs	r0, r3
 8002b30:	f000 fef6 	bl	8003920 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	0018      	movs	r0, r3
 8002b38:	f000 fd74 	bl	8003624 <UART_SetConfig>
 8002b3c:	0003      	movs	r3, r0
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d101      	bne.n	8002b46 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e01c      	b.n	8002b80 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	490d      	ldr	r1, [pc, #52]	@ (8002b88 <HAL_UART_Init+0xa8>)
 8002b52:	400a      	ands	r2, r1
 8002b54:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	212a      	movs	r1, #42	@ 0x2a
 8002b62:	438a      	bics	r2, r1
 8002b64:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2101      	movs	r1, #1
 8002b72:	430a      	orrs	r2, r1
 8002b74:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	0018      	movs	r0, r3
 8002b7a:	f000 ff85 	bl	8003a88 <UART_CheckIdleState>
 8002b7e:	0003      	movs	r3, r0
}
 8002b80:	0018      	movs	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	b002      	add	sp, #8
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	ffffb7ff 	.word	0xffffb7ff

08002b8c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08a      	sub	sp, #40	@ 0x28
 8002b90:	af02      	add	r7, sp, #8
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	603b      	str	r3, [r7, #0]
 8002b98:	1dbb      	adds	r3, r7, #6
 8002b9a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2288      	movs	r2, #136	@ 0x88
 8002ba0:	589b      	ldr	r3, [r3, r2]
 8002ba2:	2b20      	cmp	r3, #32
 8002ba4:	d000      	beq.n	8002ba8 <HAL_UART_Transmit+0x1c>
 8002ba6:	e090      	b.n	8002cca <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d003      	beq.n	8002bb6 <HAL_UART_Transmit+0x2a>
 8002bae:	1dbb      	adds	r3, r7, #6
 8002bb0:	881b      	ldrh	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e088      	b.n	8002ccc <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	689a      	ldr	r2, [r3, #8]
 8002bbe:	2380      	movs	r3, #128	@ 0x80
 8002bc0:	015b      	lsls	r3, r3, #5
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d109      	bne.n	8002bda <HAL_UART_Transmit+0x4e>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d105      	bne.n	8002bda <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d001      	beq.n	8002bda <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e078      	b.n	8002ccc <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2290      	movs	r2, #144	@ 0x90
 8002bde:	2100      	movs	r1, #0
 8002be0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2288      	movs	r2, #136	@ 0x88
 8002be6:	2121      	movs	r1, #33	@ 0x21
 8002be8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bea:	f7fe fa6f 	bl	80010cc <HAL_GetTick>
 8002bee:	0003      	movs	r3, r0
 8002bf0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	1dba      	adds	r2, r7, #6
 8002bf6:	2154      	movs	r1, #84	@ 0x54
 8002bf8:	8812      	ldrh	r2, [r2, #0]
 8002bfa:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	1dba      	adds	r2, r7, #6
 8002c00:	2156      	movs	r1, #86	@ 0x56
 8002c02:	8812      	ldrh	r2, [r2, #0]
 8002c04:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	2380      	movs	r3, #128	@ 0x80
 8002c0c:	015b      	lsls	r3, r3, #5
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d108      	bne.n	8002c24 <HAL_UART_Transmit+0x98>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d104      	bne.n	8002c24 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	61bb      	str	r3, [r7, #24]
 8002c22:	e003      	b.n	8002c2c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c2c:	e030      	b.n	8002c90 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c2e:	697a      	ldr	r2, [r7, #20]
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	0013      	movs	r3, r2
 8002c38:	2200      	movs	r2, #0
 8002c3a:	2180      	movs	r1, #128	@ 0x80
 8002c3c:	f000 ffce 	bl	8003bdc <UART_WaitOnFlagUntilTimeout>
 8002c40:	1e03      	subs	r3, r0, #0
 8002c42:	d005      	beq.n	8002c50 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2288      	movs	r2, #136	@ 0x88
 8002c48:	2120      	movs	r1, #32
 8002c4a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e03d      	b.n	8002ccc <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10b      	bne.n	8002c6e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	001a      	movs	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	05d2      	lsls	r2, r2, #23
 8002c62:	0dd2      	lsrs	r2, r2, #23
 8002c64:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	3302      	adds	r3, #2
 8002c6a:	61bb      	str	r3, [r7, #24]
 8002c6c:	e007      	b.n	8002c7e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	781a      	ldrb	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2256      	movs	r2, #86	@ 0x56
 8002c82:	5a9b      	ldrh	r3, [r3, r2]
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	3b01      	subs	r3, #1
 8002c88:	b299      	uxth	r1, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2256      	movs	r2, #86	@ 0x56
 8002c8e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2256      	movs	r2, #86	@ 0x56
 8002c94:	5a9b      	ldrh	r3, [r3, r2]
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1c8      	bne.n	8002c2e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	9300      	str	r3, [sp, #0]
 8002ca4:	0013      	movs	r3, r2
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	2140      	movs	r1, #64	@ 0x40
 8002caa:	f000 ff97 	bl	8003bdc <UART_WaitOnFlagUntilTimeout>
 8002cae:	1e03      	subs	r3, r0, #0
 8002cb0:	d005      	beq.n	8002cbe <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2288      	movs	r2, #136	@ 0x88
 8002cb6:	2120      	movs	r1, #32
 8002cb8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e006      	b.n	8002ccc <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2288      	movs	r2, #136	@ 0x88
 8002cc2:	2120      	movs	r1, #32
 8002cc4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	e000      	b.n	8002ccc <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002cca:	2302      	movs	r3, #2
  }
}
 8002ccc:	0018      	movs	r0, r3
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	b008      	add	sp, #32
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b08a      	sub	sp, #40	@ 0x28
 8002cd8:	af02      	add	r7, sp, #8
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	603b      	str	r3, [r7, #0]
 8002ce0:	1dbb      	adds	r3, r7, #6
 8002ce2:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	228c      	movs	r2, #140	@ 0x8c
 8002ce8:	589b      	ldr	r3, [r3, r2]
 8002cea:	2b20      	cmp	r3, #32
 8002cec:	d000      	beq.n	8002cf0 <HAL_UART_Receive+0x1c>
 8002cee:	e0d0      	b.n	8002e92 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_UART_Receive+0x2a>
 8002cf6:	1dbb      	adds	r3, r7, #6
 8002cf8:	881b      	ldrh	r3, [r3, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e0c8      	b.n	8002e94 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	689a      	ldr	r2, [r3, #8]
 8002d06:	2380      	movs	r3, #128	@ 0x80
 8002d08:	015b      	lsls	r3, r3, #5
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d109      	bne.n	8002d22 <HAL_UART_Receive+0x4e>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d105      	bne.n	8002d22 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	2201      	movs	r2, #1
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	d001      	beq.n	8002d22 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e0b8      	b.n	8002e94 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2290      	movs	r2, #144	@ 0x90
 8002d26:	2100      	movs	r1, #0
 8002d28:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	228c      	movs	r2, #140	@ 0x8c
 8002d2e:	2122      	movs	r1, #34	@ 0x22
 8002d30:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d38:	f7fe f9c8 	bl	80010cc <HAL_GetTick>
 8002d3c:	0003      	movs	r3, r0
 8002d3e:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	1dba      	adds	r2, r7, #6
 8002d44:	215c      	movs	r1, #92	@ 0x5c
 8002d46:	8812      	ldrh	r2, [r2, #0]
 8002d48:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	1dba      	adds	r2, r7, #6
 8002d4e:	215e      	movs	r1, #94	@ 0x5e
 8002d50:	8812      	ldrh	r2, [r2, #0]
 8002d52:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	2380      	movs	r3, #128	@ 0x80
 8002d5a:	015b      	lsls	r3, r3, #5
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d10d      	bne.n	8002d7c <HAL_UART_Receive+0xa8>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	691b      	ldr	r3, [r3, #16]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d104      	bne.n	8002d72 <HAL_UART_Receive+0x9e>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2260      	movs	r2, #96	@ 0x60
 8002d6c:	494b      	ldr	r1, [pc, #300]	@ (8002e9c <HAL_UART_Receive+0x1c8>)
 8002d6e:	5299      	strh	r1, [r3, r2]
 8002d70:	e02e      	b.n	8002dd0 <HAL_UART_Receive+0xfc>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2260      	movs	r2, #96	@ 0x60
 8002d76:	21ff      	movs	r1, #255	@ 0xff
 8002d78:	5299      	strh	r1, [r3, r2]
 8002d7a:	e029      	b.n	8002dd0 <HAL_UART_Receive+0xfc>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10d      	bne.n	8002da0 <HAL_UART_Receive+0xcc>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	691b      	ldr	r3, [r3, #16]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d104      	bne.n	8002d96 <HAL_UART_Receive+0xc2>
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2260      	movs	r2, #96	@ 0x60
 8002d90:	21ff      	movs	r1, #255	@ 0xff
 8002d92:	5299      	strh	r1, [r3, r2]
 8002d94:	e01c      	b.n	8002dd0 <HAL_UART_Receive+0xfc>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2260      	movs	r2, #96	@ 0x60
 8002d9a:	217f      	movs	r1, #127	@ 0x7f
 8002d9c:	5299      	strh	r1, [r3, r2]
 8002d9e:	e017      	b.n	8002dd0 <HAL_UART_Receive+0xfc>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	689a      	ldr	r2, [r3, #8]
 8002da4:	2380      	movs	r3, #128	@ 0x80
 8002da6:	055b      	lsls	r3, r3, #21
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d10d      	bne.n	8002dc8 <HAL_UART_Receive+0xf4>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d104      	bne.n	8002dbe <HAL_UART_Receive+0xea>
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2260      	movs	r2, #96	@ 0x60
 8002db8:	217f      	movs	r1, #127	@ 0x7f
 8002dba:	5299      	strh	r1, [r3, r2]
 8002dbc:	e008      	b.n	8002dd0 <HAL_UART_Receive+0xfc>
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2260      	movs	r2, #96	@ 0x60
 8002dc2:	213f      	movs	r1, #63	@ 0x3f
 8002dc4:	5299      	strh	r1, [r3, r2]
 8002dc6:	e003      	b.n	8002dd0 <HAL_UART_Receive+0xfc>
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2260      	movs	r2, #96	@ 0x60
 8002dcc:	2100      	movs	r1, #0
 8002dce:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002dd0:	2312      	movs	r3, #18
 8002dd2:	18fb      	adds	r3, r7, r3
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	2160      	movs	r1, #96	@ 0x60
 8002dd8:	5a52      	ldrh	r2, [r2, r1]
 8002dda:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	2380      	movs	r3, #128	@ 0x80
 8002de2:	015b      	lsls	r3, r3, #5
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d108      	bne.n	8002dfa <HAL_UART_Receive+0x126>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d104      	bne.n	8002dfa <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	61bb      	str	r3, [r7, #24]
 8002df8:	e003      	b.n	8002e02 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002e02:	e03a      	b.n	8002e7a <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002e04:	697a      	ldr	r2, [r7, #20]
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	9300      	str	r3, [sp, #0]
 8002e0c:	0013      	movs	r3, r2
 8002e0e:	2200      	movs	r2, #0
 8002e10:	2120      	movs	r1, #32
 8002e12:	f000 fee3 	bl	8003bdc <UART_WaitOnFlagUntilTimeout>
 8002e16:	1e03      	subs	r3, r0, #0
 8002e18:	d005      	beq.n	8002e26 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	228c      	movs	r2, #140	@ 0x8c
 8002e1e:	2120      	movs	r1, #32
 8002e20:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e036      	b.n	8002e94 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10e      	bne.n	8002e4a <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	2212      	movs	r2, #18
 8002e36:	18ba      	adds	r2, r7, r2
 8002e38:	8812      	ldrh	r2, [r2, #0]
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	3302      	adds	r3, #2
 8002e46:	61bb      	str	r3, [r7, #24]
 8002e48:	e00e      	b.n	8002e68 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2212      	movs	r2, #18
 8002e54:	18ba      	adds	r2, r7, r2
 8002e56:	8812      	ldrh	r2, [r2, #0]
 8002e58:	b2d2      	uxtb	r2, r2
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	b2da      	uxtb	r2, r3
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	3301      	adds	r3, #1
 8002e66:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	225e      	movs	r2, #94	@ 0x5e
 8002e6c:	5a9b      	ldrh	r3, [r3, r2]
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	3b01      	subs	r3, #1
 8002e72:	b299      	uxth	r1, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	225e      	movs	r2, #94	@ 0x5e
 8002e78:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	225e      	movs	r2, #94	@ 0x5e
 8002e7e:	5a9b      	ldrh	r3, [r3, r2]
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1be      	bne.n	8002e04 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	228c      	movs	r2, #140	@ 0x8c
 8002e8a:	2120      	movs	r1, #32
 8002e8c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	e000      	b.n	8002e94 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8002e92:	2302      	movs	r3, #2
  }
}
 8002e94:	0018      	movs	r0, r3
 8002e96:	46bd      	mov	sp, r7
 8002e98:	b008      	add	sp, #32
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	000001ff 	.word	0x000001ff

08002ea0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b088      	sub	sp, #32
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	1dbb      	adds	r3, r7, #6
 8002eac:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	228c      	movs	r2, #140	@ 0x8c
 8002eb2:	589b      	ldr	r3, [r3, r2]
 8002eb4:	2b20      	cmp	r3, #32
 8002eb6:	d145      	bne.n	8002f44 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d003      	beq.n	8002ec6 <HAL_UART_Receive_IT+0x26>
 8002ebe:	1dbb      	adds	r3, r7, #6
 8002ec0:	881b      	ldrh	r3, [r3, #0]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e03d      	b.n	8002f46 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	689a      	ldr	r2, [r3, #8]
 8002ece:	2380      	movs	r3, #128	@ 0x80
 8002ed0:	015b      	lsls	r3, r3, #5
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d109      	bne.n	8002eea <HAL_UART_Receive_IT+0x4a>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d105      	bne.n	8002eea <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	d001      	beq.n	8002eea <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e02d      	b.n	8002f46 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2200      	movs	r2, #0
 8002eee:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685a      	ldr	r2, [r3, #4]
 8002ef6:	2380      	movs	r3, #128	@ 0x80
 8002ef8:	041b      	lsls	r3, r3, #16
 8002efa:	4013      	ands	r3, r2
 8002efc:	d019      	beq.n	8002f32 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002efe:	f3ef 8310 	mrs	r3, PRIMASK
 8002f02:	613b      	str	r3, [r7, #16]
  return(result);
 8002f04:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002f06:	61fb      	str	r3, [r7, #28]
 8002f08:	2301      	movs	r3, #1
 8002f0a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	f383 8810 	msr	PRIMASK, r3
}
 8002f12:	46c0      	nop			@ (mov r8, r8)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2180      	movs	r1, #128	@ 0x80
 8002f20:	04c9      	lsls	r1, r1, #19
 8002f22:	430a      	orrs	r2, r1
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	f383 8810 	msr	PRIMASK, r3
}
 8002f30:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002f32:	1dbb      	adds	r3, r7, #6
 8002f34:	881a      	ldrh	r2, [r3, #0]
 8002f36:	68b9      	ldr	r1, [r7, #8]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	0018      	movs	r0, r3
 8002f3c:	f000 febe 	bl	8003cbc <UART_Start_Receive_IT>
 8002f40:	0003      	movs	r3, r0
 8002f42:	e000      	b.n	8002f46 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8002f44:	2302      	movs	r3, #2
  }
}
 8002f46:	0018      	movs	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	b008      	add	sp, #32
 8002f4c:	bd80      	pop	{r7, pc}
	...

08002f50 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002f50:	b5b0      	push	{r4, r5, r7, lr}
 8002f52:	b0aa      	sub	sp, #168	@ 0xa8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	69db      	ldr	r3, [r3, #28]
 8002f5e:	22a4      	movs	r2, #164	@ 0xa4
 8002f60:	18b9      	adds	r1, r7, r2
 8002f62:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	20a0      	movs	r0, #160	@ 0xa0
 8002f6c:	1839      	adds	r1, r7, r0
 8002f6e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	249c      	movs	r4, #156	@ 0x9c
 8002f78:	1939      	adds	r1, r7, r4
 8002f7a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002f7c:	0011      	movs	r1, r2
 8002f7e:	18bb      	adds	r3, r7, r2
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4aa2      	ldr	r2, [pc, #648]	@ (800320c <HAL_UART_IRQHandler+0x2bc>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	2298      	movs	r2, #152	@ 0x98
 8002f88:	18bd      	adds	r5, r7, r2
 8002f8a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8002f8c:	18bb      	adds	r3, r7, r2
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d11a      	bne.n	8002fca <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002f94:	187b      	adds	r3, r7, r1
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	d015      	beq.n	8002fca <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002f9e:	183b      	adds	r3, r7, r0
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	d105      	bne.n	8002fb4 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002fa8:	193b      	adds	r3, r7, r4
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	2380      	movs	r3, #128	@ 0x80
 8002fae:	055b      	lsls	r3, r3, #21
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	d00a      	beq.n	8002fca <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d100      	bne.n	8002fbe <HAL_UART_IRQHandler+0x6e>
 8002fbc:	e2fb      	b.n	80035b6 <HAL_UART_IRQHandler+0x666>
      {
        huart->RxISR(huart);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	0010      	movs	r0, r2
 8002fc6:	4798      	blx	r3
      }
      return;
 8002fc8:	e2f5      	b.n	80035b6 <HAL_UART_IRQHandler+0x666>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002fca:	2398      	movs	r3, #152	@ 0x98
 8002fcc:	18fb      	adds	r3, r7, r3
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d100      	bne.n	8002fd6 <HAL_UART_IRQHandler+0x86>
 8002fd4:	e122      	b.n	800321c <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002fd6:	239c      	movs	r3, #156	@ 0x9c
 8002fd8:	18fb      	adds	r3, r7, r3
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a8c      	ldr	r2, [pc, #560]	@ (8003210 <HAL_UART_IRQHandler+0x2c0>)
 8002fde:	4013      	ands	r3, r2
 8002fe0:	d106      	bne.n	8002ff0 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002fe2:	23a0      	movs	r3, #160	@ 0xa0
 8002fe4:	18fb      	adds	r3, r7, r3
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a8a      	ldr	r2, [pc, #552]	@ (8003214 <HAL_UART_IRQHandler+0x2c4>)
 8002fea:	4013      	ands	r3, r2
 8002fec:	d100      	bne.n	8002ff0 <HAL_UART_IRQHandler+0xa0>
 8002fee:	e115      	b.n	800321c <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002ff0:	23a4      	movs	r3, #164	@ 0xa4
 8002ff2:	18fb      	adds	r3, r7, r3
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	d012      	beq.n	8003022 <HAL_UART_IRQHandler+0xd2>
 8002ffc:	23a0      	movs	r3, #160	@ 0xa0
 8002ffe:	18fb      	adds	r3, r7, r3
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	2380      	movs	r3, #128	@ 0x80
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	4013      	ands	r3, r2
 8003008:	d00b      	beq.n	8003022 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2201      	movs	r2, #1
 8003010:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2290      	movs	r2, #144	@ 0x90
 8003016:	589b      	ldr	r3, [r3, r2]
 8003018:	2201      	movs	r2, #1
 800301a:	431a      	orrs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2190      	movs	r1, #144	@ 0x90
 8003020:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003022:	23a4      	movs	r3, #164	@ 0xa4
 8003024:	18fb      	adds	r3, r7, r3
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2202      	movs	r2, #2
 800302a:	4013      	ands	r3, r2
 800302c:	d011      	beq.n	8003052 <HAL_UART_IRQHandler+0x102>
 800302e:	239c      	movs	r3, #156	@ 0x9c
 8003030:	18fb      	adds	r3, r7, r3
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2201      	movs	r2, #1
 8003036:	4013      	ands	r3, r2
 8003038:	d00b      	beq.n	8003052 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2202      	movs	r2, #2
 8003040:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2290      	movs	r2, #144	@ 0x90
 8003046:	589b      	ldr	r3, [r3, r2]
 8003048:	2204      	movs	r2, #4
 800304a:	431a      	orrs	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2190      	movs	r1, #144	@ 0x90
 8003050:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003052:	23a4      	movs	r3, #164	@ 0xa4
 8003054:	18fb      	adds	r3, r7, r3
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2204      	movs	r2, #4
 800305a:	4013      	ands	r3, r2
 800305c:	d011      	beq.n	8003082 <HAL_UART_IRQHandler+0x132>
 800305e:	239c      	movs	r3, #156	@ 0x9c
 8003060:	18fb      	adds	r3, r7, r3
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2201      	movs	r2, #1
 8003066:	4013      	ands	r3, r2
 8003068:	d00b      	beq.n	8003082 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2204      	movs	r2, #4
 8003070:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2290      	movs	r2, #144	@ 0x90
 8003076:	589b      	ldr	r3, [r3, r2]
 8003078:	2202      	movs	r2, #2
 800307a:	431a      	orrs	r2, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2190      	movs	r1, #144	@ 0x90
 8003080:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003082:	23a4      	movs	r3, #164	@ 0xa4
 8003084:	18fb      	adds	r3, r7, r3
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2208      	movs	r2, #8
 800308a:	4013      	ands	r3, r2
 800308c:	d017      	beq.n	80030be <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800308e:	23a0      	movs	r3, #160	@ 0xa0
 8003090:	18fb      	adds	r3, r7, r3
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2220      	movs	r2, #32
 8003096:	4013      	ands	r3, r2
 8003098:	d105      	bne.n	80030a6 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800309a:	239c      	movs	r3, #156	@ 0x9c
 800309c:	18fb      	adds	r3, r7, r3
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a5b      	ldr	r2, [pc, #364]	@ (8003210 <HAL_UART_IRQHandler+0x2c0>)
 80030a2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80030a4:	d00b      	beq.n	80030be <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2208      	movs	r2, #8
 80030ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2290      	movs	r2, #144	@ 0x90
 80030b2:	589b      	ldr	r3, [r3, r2]
 80030b4:	2208      	movs	r2, #8
 80030b6:	431a      	orrs	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2190      	movs	r1, #144	@ 0x90
 80030bc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80030be:	23a4      	movs	r3, #164	@ 0xa4
 80030c0:	18fb      	adds	r3, r7, r3
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	2380      	movs	r3, #128	@ 0x80
 80030c6:	011b      	lsls	r3, r3, #4
 80030c8:	4013      	ands	r3, r2
 80030ca:	d013      	beq.n	80030f4 <HAL_UART_IRQHandler+0x1a4>
 80030cc:	23a0      	movs	r3, #160	@ 0xa0
 80030ce:	18fb      	adds	r3, r7, r3
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	2380      	movs	r3, #128	@ 0x80
 80030d4:	04db      	lsls	r3, r3, #19
 80030d6:	4013      	ands	r3, r2
 80030d8:	d00c      	beq.n	80030f4 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2280      	movs	r2, #128	@ 0x80
 80030e0:	0112      	lsls	r2, r2, #4
 80030e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2290      	movs	r2, #144	@ 0x90
 80030e8:	589b      	ldr	r3, [r3, r2]
 80030ea:	2220      	movs	r2, #32
 80030ec:	431a      	orrs	r2, r3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2190      	movs	r1, #144	@ 0x90
 80030f2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2290      	movs	r2, #144	@ 0x90
 80030f8:	589b      	ldr	r3, [r3, r2]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d100      	bne.n	8003100 <HAL_UART_IRQHandler+0x1b0>
 80030fe:	e25c      	b.n	80035ba <HAL_UART_IRQHandler+0x66a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003100:	23a4      	movs	r3, #164	@ 0xa4
 8003102:	18fb      	adds	r3, r7, r3
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2220      	movs	r2, #32
 8003108:	4013      	ands	r3, r2
 800310a:	d015      	beq.n	8003138 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800310c:	23a0      	movs	r3, #160	@ 0xa0
 800310e:	18fb      	adds	r3, r7, r3
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2220      	movs	r2, #32
 8003114:	4013      	ands	r3, r2
 8003116:	d106      	bne.n	8003126 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003118:	239c      	movs	r3, #156	@ 0x9c
 800311a:	18fb      	adds	r3, r7, r3
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	2380      	movs	r3, #128	@ 0x80
 8003120:	055b      	lsls	r3, r3, #21
 8003122:	4013      	ands	r3, r2
 8003124:	d008      	beq.n	8003138 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800312a:	2b00      	cmp	r3, #0
 800312c:	d004      	beq.n	8003138 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003132:	687a      	ldr	r2, [r7, #4]
 8003134:	0010      	movs	r0, r2
 8003136:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2290      	movs	r2, #144	@ 0x90
 800313c:	589b      	ldr	r3, [r3, r2]
 800313e:	2194      	movs	r1, #148	@ 0x94
 8003140:	187a      	adds	r2, r7, r1
 8003142:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	2240      	movs	r2, #64	@ 0x40
 800314c:	4013      	ands	r3, r2
 800314e:	2b40      	cmp	r3, #64	@ 0x40
 8003150:	d004      	beq.n	800315c <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003152:	187b      	adds	r3, r7, r1
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2228      	movs	r2, #40	@ 0x28
 8003158:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800315a:	d04c      	beq.n	80031f6 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	0018      	movs	r0, r3
 8003160:	f000 fed0 	bl	8003f04 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	2240      	movs	r2, #64	@ 0x40
 800316c:	4013      	ands	r3, r2
 800316e:	2b40      	cmp	r3, #64	@ 0x40
 8003170:	d13c      	bne.n	80031ec <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003172:	f3ef 8310 	mrs	r3, PRIMASK
 8003176:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8003178:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800317a:	2090      	movs	r0, #144	@ 0x90
 800317c:	183a      	adds	r2, r7, r0
 800317e:	6013      	str	r3, [r2, #0]
 8003180:	2301      	movs	r3, #1
 8003182:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003184:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003186:	f383 8810 	msr	PRIMASK, r3
}
 800318a:	46c0      	nop			@ (mov r8, r8)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	689a      	ldr	r2, [r3, #8]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2140      	movs	r1, #64	@ 0x40
 8003198:	438a      	bics	r2, r1
 800319a:	609a      	str	r2, [r3, #8]
 800319c:	183b      	adds	r3, r7, r0
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031a4:	f383 8810 	msr	PRIMASK, r3
}
 80031a8:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2280      	movs	r2, #128	@ 0x80
 80031ae:	589b      	ldr	r3, [r3, r2]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d016      	beq.n	80031e2 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2280      	movs	r2, #128	@ 0x80
 80031b8:	589b      	ldr	r3, [r3, r2]
 80031ba:	4a17      	ldr	r2, [pc, #92]	@ (8003218 <HAL_UART_IRQHandler+0x2c8>)
 80031bc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2280      	movs	r2, #128	@ 0x80
 80031c2:	589b      	ldr	r3, [r3, r2]
 80031c4:	0018      	movs	r0, r3
 80031c6:	f7fe f905 	bl	80013d4 <HAL_DMA_Abort_IT>
 80031ca:	1e03      	subs	r3, r0, #0
 80031cc:	d01c      	beq.n	8003208 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2280      	movs	r2, #128	@ 0x80
 80031d2:	589b      	ldr	r3, [r3, r2]
 80031d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	2180      	movs	r1, #128	@ 0x80
 80031da:	5852      	ldr	r2, [r2, r1]
 80031dc:	0010      	movs	r0, r2
 80031de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031e0:	e012      	b.n	8003208 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	0018      	movs	r0, r3
 80031e6:	f000 fa09 	bl	80035fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031ea:	e00d      	b.n	8003208 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	0018      	movs	r0, r3
 80031f0:	f000 fa04 	bl	80035fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031f4:	e008      	b.n	8003208 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	0018      	movs	r0, r3
 80031fa:	f000 f9ff 	bl	80035fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2290      	movs	r2, #144	@ 0x90
 8003202:	2100      	movs	r1, #0
 8003204:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003206:	e1d8      	b.n	80035ba <HAL_UART_IRQHandler+0x66a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003208:	46c0      	nop			@ (mov r8, r8)
    return;
 800320a:	e1d6      	b.n	80035ba <HAL_UART_IRQHandler+0x66a>
 800320c:	0000080f 	.word	0x0000080f
 8003210:	10000001 	.word	0x10000001
 8003214:	04000120 	.word	0x04000120
 8003218:	08003fd1 	.word	0x08003fd1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003220:	2b01      	cmp	r3, #1
 8003222:	d000      	beq.n	8003226 <HAL_UART_IRQHandler+0x2d6>
 8003224:	e15d      	b.n	80034e2 <HAL_UART_IRQHandler+0x592>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003226:	23a4      	movs	r3, #164	@ 0xa4
 8003228:	18fb      	adds	r3, r7, r3
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2210      	movs	r2, #16
 800322e:	4013      	ands	r3, r2
 8003230:	d100      	bne.n	8003234 <HAL_UART_IRQHandler+0x2e4>
 8003232:	e156      	b.n	80034e2 <HAL_UART_IRQHandler+0x592>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003234:	23a0      	movs	r3, #160	@ 0xa0
 8003236:	18fb      	adds	r3, r7, r3
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2210      	movs	r2, #16
 800323c:	4013      	ands	r3, r2
 800323e:	d100      	bne.n	8003242 <HAL_UART_IRQHandler+0x2f2>
 8003240:	e14f      	b.n	80034e2 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2210      	movs	r2, #16
 8003248:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	2240      	movs	r2, #64	@ 0x40
 8003252:	4013      	ands	r3, r2
 8003254:	2b40      	cmp	r3, #64	@ 0x40
 8003256:	d000      	beq.n	800325a <HAL_UART_IRQHandler+0x30a>
 8003258:	e0c3      	b.n	80033e2 <HAL_UART_IRQHandler+0x492>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2280      	movs	r2, #128	@ 0x80
 800325e:	589b      	ldr	r3, [r3, r2]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	217e      	movs	r1, #126	@ 0x7e
 8003266:	187b      	adds	r3, r7, r1
 8003268:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800326a:	187b      	adds	r3, r7, r1
 800326c:	881b      	ldrh	r3, [r3, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d100      	bne.n	8003274 <HAL_UART_IRQHandler+0x324>
 8003272:	e097      	b.n	80033a4 <HAL_UART_IRQHandler+0x454>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	225c      	movs	r2, #92	@ 0x5c
 8003278:	5a9b      	ldrh	r3, [r3, r2]
 800327a:	187a      	adds	r2, r7, r1
 800327c:	8812      	ldrh	r2, [r2, #0]
 800327e:	429a      	cmp	r2, r3
 8003280:	d300      	bcc.n	8003284 <HAL_UART_IRQHandler+0x334>
 8003282:	e08f      	b.n	80033a4 <HAL_UART_IRQHandler+0x454>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	187a      	adds	r2, r7, r1
 8003288:	215e      	movs	r1, #94	@ 0x5e
 800328a:	8812      	ldrh	r2, [r2, #0]
 800328c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2280      	movs	r2, #128	@ 0x80
 8003292:	589b      	ldr	r3, [r3, r2]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2220      	movs	r2, #32
 800329a:	4013      	ands	r3, r2
 800329c:	d170      	bne.n	8003380 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800329e:	f3ef 8310 	mrs	r3, PRIMASK
 80032a2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80032a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80032a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032a8:	2301      	movs	r3, #1
 80032aa:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032ae:	f383 8810 	msr	PRIMASK, r3
}
 80032b2:	46c0      	nop			@ (mov r8, r8)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	49c4      	ldr	r1, [pc, #784]	@ (80035d0 <HAL_UART_IRQHandler+0x680>)
 80032c0:	400a      	ands	r2, r1
 80032c2:	601a      	str	r2, [r3, #0]
 80032c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ca:	f383 8810 	msr	PRIMASK, r3
}
 80032ce:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80032d0:	f3ef 8310 	mrs	r3, PRIMASK
 80032d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80032d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032d8:	677b      	str	r3, [r7, #116]	@ 0x74
 80032da:	2301      	movs	r3, #1
 80032dc:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032e0:	f383 8810 	msr	PRIMASK, r3
}
 80032e4:	46c0      	nop			@ (mov r8, r8)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689a      	ldr	r2, [r3, #8]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2101      	movs	r1, #1
 80032f2:	438a      	bics	r2, r1
 80032f4:	609a      	str	r2, [r3, #8]
 80032f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032f8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032fc:	f383 8810 	msr	PRIMASK, r3
}
 8003300:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003302:	f3ef 8310 	mrs	r3, PRIMASK
 8003306:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8003308:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800330a:	673b      	str	r3, [r7, #112]	@ 0x70
 800330c:	2301      	movs	r3, #1
 800330e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003312:	f383 8810 	msr	PRIMASK, r3
}
 8003316:	46c0      	nop			@ (mov r8, r8)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2140      	movs	r1, #64	@ 0x40
 8003324:	438a      	bics	r2, r1
 8003326:	609a      	str	r2, [r3, #8]
 8003328:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800332a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800332c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800332e:	f383 8810 	msr	PRIMASK, r3
}
 8003332:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	228c      	movs	r2, #140	@ 0x8c
 8003338:	2120      	movs	r1, #32
 800333a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003342:	f3ef 8310 	mrs	r3, PRIMASK
 8003346:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8003348:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800334a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800334c:	2301      	movs	r3, #1
 800334e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003350:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003352:	f383 8810 	msr	PRIMASK, r3
}
 8003356:	46c0      	nop			@ (mov r8, r8)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2110      	movs	r1, #16
 8003364:	438a      	bics	r2, r1
 8003366:	601a      	str	r2, [r3, #0]
 8003368:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800336a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800336c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800336e:	f383 8810 	msr	PRIMASK, r3
}
 8003372:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2280      	movs	r2, #128	@ 0x80
 8003378:	589b      	ldr	r3, [r3, r2]
 800337a:	0018      	movs	r0, r3
 800337c:	f7fd ffc8 	bl	8001310 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2202      	movs	r2, #2
 8003384:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	225c      	movs	r2, #92	@ 0x5c
 800338a:	5a9a      	ldrh	r2, [r3, r2]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	215e      	movs	r1, #94	@ 0x5e
 8003390:	5a5b      	ldrh	r3, [r3, r1]
 8003392:	b29b      	uxth	r3, r3
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	b29a      	uxth	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	0011      	movs	r1, r2
 800339c:	0018      	movs	r0, r3
 800339e:	f000 f935 	bl	800360c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80033a2:	e10c      	b.n	80035be <HAL_UART_IRQHandler+0x66e>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	225c      	movs	r2, #92	@ 0x5c
 80033a8:	5a9b      	ldrh	r3, [r3, r2]
 80033aa:	227e      	movs	r2, #126	@ 0x7e
 80033ac:	18ba      	adds	r2, r7, r2
 80033ae:	8812      	ldrh	r2, [r2, #0]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d000      	beq.n	80033b6 <HAL_UART_IRQHandler+0x466>
 80033b4:	e103      	b.n	80035be <HAL_UART_IRQHandler+0x66e>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2280      	movs	r2, #128	@ 0x80
 80033ba:	589b      	ldr	r3, [r3, r2]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2220      	movs	r2, #32
 80033c2:	4013      	ands	r3, r2
 80033c4:	2b20      	cmp	r3, #32
 80033c6:	d000      	beq.n	80033ca <HAL_UART_IRQHandler+0x47a>
 80033c8:	e0f9      	b.n	80035be <HAL_UART_IRQHandler+0x66e>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2202      	movs	r2, #2
 80033ce:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	225c      	movs	r2, #92	@ 0x5c
 80033d4:	5a9a      	ldrh	r2, [r3, r2]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	0011      	movs	r1, r2
 80033da:	0018      	movs	r0, r3
 80033dc:	f000 f916 	bl	800360c <HAL_UARTEx_RxEventCallback>
      return;
 80033e0:	e0ed      	b.n	80035be <HAL_UART_IRQHandler+0x66e>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	225c      	movs	r2, #92	@ 0x5c
 80033e6:	5a99      	ldrh	r1, [r3, r2]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	225e      	movs	r2, #94	@ 0x5e
 80033ec:	5a9b      	ldrh	r3, [r3, r2]
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	208e      	movs	r0, #142	@ 0x8e
 80033f2:	183b      	adds	r3, r7, r0
 80033f4:	1a8a      	subs	r2, r1, r2
 80033f6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	225e      	movs	r2, #94	@ 0x5e
 80033fc:	5a9b      	ldrh	r3, [r3, r2]
 80033fe:	b29b      	uxth	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	d100      	bne.n	8003406 <HAL_UART_IRQHandler+0x4b6>
 8003404:	e0dd      	b.n	80035c2 <HAL_UART_IRQHandler+0x672>
          && (nb_rx_data > 0U))
 8003406:	183b      	adds	r3, r7, r0
 8003408:	881b      	ldrh	r3, [r3, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d100      	bne.n	8003410 <HAL_UART_IRQHandler+0x4c0>
 800340e:	e0d8      	b.n	80035c2 <HAL_UART_IRQHandler+0x672>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003410:	f3ef 8310 	mrs	r3, PRIMASK
 8003414:	60fb      	str	r3, [r7, #12]
  return(result);
 8003416:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003418:	2488      	movs	r4, #136	@ 0x88
 800341a:	193a      	adds	r2, r7, r4
 800341c:	6013      	str	r3, [r2, #0]
 800341e:	2301      	movs	r3, #1
 8003420:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	f383 8810 	msr	PRIMASK, r3
}
 8003428:	46c0      	nop			@ (mov r8, r8)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4967      	ldr	r1, [pc, #412]	@ (80035d4 <HAL_UART_IRQHandler+0x684>)
 8003436:	400a      	ands	r2, r1
 8003438:	601a      	str	r2, [r3, #0]
 800343a:	193b      	adds	r3, r7, r4
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	f383 8810 	msr	PRIMASK, r3
}
 8003446:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003448:	f3ef 8310 	mrs	r3, PRIMASK
 800344c:	61bb      	str	r3, [r7, #24]
  return(result);
 800344e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003450:	2484      	movs	r4, #132	@ 0x84
 8003452:	193a      	adds	r2, r7, r4
 8003454:	6013      	str	r3, [r2, #0]
 8003456:	2301      	movs	r3, #1
 8003458:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	f383 8810 	msr	PRIMASK, r3
}
 8003460:	46c0      	nop			@ (mov r8, r8)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689a      	ldr	r2, [r3, #8]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	495a      	ldr	r1, [pc, #360]	@ (80035d8 <HAL_UART_IRQHandler+0x688>)
 800346e:	400a      	ands	r2, r1
 8003470:	609a      	str	r2, [r3, #8]
 8003472:	193b      	adds	r3, r7, r4
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003478:	6a3b      	ldr	r3, [r7, #32]
 800347a:	f383 8810 	msr	PRIMASK, r3
}
 800347e:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	228c      	movs	r2, #140	@ 0x8c
 8003484:	2120      	movs	r1, #32
 8003486:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003494:	f3ef 8310 	mrs	r3, PRIMASK
 8003498:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800349a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800349c:	2480      	movs	r4, #128	@ 0x80
 800349e:	193a      	adds	r2, r7, r4
 80034a0:	6013      	str	r3, [r2, #0]
 80034a2:	2301      	movs	r3, #1
 80034a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a8:	f383 8810 	msr	PRIMASK, r3
}
 80034ac:	46c0      	nop			@ (mov r8, r8)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2110      	movs	r1, #16
 80034ba:	438a      	bics	r2, r1
 80034bc:	601a      	str	r2, [r3, #0]
 80034be:	193b      	adds	r3, r7, r4
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034c6:	f383 8810 	msr	PRIMASK, r3
}
 80034ca:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2202      	movs	r2, #2
 80034d0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034d2:	183b      	adds	r3, r7, r0
 80034d4:	881a      	ldrh	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	0011      	movs	r1, r2
 80034da:	0018      	movs	r0, r3
 80034dc:	f000 f896 	bl	800360c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80034e0:	e06f      	b.n	80035c2 <HAL_UART_IRQHandler+0x672>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80034e2:	23a4      	movs	r3, #164	@ 0xa4
 80034e4:	18fb      	adds	r3, r7, r3
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	2380      	movs	r3, #128	@ 0x80
 80034ea:	035b      	lsls	r3, r3, #13
 80034ec:	4013      	ands	r3, r2
 80034ee:	d010      	beq.n	8003512 <HAL_UART_IRQHandler+0x5c2>
 80034f0:	239c      	movs	r3, #156	@ 0x9c
 80034f2:	18fb      	adds	r3, r7, r3
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	2380      	movs	r3, #128	@ 0x80
 80034f8:	03db      	lsls	r3, r3, #15
 80034fa:	4013      	ands	r3, r2
 80034fc:	d009      	beq.n	8003512 <HAL_UART_IRQHandler+0x5c2>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2280      	movs	r2, #128	@ 0x80
 8003504:	0352      	lsls	r2, r2, #13
 8003506:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	0018      	movs	r0, r3
 800350c:	f001 fa9c 	bl	8004a48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003510:	e05a      	b.n	80035c8 <HAL_UART_IRQHandler+0x678>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003512:	23a4      	movs	r3, #164	@ 0xa4
 8003514:	18fb      	adds	r3, r7, r3
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2280      	movs	r2, #128	@ 0x80
 800351a:	4013      	ands	r3, r2
 800351c:	d016      	beq.n	800354c <HAL_UART_IRQHandler+0x5fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800351e:	23a0      	movs	r3, #160	@ 0xa0
 8003520:	18fb      	adds	r3, r7, r3
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2280      	movs	r2, #128	@ 0x80
 8003526:	4013      	ands	r3, r2
 8003528:	d106      	bne.n	8003538 <HAL_UART_IRQHandler+0x5e8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800352a:	239c      	movs	r3, #156	@ 0x9c
 800352c:	18fb      	adds	r3, r7, r3
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	2380      	movs	r3, #128	@ 0x80
 8003532:	041b      	lsls	r3, r3, #16
 8003534:	4013      	ands	r3, r2
 8003536:	d009      	beq.n	800354c <HAL_UART_IRQHandler+0x5fc>
  {
    if (huart->TxISR != NULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800353c:	2b00      	cmp	r3, #0
 800353e:	d042      	beq.n	80035c6 <HAL_UART_IRQHandler+0x676>
    {
      huart->TxISR(huart);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	0010      	movs	r0, r2
 8003548:	4798      	blx	r3
    }
    return;
 800354a:	e03c      	b.n	80035c6 <HAL_UART_IRQHandler+0x676>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800354c:	23a4      	movs	r3, #164	@ 0xa4
 800354e:	18fb      	adds	r3, r7, r3
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2240      	movs	r2, #64	@ 0x40
 8003554:	4013      	ands	r3, r2
 8003556:	d00a      	beq.n	800356e <HAL_UART_IRQHandler+0x61e>
 8003558:	23a0      	movs	r3, #160	@ 0xa0
 800355a:	18fb      	adds	r3, r7, r3
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2240      	movs	r2, #64	@ 0x40
 8003560:	4013      	ands	r3, r2
 8003562:	d004      	beq.n	800356e <HAL_UART_IRQHandler+0x61e>
  {
    UART_EndTransmit_IT(huart);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	0018      	movs	r0, r3
 8003568:	f000 fd49 	bl	8003ffe <UART_EndTransmit_IT>
    return;
 800356c:	e02c      	b.n	80035c8 <HAL_UART_IRQHandler+0x678>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800356e:	23a4      	movs	r3, #164	@ 0xa4
 8003570:	18fb      	adds	r3, r7, r3
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	2380      	movs	r3, #128	@ 0x80
 8003576:	041b      	lsls	r3, r3, #16
 8003578:	4013      	ands	r3, r2
 800357a:	d00b      	beq.n	8003594 <HAL_UART_IRQHandler+0x644>
 800357c:	23a0      	movs	r3, #160	@ 0xa0
 800357e:	18fb      	adds	r3, r7, r3
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	2380      	movs	r3, #128	@ 0x80
 8003584:	05db      	lsls	r3, r3, #23
 8003586:	4013      	ands	r3, r2
 8003588:	d004      	beq.n	8003594 <HAL_UART_IRQHandler+0x644>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	0018      	movs	r0, r3
 800358e:	f001 fa6b 	bl	8004a68 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003592:	e019      	b.n	80035c8 <HAL_UART_IRQHandler+0x678>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003594:	23a4      	movs	r3, #164	@ 0xa4
 8003596:	18fb      	adds	r3, r7, r3
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	2380      	movs	r3, #128	@ 0x80
 800359c:	045b      	lsls	r3, r3, #17
 800359e:	4013      	ands	r3, r2
 80035a0:	d012      	beq.n	80035c8 <HAL_UART_IRQHandler+0x678>
 80035a2:	23a0      	movs	r3, #160	@ 0xa0
 80035a4:	18fb      	adds	r3, r7, r3
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	da0d      	bge.n	80035c8 <HAL_UART_IRQHandler+0x678>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	0018      	movs	r0, r3
 80035b0:	f001 fa52 	bl	8004a58 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80035b4:	e008      	b.n	80035c8 <HAL_UART_IRQHandler+0x678>
      return;
 80035b6:	46c0      	nop			@ (mov r8, r8)
 80035b8:	e006      	b.n	80035c8 <HAL_UART_IRQHandler+0x678>
    return;
 80035ba:	46c0      	nop			@ (mov r8, r8)
 80035bc:	e004      	b.n	80035c8 <HAL_UART_IRQHandler+0x678>
      return;
 80035be:	46c0      	nop			@ (mov r8, r8)
 80035c0:	e002      	b.n	80035c8 <HAL_UART_IRQHandler+0x678>
      return;
 80035c2:	46c0      	nop			@ (mov r8, r8)
 80035c4:	e000      	b.n	80035c8 <HAL_UART_IRQHandler+0x678>
    return;
 80035c6:	46c0      	nop			@ (mov r8, r8)
  }
}
 80035c8:	46bd      	mov	sp, r7
 80035ca:	b02a      	add	sp, #168	@ 0xa8
 80035cc:	bdb0      	pop	{r4, r5, r7, pc}
 80035ce:	46c0      	nop			@ (mov r8, r8)
 80035d0:	fffffeff 	.word	0xfffffeff
 80035d4:	fffffedf 	.word	0xfffffedf
 80035d8:	effffffe 	.word	0xeffffffe

080035dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80035e4:	46c0      	nop			@ (mov r8, r8)
 80035e6:	46bd      	mov	sp, r7
 80035e8:	b002      	add	sp, #8
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80035f4:	46c0      	nop			@ (mov r8, r8)
 80035f6:	46bd      	mov	sp, r7
 80035f8:	b002      	add	sp, #8
 80035fa:	bd80      	pop	{r7, pc}

080035fc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003604:	46c0      	nop			@ (mov r8, r8)
 8003606:	46bd      	mov	sp, r7
 8003608:	b002      	add	sp, #8
 800360a:	bd80      	pop	{r7, pc}

0800360c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	000a      	movs	r2, r1
 8003616:	1cbb      	adds	r3, r7, #2
 8003618:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800361a:	46c0      	nop			@ (mov r8, r8)
 800361c:	46bd      	mov	sp, r7
 800361e:	b002      	add	sp, #8
 8003620:	bd80      	pop	{r7, pc}
	...

08003624 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b088      	sub	sp, #32
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800362c:	231e      	movs	r3, #30
 800362e:	18fb      	adds	r3, r7, r3
 8003630:	2200      	movs	r2, #0
 8003632:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	691b      	ldr	r3, [r3, #16]
 800363c:	431a      	orrs	r2, r3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	431a      	orrs	r2, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	69db      	ldr	r3, [r3, #28]
 8003648:	4313      	orrs	r3, r2
 800364a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4aab      	ldr	r2, [pc, #684]	@ (8003900 <UART_SetConfig+0x2dc>)
 8003654:	4013      	ands	r3, r2
 8003656:	0019      	movs	r1, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	697a      	ldr	r2, [r7, #20]
 800365e:	430a      	orrs	r2, r1
 8003660:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	4aa6      	ldr	r2, [pc, #664]	@ (8003904 <UART_SetConfig+0x2e0>)
 800366a:	4013      	ands	r3, r2
 800366c:	0019      	movs	r1, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68da      	ldr	r2, [r3, #12]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	430a      	orrs	r2, r1
 8003678:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a1b      	ldr	r3, [r3, #32]
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	4313      	orrs	r3, r2
 8003688:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	4a9d      	ldr	r2, [pc, #628]	@ (8003908 <UART_SetConfig+0x2e4>)
 8003692:	4013      	ands	r3, r2
 8003694:	0019      	movs	r1, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	430a      	orrs	r2, r1
 800369e:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a6:	220f      	movs	r2, #15
 80036a8:	4393      	bics	r3, r2
 80036aa:	0019      	movs	r1, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a93      	ldr	r2, [pc, #588]	@ (800390c <UART_SetConfig+0x2e8>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d127      	bne.n	8003712 <UART_SetConfig+0xee>
 80036c2:	4b93      	ldr	r3, [pc, #588]	@ (8003910 <UART_SetConfig+0x2ec>)
 80036c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c6:	2203      	movs	r2, #3
 80036c8:	4013      	ands	r3, r2
 80036ca:	2b03      	cmp	r3, #3
 80036cc:	d017      	beq.n	80036fe <UART_SetConfig+0xda>
 80036ce:	d81b      	bhi.n	8003708 <UART_SetConfig+0xe4>
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d00a      	beq.n	80036ea <UART_SetConfig+0xc6>
 80036d4:	d818      	bhi.n	8003708 <UART_SetConfig+0xe4>
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d002      	beq.n	80036e0 <UART_SetConfig+0xbc>
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d00a      	beq.n	80036f4 <UART_SetConfig+0xd0>
 80036de:	e013      	b.n	8003708 <UART_SetConfig+0xe4>
 80036e0:	231f      	movs	r3, #31
 80036e2:	18fb      	adds	r3, r7, r3
 80036e4:	2200      	movs	r2, #0
 80036e6:	701a      	strb	r2, [r3, #0]
 80036e8:	e021      	b.n	800372e <UART_SetConfig+0x10a>
 80036ea:	231f      	movs	r3, #31
 80036ec:	18fb      	adds	r3, r7, r3
 80036ee:	2202      	movs	r2, #2
 80036f0:	701a      	strb	r2, [r3, #0]
 80036f2:	e01c      	b.n	800372e <UART_SetConfig+0x10a>
 80036f4:	231f      	movs	r3, #31
 80036f6:	18fb      	adds	r3, r7, r3
 80036f8:	2204      	movs	r2, #4
 80036fa:	701a      	strb	r2, [r3, #0]
 80036fc:	e017      	b.n	800372e <UART_SetConfig+0x10a>
 80036fe:	231f      	movs	r3, #31
 8003700:	18fb      	adds	r3, r7, r3
 8003702:	2208      	movs	r2, #8
 8003704:	701a      	strb	r2, [r3, #0]
 8003706:	e012      	b.n	800372e <UART_SetConfig+0x10a>
 8003708:	231f      	movs	r3, #31
 800370a:	18fb      	adds	r3, r7, r3
 800370c:	2210      	movs	r2, #16
 800370e:	701a      	strb	r2, [r3, #0]
 8003710:	e00d      	b.n	800372e <UART_SetConfig+0x10a>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a7f      	ldr	r2, [pc, #508]	@ (8003914 <UART_SetConfig+0x2f0>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d104      	bne.n	8003726 <UART_SetConfig+0x102>
 800371c:	231f      	movs	r3, #31
 800371e:	18fb      	adds	r3, r7, r3
 8003720:	2200      	movs	r2, #0
 8003722:	701a      	strb	r2, [r3, #0]
 8003724:	e003      	b.n	800372e <UART_SetConfig+0x10a>
 8003726:	231f      	movs	r3, #31
 8003728:	18fb      	adds	r3, r7, r3
 800372a:	2210      	movs	r2, #16
 800372c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69da      	ldr	r2, [r3, #28]
 8003732:	2380      	movs	r3, #128	@ 0x80
 8003734:	021b      	lsls	r3, r3, #8
 8003736:	429a      	cmp	r2, r3
 8003738:	d000      	beq.n	800373c <UART_SetConfig+0x118>
 800373a:	e06f      	b.n	800381c <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 800373c:	231f      	movs	r3, #31
 800373e:	18fb      	adds	r3, r7, r3
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	2b08      	cmp	r3, #8
 8003744:	d01f      	beq.n	8003786 <UART_SetConfig+0x162>
 8003746:	dc22      	bgt.n	800378e <UART_SetConfig+0x16a>
 8003748:	2b04      	cmp	r3, #4
 800374a:	d017      	beq.n	800377c <UART_SetConfig+0x158>
 800374c:	dc1f      	bgt.n	800378e <UART_SetConfig+0x16a>
 800374e:	2b00      	cmp	r3, #0
 8003750:	d002      	beq.n	8003758 <UART_SetConfig+0x134>
 8003752:	2b02      	cmp	r3, #2
 8003754:	d005      	beq.n	8003762 <UART_SetConfig+0x13e>
 8003756:	e01a      	b.n	800378e <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003758:	f7fe fbca 	bl	8001ef0 <HAL_RCC_GetPCLK1Freq>
 800375c:	0003      	movs	r3, r0
 800375e:	61bb      	str	r3, [r7, #24]
        break;
 8003760:	e01c      	b.n	800379c <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003762:	4b6b      	ldr	r3, [pc, #428]	@ (8003910 <UART_SetConfig+0x2ec>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	095b      	lsrs	r3, r3, #5
 8003768:	2207      	movs	r2, #7
 800376a:	4013      	ands	r3, r2
 800376c:	3301      	adds	r3, #1
 800376e:	0019      	movs	r1, r3
 8003770:	4869      	ldr	r0, [pc, #420]	@ (8003918 <UART_SetConfig+0x2f4>)
 8003772:	f7fc fcdb 	bl	800012c <__udivsi3>
 8003776:	0003      	movs	r3, r0
 8003778:	61bb      	str	r3, [r7, #24]
        break;
 800377a:	e00f      	b.n	800379c <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800377c:	f7fe fb4a 	bl	8001e14 <HAL_RCC_GetSysClockFreq>
 8003780:	0003      	movs	r3, r0
 8003782:	61bb      	str	r3, [r7, #24]
        break;
 8003784:	e00a      	b.n	800379c <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003786:	2380      	movs	r3, #128	@ 0x80
 8003788:	021b      	lsls	r3, r3, #8
 800378a:	61bb      	str	r3, [r7, #24]
        break;
 800378c:	e006      	b.n	800379c <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 800378e:	2300      	movs	r3, #0
 8003790:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003792:	231e      	movs	r3, #30
 8003794:	18fb      	adds	r3, r7, r3
 8003796:	2201      	movs	r2, #1
 8003798:	701a      	strb	r2, [r3, #0]
        break;
 800379a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d100      	bne.n	80037a4 <UART_SetConfig+0x180>
 80037a2:	e097      	b.n	80038d4 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037a8:	4b5c      	ldr	r3, [pc, #368]	@ (800391c <UART_SetConfig+0x2f8>)
 80037aa:	0052      	lsls	r2, r2, #1
 80037ac:	5ad3      	ldrh	r3, [r2, r3]
 80037ae:	0019      	movs	r1, r3
 80037b0:	69b8      	ldr	r0, [r7, #24]
 80037b2:	f7fc fcbb 	bl	800012c <__udivsi3>
 80037b6:	0003      	movs	r3, r0
 80037b8:	005a      	lsls	r2, r3, #1
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	085b      	lsrs	r3, r3, #1
 80037c0:	18d2      	adds	r2, r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	0019      	movs	r1, r3
 80037c8:	0010      	movs	r0, r2
 80037ca:	f7fc fcaf 	bl	800012c <__udivsi3>
 80037ce:	0003      	movs	r3, r0
 80037d0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	2b0f      	cmp	r3, #15
 80037d6:	d91c      	bls.n	8003812 <UART_SetConfig+0x1ee>
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	2380      	movs	r3, #128	@ 0x80
 80037dc:	025b      	lsls	r3, r3, #9
 80037de:	429a      	cmp	r2, r3
 80037e0:	d217      	bcs.n	8003812 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	200e      	movs	r0, #14
 80037e8:	183b      	adds	r3, r7, r0
 80037ea:	210f      	movs	r1, #15
 80037ec:	438a      	bics	r2, r1
 80037ee:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	085b      	lsrs	r3, r3, #1
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	2207      	movs	r2, #7
 80037f8:	4013      	ands	r3, r2
 80037fa:	b299      	uxth	r1, r3
 80037fc:	183b      	adds	r3, r7, r0
 80037fe:	183a      	adds	r2, r7, r0
 8003800:	8812      	ldrh	r2, [r2, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	183a      	adds	r2, r7, r0
 800380c:	8812      	ldrh	r2, [r2, #0]
 800380e:	60da      	str	r2, [r3, #12]
 8003810:	e060      	b.n	80038d4 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003812:	231e      	movs	r3, #30
 8003814:	18fb      	adds	r3, r7, r3
 8003816:	2201      	movs	r2, #1
 8003818:	701a      	strb	r2, [r3, #0]
 800381a:	e05b      	b.n	80038d4 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800381c:	231f      	movs	r3, #31
 800381e:	18fb      	adds	r3, r7, r3
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	2b08      	cmp	r3, #8
 8003824:	d01f      	beq.n	8003866 <UART_SetConfig+0x242>
 8003826:	dc22      	bgt.n	800386e <UART_SetConfig+0x24a>
 8003828:	2b04      	cmp	r3, #4
 800382a:	d017      	beq.n	800385c <UART_SetConfig+0x238>
 800382c:	dc1f      	bgt.n	800386e <UART_SetConfig+0x24a>
 800382e:	2b00      	cmp	r3, #0
 8003830:	d002      	beq.n	8003838 <UART_SetConfig+0x214>
 8003832:	2b02      	cmp	r3, #2
 8003834:	d005      	beq.n	8003842 <UART_SetConfig+0x21e>
 8003836:	e01a      	b.n	800386e <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003838:	f7fe fb5a 	bl	8001ef0 <HAL_RCC_GetPCLK1Freq>
 800383c:	0003      	movs	r3, r0
 800383e:	61bb      	str	r3, [r7, #24]
        break;
 8003840:	e01c      	b.n	800387c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003842:	4b33      	ldr	r3, [pc, #204]	@ (8003910 <UART_SetConfig+0x2ec>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	095b      	lsrs	r3, r3, #5
 8003848:	2207      	movs	r2, #7
 800384a:	4013      	ands	r3, r2
 800384c:	3301      	adds	r3, #1
 800384e:	0019      	movs	r1, r3
 8003850:	4831      	ldr	r0, [pc, #196]	@ (8003918 <UART_SetConfig+0x2f4>)
 8003852:	f7fc fc6b 	bl	800012c <__udivsi3>
 8003856:	0003      	movs	r3, r0
 8003858:	61bb      	str	r3, [r7, #24]
        break;
 800385a:	e00f      	b.n	800387c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800385c:	f7fe fada 	bl	8001e14 <HAL_RCC_GetSysClockFreq>
 8003860:	0003      	movs	r3, r0
 8003862:	61bb      	str	r3, [r7, #24]
        break;
 8003864:	e00a      	b.n	800387c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003866:	2380      	movs	r3, #128	@ 0x80
 8003868:	021b      	lsls	r3, r3, #8
 800386a:	61bb      	str	r3, [r7, #24]
        break;
 800386c:	e006      	b.n	800387c <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 800386e:	2300      	movs	r3, #0
 8003870:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003872:	231e      	movs	r3, #30
 8003874:	18fb      	adds	r3, r7, r3
 8003876:	2201      	movs	r2, #1
 8003878:	701a      	strb	r2, [r3, #0]
        break;
 800387a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d028      	beq.n	80038d4 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003886:	4b25      	ldr	r3, [pc, #148]	@ (800391c <UART_SetConfig+0x2f8>)
 8003888:	0052      	lsls	r2, r2, #1
 800388a:	5ad3      	ldrh	r3, [r2, r3]
 800388c:	0019      	movs	r1, r3
 800388e:	69b8      	ldr	r0, [r7, #24]
 8003890:	f7fc fc4c 	bl	800012c <__udivsi3>
 8003894:	0003      	movs	r3, r0
 8003896:	001a      	movs	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	085b      	lsrs	r3, r3, #1
 800389e:	18d2      	adds	r2, r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	0019      	movs	r1, r3
 80038a6:	0010      	movs	r0, r2
 80038a8:	f7fc fc40 	bl	800012c <__udivsi3>
 80038ac:	0003      	movs	r3, r0
 80038ae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	2b0f      	cmp	r3, #15
 80038b4:	d90a      	bls.n	80038cc <UART_SetConfig+0x2a8>
 80038b6:	693a      	ldr	r2, [r7, #16]
 80038b8:	2380      	movs	r3, #128	@ 0x80
 80038ba:	025b      	lsls	r3, r3, #9
 80038bc:	429a      	cmp	r2, r3
 80038be:	d205      	bcs.n	80038cc <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	60da      	str	r2, [r3, #12]
 80038ca:	e003      	b.n	80038d4 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 80038cc:	231e      	movs	r3, #30
 80038ce:	18fb      	adds	r3, r7, r3
 80038d0:	2201      	movs	r2, #1
 80038d2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	226a      	movs	r2, #106	@ 0x6a
 80038d8:	2101      	movs	r1, #1
 80038da:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2268      	movs	r2, #104	@ 0x68
 80038e0:	2101      	movs	r1, #1
 80038e2:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80038f0:	231e      	movs	r3, #30
 80038f2:	18fb      	adds	r3, r7, r3
 80038f4:	781b      	ldrb	r3, [r3, #0]
}
 80038f6:	0018      	movs	r0, r3
 80038f8:	46bd      	mov	sp, r7
 80038fa:	b008      	add	sp, #32
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	46c0      	nop			@ (mov r8, r8)
 8003900:	cfff69f3 	.word	0xcfff69f3
 8003904:	ffffcfff 	.word	0xffffcfff
 8003908:	11fff4ff 	.word	0x11fff4ff
 800390c:	40013800 	.word	0x40013800
 8003910:	40021000 	.word	0x40021000
 8003914:	40004400 	.word	0x40004400
 8003918:	02dc6c00 	.word	0x02dc6c00
 800391c:	08006b9c 	.word	0x08006b9c

08003920 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800392c:	2208      	movs	r2, #8
 800392e:	4013      	ands	r3, r2
 8003930:	d00b      	beq.n	800394a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	4a4a      	ldr	r2, [pc, #296]	@ (8003a64 <UART_AdvFeatureConfig+0x144>)
 800393a:	4013      	ands	r3, r2
 800393c:	0019      	movs	r1, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	430a      	orrs	r2, r1
 8003948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394e:	2201      	movs	r2, #1
 8003950:	4013      	ands	r3, r2
 8003952:	d00b      	beq.n	800396c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	4a43      	ldr	r2, [pc, #268]	@ (8003a68 <UART_AdvFeatureConfig+0x148>)
 800395c:	4013      	ands	r3, r2
 800395e:	0019      	movs	r1, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	430a      	orrs	r2, r1
 800396a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003970:	2202      	movs	r2, #2
 8003972:	4013      	ands	r3, r2
 8003974:	d00b      	beq.n	800398e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	4a3b      	ldr	r2, [pc, #236]	@ (8003a6c <UART_AdvFeatureConfig+0x14c>)
 800397e:	4013      	ands	r3, r2
 8003980:	0019      	movs	r1, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	430a      	orrs	r2, r1
 800398c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003992:	2204      	movs	r2, #4
 8003994:	4013      	ands	r3, r2
 8003996:	d00b      	beq.n	80039b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	4a34      	ldr	r2, [pc, #208]	@ (8003a70 <UART_AdvFeatureConfig+0x150>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	0019      	movs	r1, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	430a      	orrs	r2, r1
 80039ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b4:	2210      	movs	r2, #16
 80039b6:	4013      	ands	r3, r2
 80039b8:	d00b      	beq.n	80039d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003a74 <UART_AdvFeatureConfig+0x154>)
 80039c2:	4013      	ands	r3, r2
 80039c4:	0019      	movs	r1, r3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d6:	2220      	movs	r2, #32
 80039d8:	4013      	ands	r3, r2
 80039da:	d00b      	beq.n	80039f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	4a25      	ldr	r2, [pc, #148]	@ (8003a78 <UART_AdvFeatureConfig+0x158>)
 80039e4:	4013      	ands	r3, r2
 80039e6:	0019      	movs	r1, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	430a      	orrs	r2, r1
 80039f2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f8:	2240      	movs	r2, #64	@ 0x40
 80039fa:	4013      	ands	r3, r2
 80039fc:	d01d      	beq.n	8003a3a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	4a1d      	ldr	r2, [pc, #116]	@ (8003a7c <UART_AdvFeatureConfig+0x15c>)
 8003a06:	4013      	ands	r3, r2
 8003a08:	0019      	movs	r1, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	430a      	orrs	r2, r1
 8003a14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a1a:	2380      	movs	r3, #128	@ 0x80
 8003a1c:	035b      	lsls	r3, r3, #13
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d10b      	bne.n	8003a3a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	4a15      	ldr	r2, [pc, #84]	@ (8003a80 <UART_AdvFeatureConfig+0x160>)
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	0019      	movs	r1, r3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	430a      	orrs	r2, r1
 8003a38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a3e:	2280      	movs	r2, #128	@ 0x80
 8003a40:	4013      	ands	r3, r2
 8003a42:	d00b      	beq.n	8003a5c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	4a0e      	ldr	r2, [pc, #56]	@ (8003a84 <UART_AdvFeatureConfig+0x164>)
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	0019      	movs	r1, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	605a      	str	r2, [r3, #4]
  }
}
 8003a5c:	46c0      	nop			@ (mov r8, r8)
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	b002      	add	sp, #8
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	ffff7fff 	.word	0xffff7fff
 8003a68:	fffdffff 	.word	0xfffdffff
 8003a6c:	fffeffff 	.word	0xfffeffff
 8003a70:	fffbffff 	.word	0xfffbffff
 8003a74:	ffffefff 	.word	0xffffefff
 8003a78:	ffffdfff 	.word	0xffffdfff
 8003a7c:	ffefffff 	.word	0xffefffff
 8003a80:	ff9fffff 	.word	0xff9fffff
 8003a84:	fff7ffff 	.word	0xfff7ffff

08003a88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b092      	sub	sp, #72	@ 0x48
 8003a8c:	af02      	add	r7, sp, #8
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2290      	movs	r2, #144	@ 0x90
 8003a94:	2100      	movs	r1, #0
 8003a96:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a98:	f7fd fb18 	bl	80010cc <HAL_GetTick>
 8003a9c:	0003      	movs	r3, r0
 8003a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2208      	movs	r2, #8
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	2b08      	cmp	r3, #8
 8003aac:	d12d      	bne.n	8003b0a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ab0:	2280      	movs	r2, #128	@ 0x80
 8003ab2:	0391      	lsls	r1, r2, #14
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	4a47      	ldr	r2, [pc, #284]	@ (8003bd4 <UART_CheckIdleState+0x14c>)
 8003ab8:	9200      	str	r2, [sp, #0]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f000 f88e 	bl	8003bdc <UART_WaitOnFlagUntilTimeout>
 8003ac0:	1e03      	subs	r3, r0, #0
 8003ac2:	d022      	beq.n	8003b0a <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003ac4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003acc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ace:	2301      	movs	r3, #1
 8003ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ad4:	f383 8810 	msr	PRIMASK, r3
}
 8003ad8:	46c0      	nop			@ (mov r8, r8)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2180      	movs	r1, #128	@ 0x80
 8003ae6:	438a      	bics	r2, r1
 8003ae8:	601a      	str	r2, [r3, #0]
 8003aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003af0:	f383 8810 	msr	PRIMASK, r3
}
 8003af4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2288      	movs	r2, #136	@ 0x88
 8003afa:	2120      	movs	r1, #32
 8003afc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2284      	movs	r2, #132	@ 0x84
 8003b02:	2100      	movs	r1, #0
 8003b04:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e060      	b.n	8003bcc <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2204      	movs	r2, #4
 8003b12:	4013      	ands	r3, r2
 8003b14:	2b04      	cmp	r3, #4
 8003b16:	d146      	bne.n	8003ba6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b1a:	2280      	movs	r2, #128	@ 0x80
 8003b1c:	03d1      	lsls	r1, r2, #15
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	4a2c      	ldr	r2, [pc, #176]	@ (8003bd4 <UART_CheckIdleState+0x14c>)
 8003b22:	9200      	str	r2, [sp, #0]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f000 f859 	bl	8003bdc <UART_WaitOnFlagUntilTimeout>
 8003b2a:	1e03      	subs	r3, r0, #0
 8003b2c:	d03b      	beq.n	8003ba6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003b2e:	f3ef 8310 	mrs	r3, PRIMASK
 8003b32:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b34:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b36:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b38:	2301      	movs	r3, #1
 8003b3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	f383 8810 	msr	PRIMASK, r3
}
 8003b42:	46c0      	nop			@ (mov r8, r8)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4922      	ldr	r1, [pc, #136]	@ (8003bd8 <UART_CheckIdleState+0x150>)
 8003b50:	400a      	ands	r2, r1
 8003b52:	601a      	str	r2, [r3, #0]
 8003b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b56:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	f383 8810 	msr	PRIMASK, r3
}
 8003b5e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003b60:	f3ef 8310 	mrs	r3, PRIMASK
 8003b64:	61bb      	str	r3, [r7, #24]
  return(result);
 8003b66:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b68:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	f383 8810 	msr	PRIMASK, r3
}
 8003b74:	46c0      	nop			@ (mov r8, r8)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2101      	movs	r1, #1
 8003b82:	438a      	bics	r2, r1
 8003b84:	609a      	str	r2, [r3, #8]
 8003b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b88:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b8a:	6a3b      	ldr	r3, [r7, #32]
 8003b8c:	f383 8810 	msr	PRIMASK, r3
}
 8003b90:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	228c      	movs	r2, #140	@ 0x8c
 8003b96:	2120      	movs	r1, #32
 8003b98:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2284      	movs	r2, #132	@ 0x84
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e012      	b.n	8003bcc <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2288      	movs	r2, #136	@ 0x88
 8003baa:	2120      	movs	r1, #32
 8003bac:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	228c      	movs	r2, #140	@ 0x8c
 8003bb2:	2120      	movs	r1, #32
 8003bb4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2284      	movs	r2, #132	@ 0x84
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	0018      	movs	r0, r3
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	b010      	add	sp, #64	@ 0x40
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	01ffffff 	.word	0x01ffffff
 8003bd8:	fffffedf 	.word	0xfffffedf

08003bdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	603b      	str	r3, [r7, #0]
 8003be8:	1dfb      	adds	r3, r7, #7
 8003bea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bec:	e051      	b.n	8003c92 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	d04e      	beq.n	8003c92 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bf4:	f7fd fa6a 	bl	80010cc <HAL_GetTick>
 8003bf8:	0002      	movs	r2, r0
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d302      	bcc.n	8003c0a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003c04:	69bb      	ldr	r3, [r7, #24]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e051      	b.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2204      	movs	r2, #4
 8003c16:	4013      	ands	r3, r2
 8003c18:	d03b      	beq.n	8003c92 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	2b80      	cmp	r3, #128	@ 0x80
 8003c1e:	d038      	beq.n	8003c92 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	2b40      	cmp	r3, #64	@ 0x40
 8003c24:	d035      	beq.n	8003c92 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	69db      	ldr	r3, [r3, #28]
 8003c2c:	2208      	movs	r2, #8
 8003c2e:	4013      	ands	r3, r2
 8003c30:	2b08      	cmp	r3, #8
 8003c32:	d111      	bne.n	8003c58 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2208      	movs	r2, #8
 8003c3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	0018      	movs	r0, r3
 8003c40:	f000 f960 	bl	8003f04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2290      	movs	r2, #144	@ 0x90
 8003c48:	2108      	movs	r1, #8
 8003c4a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2284      	movs	r2, #132	@ 0x84
 8003c50:	2100      	movs	r1, #0
 8003c52:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e02c      	b.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	69da      	ldr	r2, [r3, #28]
 8003c5e:	2380      	movs	r3, #128	@ 0x80
 8003c60:	011b      	lsls	r3, r3, #4
 8003c62:	401a      	ands	r2, r3
 8003c64:	2380      	movs	r3, #128	@ 0x80
 8003c66:	011b      	lsls	r3, r3, #4
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d112      	bne.n	8003c92 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2280      	movs	r2, #128	@ 0x80
 8003c72:	0112      	lsls	r2, r2, #4
 8003c74:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	0018      	movs	r0, r3
 8003c7a:	f000 f943 	bl	8003f04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2290      	movs	r2, #144	@ 0x90
 8003c82:	2120      	movs	r1, #32
 8003c84:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2284      	movs	r2, #132	@ 0x84
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e00f      	b.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	69db      	ldr	r3, [r3, #28]
 8003c98:	68ba      	ldr	r2, [r7, #8]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	425a      	negs	r2, r3
 8003ca2:	4153      	adcs	r3, r2
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	001a      	movs	r2, r3
 8003ca8:	1dfb      	adds	r3, r7, #7
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d09e      	beq.n	8003bee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	0018      	movs	r0, r3
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	b004      	add	sp, #16
 8003cb8:	bd80      	pop	{r7, pc}
	...

08003cbc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b098      	sub	sp, #96	@ 0x60
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	1dbb      	adds	r3, r7, #6
 8003cc8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	68ba      	ldr	r2, [r7, #8]
 8003cce:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	1dba      	adds	r2, r7, #6
 8003cd4:	215c      	movs	r1, #92	@ 0x5c
 8003cd6:	8812      	ldrh	r2, [r2, #0]
 8003cd8:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	1dba      	adds	r2, r7, #6
 8003cde:	215e      	movs	r1, #94	@ 0x5e
 8003ce0:	8812      	ldrh	r2, [r2, #0]
 8003ce2:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	689a      	ldr	r2, [r3, #8]
 8003cee:	2380      	movs	r3, #128	@ 0x80
 8003cf0:	015b      	lsls	r3, r3, #5
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d10d      	bne.n	8003d12 <UART_Start_Receive_IT+0x56>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d104      	bne.n	8003d08 <UART_Start_Receive_IT+0x4c>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2260      	movs	r2, #96	@ 0x60
 8003d02:	497b      	ldr	r1, [pc, #492]	@ (8003ef0 <UART_Start_Receive_IT+0x234>)
 8003d04:	5299      	strh	r1, [r3, r2]
 8003d06:	e02e      	b.n	8003d66 <UART_Start_Receive_IT+0xaa>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2260      	movs	r2, #96	@ 0x60
 8003d0c:	21ff      	movs	r1, #255	@ 0xff
 8003d0e:	5299      	strh	r1, [r3, r2]
 8003d10:	e029      	b.n	8003d66 <UART_Start_Receive_IT+0xaa>
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10d      	bne.n	8003d36 <UART_Start_Receive_IT+0x7a>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d104      	bne.n	8003d2c <UART_Start_Receive_IT+0x70>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2260      	movs	r2, #96	@ 0x60
 8003d26:	21ff      	movs	r1, #255	@ 0xff
 8003d28:	5299      	strh	r1, [r3, r2]
 8003d2a:	e01c      	b.n	8003d66 <UART_Start_Receive_IT+0xaa>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2260      	movs	r2, #96	@ 0x60
 8003d30:	217f      	movs	r1, #127	@ 0x7f
 8003d32:	5299      	strh	r1, [r3, r2]
 8003d34:	e017      	b.n	8003d66 <UART_Start_Receive_IT+0xaa>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	689a      	ldr	r2, [r3, #8]
 8003d3a:	2380      	movs	r3, #128	@ 0x80
 8003d3c:	055b      	lsls	r3, r3, #21
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d10d      	bne.n	8003d5e <UART_Start_Receive_IT+0xa2>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d104      	bne.n	8003d54 <UART_Start_Receive_IT+0x98>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2260      	movs	r2, #96	@ 0x60
 8003d4e:	217f      	movs	r1, #127	@ 0x7f
 8003d50:	5299      	strh	r1, [r3, r2]
 8003d52:	e008      	b.n	8003d66 <UART_Start_Receive_IT+0xaa>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2260      	movs	r2, #96	@ 0x60
 8003d58:	213f      	movs	r1, #63	@ 0x3f
 8003d5a:	5299      	strh	r1, [r3, r2]
 8003d5c:	e003      	b.n	8003d66 <UART_Start_Receive_IT+0xaa>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2260      	movs	r2, #96	@ 0x60
 8003d62:	2100      	movs	r1, #0
 8003d64:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2290      	movs	r2, #144	@ 0x90
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	228c      	movs	r2, #140	@ 0x8c
 8003d72:	2122      	movs	r1, #34	@ 0x22
 8003d74:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003d76:	f3ef 8310 	mrs	r3, PRIMASK
 8003d7a:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 8003d7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d80:	2301      	movs	r3, #1
 8003d82:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d86:	f383 8810 	msr	PRIMASK, r3
}
 8003d8a:	46c0      	nop			@ (mov r8, r8)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2101      	movs	r1, #1
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	609a      	str	r2, [r3, #8]
 8003d9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003da0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003da2:	f383 8810 	msr	PRIMASK, r3
}
 8003da6:	46c0      	nop			@ (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003dac:	2380      	movs	r3, #128	@ 0x80
 8003dae:	059b      	lsls	r3, r3, #22
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d150      	bne.n	8003e56 <UART_Start_Receive_IT+0x19a>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2268      	movs	r2, #104	@ 0x68
 8003db8:	5a9b      	ldrh	r3, [r3, r2]
 8003dba:	1dba      	adds	r2, r7, #6
 8003dbc:	8812      	ldrh	r2, [r2, #0]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d349      	bcc.n	8003e56 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	689a      	ldr	r2, [r3, #8]
 8003dc6:	2380      	movs	r3, #128	@ 0x80
 8003dc8:	015b      	lsls	r3, r3, #5
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d107      	bne.n	8003dde <UART_Start_Receive_IT+0x122>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d103      	bne.n	8003dde <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	4a46      	ldr	r2, [pc, #280]	@ (8003ef4 <UART_Start_Receive_IT+0x238>)
 8003dda:	675a      	str	r2, [r3, #116]	@ 0x74
 8003ddc:	e002      	b.n	8003de4 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	4a45      	ldr	r2, [pc, #276]	@ (8003ef8 <UART_Start_Receive_IT+0x23c>)
 8003de2:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d019      	beq.n	8003e20 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003dec:	f3ef 8310 	mrs	r3, PRIMASK
 8003df0:	637b      	str	r3, [r7, #52]	@ 0x34
  return(result);
 8003df2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003df4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003df6:	2301      	movs	r3, #1
 8003df8:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dfc:	f383 8810 	msr	PRIMASK, r3
}
 8003e00:	46c0      	nop			@ (mov r8, r8)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2180      	movs	r1, #128	@ 0x80
 8003e0e:	0049      	lsls	r1, r1, #1
 8003e10:	430a      	orrs	r2, r1
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e1a:	f383 8810 	msr	PRIMASK, r3
}
 8003e1e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003e20:	f3ef 8310 	mrs	r3, PRIMASK
 8003e24:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8003e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003e28:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e30:	f383 8810 	msr	PRIMASK, r3
}
 8003e34:	46c0      	nop			@ (mov r8, r8)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	689a      	ldr	r2, [r3, #8]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2180      	movs	r1, #128	@ 0x80
 8003e42:	0549      	lsls	r1, r1, #21
 8003e44:	430a      	orrs	r2, r1
 8003e46:	609a      	str	r2, [r3, #8]
 8003e48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e4a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e4e:	f383 8810 	msr	PRIMASK, r3
}
 8003e52:	46c0      	nop			@ (mov r8, r8)
 8003e54:	e047      	b.n	8003ee6 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	689a      	ldr	r2, [r3, #8]
 8003e5a:	2380      	movs	r3, #128	@ 0x80
 8003e5c:	015b      	lsls	r3, r3, #5
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d107      	bne.n	8003e72 <UART_Start_Receive_IT+0x1b6>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d103      	bne.n	8003e72 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	4a23      	ldr	r2, [pc, #140]	@ (8003efc <UART_Start_Receive_IT+0x240>)
 8003e6e:	675a      	str	r2, [r3, #116]	@ 0x74
 8003e70:	e002      	b.n	8003e78 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4a22      	ldr	r2, [pc, #136]	@ (8003f00 <UART_Start_Receive_IT+0x244>)
 8003e76:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	691b      	ldr	r3, [r3, #16]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d019      	beq.n	8003eb4 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003e80:	f3ef 8310 	mrs	r3, PRIMASK
 8003e84:	61fb      	str	r3, [r7, #28]
  return(result);
 8003e86:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8003e88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e8e:	6a3b      	ldr	r3, [r7, #32]
 8003e90:	f383 8810 	msr	PRIMASK, r3
}
 8003e94:	46c0      	nop			@ (mov r8, r8)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2190      	movs	r1, #144	@ 0x90
 8003ea2:	0049      	lsls	r1, r1, #1
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	601a      	str	r2, [r3, #0]
 8003ea8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eaa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eae:	f383 8810 	msr	PRIMASK, r3
}
 8003eb2:	e018      	b.n	8003ee6 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003eb4:	f3ef 8310 	mrs	r3, PRIMASK
 8003eb8:	613b      	str	r3, [r7, #16]
  return(result);
 8003eba:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003ebc:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f383 8810 	msr	PRIMASK, r3
}
 8003ec8:	46c0      	nop			@ (mov r8, r8)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2120      	movs	r1, #32
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003edc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	f383 8810 	msr	PRIMASK, r3
}
 8003ee4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return HAL_OK;
 8003ee6:	2300      	movs	r3, #0
}
 8003ee8:	0018      	movs	r0, r3
 8003eea:	46bd      	mov	sp, r7
 8003eec:	b018      	add	sp, #96	@ 0x60
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	000001ff 	.word	0x000001ff
 8003ef4:	080046fd 	.word	0x080046fd
 8003ef8:	080043c9 	.word	0x080043c9
 8003efc:	08004211 	.word	0x08004211
 8003f00:	08004059 	.word	0x08004059

08003f04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b08e      	sub	sp, #56	@ 0x38
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003f0c:	f3ef 8310 	mrs	r3, PRIMASK
 8003f10:	617b      	str	r3, [r7, #20]
  return(result);
 8003f12:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f14:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f16:	2301      	movs	r3, #1
 8003f18:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	f383 8810 	msr	PRIMASK, r3
}
 8003f20:	46c0      	nop			@ (mov r8, r8)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4926      	ldr	r1, [pc, #152]	@ (8003fc8 <UART_EndRxTransfer+0xc4>)
 8003f2e:	400a      	ands	r2, r1
 8003f30:	601a      	str	r2, [r3, #0]
 8003f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f34:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	f383 8810 	msr	PRIMASK, r3
}
 8003f3c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003f3e:	f3ef 8310 	mrs	r3, PRIMASK
 8003f42:	623b      	str	r3, [r7, #32]
  return(result);
 8003f44:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003f46:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f48:	2301      	movs	r3, #1
 8003f4a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4e:	f383 8810 	msr	PRIMASK, r3
}
 8003f52:	46c0      	nop			@ (mov r8, r8)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	689a      	ldr	r2, [r3, #8]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	491b      	ldr	r1, [pc, #108]	@ (8003fcc <UART_EndRxTransfer+0xc8>)
 8003f60:	400a      	ands	r2, r1
 8003f62:	609a      	str	r2, [r3, #8]
 8003f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f66:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f6a:	f383 8810 	msr	PRIMASK, r3
}
 8003f6e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d118      	bne.n	8003faa <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003f78:	f3ef 8310 	mrs	r3, PRIMASK
 8003f7c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003f7e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f82:	2301      	movs	r3, #1
 8003f84:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f383 8810 	msr	PRIMASK, r3
}
 8003f8c:	46c0      	nop			@ (mov r8, r8)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2110      	movs	r1, #16
 8003f9a:	438a      	bics	r2, r1
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fa0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	f383 8810 	msr	PRIMASK, r3
}
 8003fa8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	228c      	movs	r2, #140	@ 0x8c
 8003fae:	2120      	movs	r1, #32
 8003fb0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003fbe:	46c0      	nop			@ (mov r8, r8)
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	b00e      	add	sp, #56	@ 0x38
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	46c0      	nop			@ (mov r8, r8)
 8003fc8:	fffffedf 	.word	0xfffffedf
 8003fcc:	effffffe 	.word	0xeffffffe

08003fd0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fdc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	225e      	movs	r2, #94	@ 0x5e
 8003fe2:	2100      	movs	r1, #0
 8003fe4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2256      	movs	r2, #86	@ 0x56
 8003fea:	2100      	movs	r1, #0
 8003fec:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	0018      	movs	r0, r3
 8003ff2:	f7ff fb03 	bl	80035fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ff6:	46c0      	nop			@ (mov r8, r8)
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	b004      	add	sp, #16
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b086      	sub	sp, #24
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004006:	f3ef 8310 	mrs	r3, PRIMASK
 800400a:	60bb      	str	r3, [r7, #8]
  return(result);
 800400c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800400e:	617b      	str	r3, [r7, #20]
 8004010:	2301      	movs	r3, #1
 8004012:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f383 8810 	msr	PRIMASK, r3
}
 800401a:	46c0      	nop			@ (mov r8, r8)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2140      	movs	r1, #64	@ 0x40
 8004028:	438a      	bics	r2, r1
 800402a:	601a      	str	r2, [r3, #0]
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	f383 8810 	msr	PRIMASK, r3
}
 8004036:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2288      	movs	r2, #136	@ 0x88
 800403c:	2120      	movs	r1, #32
 800403e:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	0018      	movs	r0, r3
 800404a:	f7ff fac7 	bl	80035dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800404e:	46c0      	nop			@ (mov r8, r8)
 8004050:	46bd      	mov	sp, r7
 8004052:	b006      	add	sp, #24
 8004054:	bd80      	pop	{r7, pc}
	...

08004058 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b094      	sub	sp, #80	@ 0x50
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004060:	204e      	movs	r0, #78	@ 0x4e
 8004062:	183b      	adds	r3, r7, r0
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	2160      	movs	r1, #96	@ 0x60
 8004068:	5a52      	ldrh	r2, [r2, r1]
 800406a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	228c      	movs	r2, #140	@ 0x8c
 8004070:	589b      	ldr	r3, [r3, r2]
 8004072:	2b22      	cmp	r3, #34	@ 0x22
 8004074:	d000      	beq.n	8004078 <UART_RxISR_8BIT+0x20>
 8004076:	e0ba      	b.n	80041ee <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800407e:	214c      	movs	r1, #76	@ 0x4c
 8004080:	187b      	adds	r3, r7, r1
 8004082:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004084:	187b      	adds	r3, r7, r1
 8004086:	881b      	ldrh	r3, [r3, #0]
 8004088:	b2da      	uxtb	r2, r3
 800408a:	183b      	adds	r3, r7, r0
 800408c:	881b      	ldrh	r3, [r3, #0]
 800408e:	b2d9      	uxtb	r1, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004094:	400a      	ands	r2, r1
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800409e:	1c5a      	adds	r2, r3, #1
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	225e      	movs	r2, #94	@ 0x5e
 80040a8:	5a9b      	ldrh	r3, [r3, r2]
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	3b01      	subs	r3, #1
 80040ae:	b299      	uxth	r1, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	225e      	movs	r2, #94	@ 0x5e
 80040b4:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	225e      	movs	r2, #94	@ 0x5e
 80040ba:	5a9b      	ldrh	r3, [r3, r2]
 80040bc:	b29b      	uxth	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d000      	beq.n	80040c4 <UART_RxISR_8BIT+0x6c>
 80040c2:	e09c      	b.n	80041fe <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80040c4:	f3ef 8310 	mrs	r3, PRIMASK
 80040c8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80040ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80040cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040ce:	2301      	movs	r3, #1
 80040d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d4:	f383 8810 	msr	PRIMASK, r3
}
 80040d8:	46c0      	nop			@ (mov r8, r8)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4948      	ldr	r1, [pc, #288]	@ (8004208 <UART_RxISR_8BIT+0x1b0>)
 80040e6:	400a      	ands	r2, r1
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040f0:	f383 8810 	msr	PRIMASK, r3
}
 80040f4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80040f6:	f3ef 8310 	mrs	r3, PRIMASK
 80040fa:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80040fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8004100:	2301      	movs	r3, #1
 8004102:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004106:	f383 8810 	msr	PRIMASK, r3
}
 800410a:	46c0      	nop			@ (mov r8, r8)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689a      	ldr	r2, [r3, #8]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2101      	movs	r1, #1
 8004118:	438a      	bics	r2, r1
 800411a:	609a      	str	r2, [r3, #8]
 800411c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800411e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004122:	f383 8810 	msr	PRIMASK, r3
}
 8004126:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	228c      	movs	r2, #140	@ 0x8c
 800412c:	2120      	movs	r1, #32
 800412e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685a      	ldr	r2, [r3, #4]
 8004142:	2380      	movs	r3, #128	@ 0x80
 8004144:	041b      	lsls	r3, r3, #16
 8004146:	4013      	ands	r3, r2
 8004148:	d018      	beq.n	800417c <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800414a:	f3ef 8310 	mrs	r3, PRIMASK
 800414e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004150:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004152:	643b      	str	r3, [r7, #64]	@ 0x40
 8004154:	2301      	movs	r3, #1
 8004156:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	f383 8810 	msr	PRIMASK, r3
}
 800415e:	46c0      	nop			@ (mov r8, r8)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4928      	ldr	r1, [pc, #160]	@ (800420c <UART_RxISR_8BIT+0x1b4>)
 800416c:	400a      	ands	r2, r1
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004172:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004174:	6a3b      	ldr	r3, [r7, #32]
 8004176:	f383 8810 	msr	PRIMASK, r3
}
 800417a:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004180:	2b01      	cmp	r3, #1
 8004182:	d12f      	bne.n	80041e4 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800418a:	f3ef 8310 	mrs	r3, PRIMASK
 800418e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004190:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004192:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004194:	2301      	movs	r3, #1
 8004196:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	f383 8810 	msr	PRIMASK, r3
}
 800419e:	46c0      	nop			@ (mov r8, r8)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2110      	movs	r1, #16
 80041ac:	438a      	bics	r2, r1
 80041ae:	601a      	str	r2, [r3, #0]
 80041b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f383 8810 	msr	PRIMASK, r3
}
 80041ba:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	69db      	ldr	r3, [r3, #28]
 80041c2:	2210      	movs	r2, #16
 80041c4:	4013      	ands	r3, r2
 80041c6:	2b10      	cmp	r3, #16
 80041c8:	d103      	bne.n	80041d2 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2210      	movs	r2, #16
 80041d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	225c      	movs	r2, #92	@ 0x5c
 80041d6:	5a9a      	ldrh	r2, [r3, r2]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	0011      	movs	r1, r2
 80041dc:	0018      	movs	r0, r3
 80041de:	f7ff fa15 	bl	800360c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80041e2:	e00c      	b.n	80041fe <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	0018      	movs	r0, r3
 80041e8:	f7ff fa00 	bl	80035ec <HAL_UART_RxCpltCallback>
}
 80041ec:	e007      	b.n	80041fe <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	699a      	ldr	r2, [r3, #24]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2108      	movs	r1, #8
 80041fa:	430a      	orrs	r2, r1
 80041fc:	619a      	str	r2, [r3, #24]
}
 80041fe:	46c0      	nop			@ (mov r8, r8)
 8004200:	46bd      	mov	sp, r7
 8004202:	b014      	add	sp, #80	@ 0x50
 8004204:	bd80      	pop	{r7, pc}
 8004206:	46c0      	nop			@ (mov r8, r8)
 8004208:	fffffedf 	.word	0xfffffedf
 800420c:	fbffffff 	.word	0xfbffffff

08004210 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b094      	sub	sp, #80	@ 0x50
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004218:	204e      	movs	r0, #78	@ 0x4e
 800421a:	183b      	adds	r3, r7, r0
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	2160      	movs	r1, #96	@ 0x60
 8004220:	5a52      	ldrh	r2, [r2, r1]
 8004222:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	228c      	movs	r2, #140	@ 0x8c
 8004228:	589b      	ldr	r3, [r3, r2]
 800422a:	2b22      	cmp	r3, #34	@ 0x22
 800422c:	d000      	beq.n	8004230 <UART_RxISR_16BIT+0x20>
 800422e:	e0ba      	b.n	80043a6 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004236:	214c      	movs	r1, #76	@ 0x4c
 8004238:	187b      	adds	r3, r7, r1
 800423a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004240:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8004242:	187b      	adds	r3, r7, r1
 8004244:	183a      	adds	r2, r7, r0
 8004246:	881b      	ldrh	r3, [r3, #0]
 8004248:	8812      	ldrh	r2, [r2, #0]
 800424a:	4013      	ands	r3, r2
 800424c:	b29a      	uxth	r2, r3
 800424e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004250:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004256:	1c9a      	adds	r2, r3, #2
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	225e      	movs	r2, #94	@ 0x5e
 8004260:	5a9b      	ldrh	r3, [r3, r2]
 8004262:	b29b      	uxth	r3, r3
 8004264:	3b01      	subs	r3, #1
 8004266:	b299      	uxth	r1, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	225e      	movs	r2, #94	@ 0x5e
 800426c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	225e      	movs	r2, #94	@ 0x5e
 8004272:	5a9b      	ldrh	r3, [r3, r2]
 8004274:	b29b      	uxth	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d000      	beq.n	800427c <UART_RxISR_16BIT+0x6c>
 800427a:	e09c      	b.n	80043b6 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800427c:	f3ef 8310 	mrs	r3, PRIMASK
 8004280:	623b      	str	r3, [r7, #32]
  return(result);
 8004282:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004284:	647b      	str	r3, [r7, #68]	@ 0x44
 8004286:	2301      	movs	r3, #1
 8004288:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800428a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428c:	f383 8810 	msr	PRIMASK, r3
}
 8004290:	46c0      	nop			@ (mov r8, r8)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4948      	ldr	r1, [pc, #288]	@ (80043c0 <UART_RxISR_16BIT+0x1b0>)
 800429e:	400a      	ands	r2, r1
 80042a0:	601a      	str	r2, [r3, #0]
 80042a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a8:	f383 8810 	msr	PRIMASK, r3
}
 80042ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80042ae:	f3ef 8310 	mrs	r3, PRIMASK
 80042b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80042b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80042b8:	2301      	movs	r3, #1
 80042ba:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042be:	f383 8810 	msr	PRIMASK, r3
}
 80042c2:	46c0      	nop			@ (mov r8, r8)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	689a      	ldr	r2, [r3, #8]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2101      	movs	r1, #1
 80042d0:	438a      	bics	r2, r1
 80042d2:	609a      	str	r2, [r3, #8]
 80042d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042d6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042da:	f383 8810 	msr	PRIMASK, r3
}
 80042de:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	228c      	movs	r2, #140	@ 0x8c
 80042e4:	2120      	movs	r1, #32
 80042e6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	685a      	ldr	r2, [r3, #4]
 80042fa:	2380      	movs	r3, #128	@ 0x80
 80042fc:	041b      	lsls	r3, r3, #16
 80042fe:	4013      	ands	r3, r2
 8004300:	d018      	beq.n	8004334 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004302:	f3ef 8310 	mrs	r3, PRIMASK
 8004306:	617b      	str	r3, [r7, #20]
  return(result);
 8004308:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800430a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800430c:	2301      	movs	r3, #1
 800430e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	f383 8810 	msr	PRIMASK, r3
}
 8004316:	46c0      	nop			@ (mov r8, r8)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4928      	ldr	r1, [pc, #160]	@ (80043c4 <UART_RxISR_16BIT+0x1b4>)
 8004324:	400a      	ands	r2, r1
 8004326:	601a      	str	r2, [r3, #0]
 8004328:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800432a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	f383 8810 	msr	PRIMASK, r3
}
 8004332:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004338:	2b01      	cmp	r3, #1
 800433a:	d12f      	bne.n	800439c <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004342:	f3ef 8310 	mrs	r3, PRIMASK
 8004346:	60bb      	str	r3, [r7, #8]
  return(result);
 8004348:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800434a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800434c:	2301      	movs	r3, #1
 800434e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f383 8810 	msr	PRIMASK, r3
}
 8004356:	46c0      	nop			@ (mov r8, r8)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2110      	movs	r1, #16
 8004364:	438a      	bics	r2, r1
 8004366:	601a      	str	r2, [r3, #0]
 8004368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800436a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	f383 8810 	msr	PRIMASK, r3
}
 8004372:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	69db      	ldr	r3, [r3, #28]
 800437a:	2210      	movs	r2, #16
 800437c:	4013      	ands	r3, r2
 800437e:	2b10      	cmp	r3, #16
 8004380:	d103      	bne.n	800438a <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2210      	movs	r2, #16
 8004388:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	225c      	movs	r2, #92	@ 0x5c
 800438e:	5a9a      	ldrh	r2, [r3, r2]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	0011      	movs	r1, r2
 8004394:	0018      	movs	r0, r3
 8004396:	f7ff f939 	bl	800360c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800439a:	e00c      	b.n	80043b6 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	0018      	movs	r0, r3
 80043a0:	f7ff f924 	bl	80035ec <HAL_UART_RxCpltCallback>
}
 80043a4:	e007      	b.n	80043b6 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	699a      	ldr	r2, [r3, #24]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2108      	movs	r1, #8
 80043b2:	430a      	orrs	r2, r1
 80043b4:	619a      	str	r2, [r3, #24]
}
 80043b6:	46c0      	nop			@ (mov r8, r8)
 80043b8:	46bd      	mov	sp, r7
 80043ba:	b014      	add	sp, #80	@ 0x50
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	46c0      	nop			@ (mov r8, r8)
 80043c0:	fffffedf 	.word	0xfffffedf
 80043c4:	fbffffff 	.word	0xfbffffff

080043c8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b0a0      	sub	sp, #128	@ 0x80
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80043d0:	237a      	movs	r3, #122	@ 0x7a
 80043d2:	18fb      	adds	r3, r7, r3
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	2160      	movs	r1, #96	@ 0x60
 80043d8:	5a52      	ldrh	r2, [r2, r1]
 80043da:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	69db      	ldr	r3, [r3, #28]
 80043e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	677b      	str	r3, [r7, #116]	@ 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	673b      	str	r3, [r7, #112]	@ 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	228c      	movs	r2, #140	@ 0x8c
 80043f8:	589b      	ldr	r3, [r3, r2]
 80043fa:	2b22      	cmp	r3, #34	@ 0x22
 80043fc:	d000      	beq.n	8004400 <UART_RxISR_8BIT_FIFOEN+0x38>
 80043fe:	e166      	b.n	80046ce <UART_RxISR_8BIT_FIFOEN+0x306>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004400:	236e      	movs	r3, #110	@ 0x6e
 8004402:	18fb      	adds	r3, r7, r3
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	2168      	movs	r1, #104	@ 0x68
 8004408:	5a52      	ldrh	r2, [r2, r1]
 800440a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800440c:	e10d      	b.n	800462a <UART_RxISR_8BIT_FIFOEN+0x262>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004414:	216c      	movs	r1, #108	@ 0x6c
 8004416:	187b      	adds	r3, r7, r1
 8004418:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800441a:	187b      	adds	r3, r7, r1
 800441c:	881b      	ldrh	r3, [r3, #0]
 800441e:	b2da      	uxtb	r2, r3
 8004420:	237a      	movs	r3, #122	@ 0x7a
 8004422:	18fb      	adds	r3, r7, r3
 8004424:	881b      	ldrh	r3, [r3, #0]
 8004426:	b2d9      	uxtb	r1, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800442c:	400a      	ands	r2, r1
 800442e:	b2d2      	uxtb	r2, r2
 8004430:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004436:	1c5a      	adds	r2, r3, #1
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	225e      	movs	r2, #94	@ 0x5e
 8004440:	5a9b      	ldrh	r3, [r3, r2]
 8004442:	b29b      	uxth	r3, r3
 8004444:	3b01      	subs	r3, #1
 8004446:	b299      	uxth	r1, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	225e      	movs	r2, #94	@ 0x5e
 800444c:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	69db      	ldr	r3, [r3, #28]
 8004454:	67fb      	str	r3, [r7, #124]	@ 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004456:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004458:	2207      	movs	r2, #7
 800445a:	4013      	ands	r3, r2
 800445c:	d049      	beq.n	80044f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800445e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004460:	2201      	movs	r2, #1
 8004462:	4013      	ands	r3, r2
 8004464:	d010      	beq.n	8004488 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8004466:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004468:	2380      	movs	r3, #128	@ 0x80
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	4013      	ands	r3, r2
 800446e:	d00b      	beq.n	8004488 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2201      	movs	r2, #1
 8004476:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2290      	movs	r2, #144	@ 0x90
 800447c:	589b      	ldr	r3, [r3, r2]
 800447e:	2201      	movs	r2, #1
 8004480:	431a      	orrs	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2190      	movs	r1, #144	@ 0x90
 8004486:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004488:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800448a:	2202      	movs	r2, #2
 800448c:	4013      	ands	r3, r2
 800448e:	d00f      	beq.n	80044b0 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8004490:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004492:	2201      	movs	r2, #1
 8004494:	4013      	ands	r3, r2
 8004496:	d00b      	beq.n	80044b0 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2202      	movs	r2, #2
 800449e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2290      	movs	r2, #144	@ 0x90
 80044a4:	589b      	ldr	r3, [r3, r2]
 80044a6:	2204      	movs	r2, #4
 80044a8:	431a      	orrs	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2190      	movs	r1, #144	@ 0x90
 80044ae:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80044b2:	2204      	movs	r2, #4
 80044b4:	4013      	ands	r3, r2
 80044b6:	d00f      	beq.n	80044d8 <UART_RxISR_8BIT_FIFOEN+0x110>
 80044b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80044ba:	2201      	movs	r2, #1
 80044bc:	4013      	ands	r3, r2
 80044be:	d00b      	beq.n	80044d8 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2204      	movs	r2, #4
 80044c6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2290      	movs	r2, #144	@ 0x90
 80044cc:	589b      	ldr	r3, [r3, r2]
 80044ce:	2202      	movs	r2, #2
 80044d0:	431a      	orrs	r2, r3
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2190      	movs	r1, #144	@ 0x90
 80044d6:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2290      	movs	r2, #144	@ 0x90
 80044dc:	589b      	ldr	r3, [r3, r2]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d007      	beq.n	80044f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	0018      	movs	r0, r3
 80044e6:	f7ff f889 	bl	80035fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2290      	movs	r2, #144	@ 0x90
 80044ee:	2100      	movs	r1, #0
 80044f0:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	225e      	movs	r2, #94	@ 0x5e
 80044f6:	5a9b      	ldrh	r3, [r3, r2]
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d000      	beq.n	8004500 <UART_RxISR_8BIT_FIFOEN+0x138>
 80044fe:	e094      	b.n	800462a <UART_RxISR_8BIT_FIFOEN+0x262>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004500:	f3ef 8310 	mrs	r3, PRIMASK
 8004504:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 8004506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004508:	66bb      	str	r3, [r7, #104]	@ 0x68
 800450a:	2301      	movs	r3, #1
 800450c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800450e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004510:	f383 8810 	msr	PRIMASK, r3
}
 8004514:	46c0      	nop			@ (mov r8, r8)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4971      	ldr	r1, [pc, #452]	@ (80046e8 <UART_RxISR_8BIT_FIFOEN+0x320>)
 8004522:	400a      	ands	r2, r1
 8004524:	601a      	str	r2, [r3, #0]
 8004526:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004528:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800452a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800452c:	f383 8810 	msr	PRIMASK, r3
}
 8004530:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004532:	f3ef 8310 	mrs	r3, PRIMASK
 8004536:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 8004538:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800453a:	667b      	str	r3, [r7, #100]	@ 0x64
 800453c:	2301      	movs	r3, #1
 800453e:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004540:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004542:	f383 8810 	msr	PRIMASK, r3
}
 8004546:	46c0      	nop			@ (mov r8, r8)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	689a      	ldr	r2, [r3, #8]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4966      	ldr	r1, [pc, #408]	@ (80046ec <UART_RxISR_8BIT_FIFOEN+0x324>)
 8004554:	400a      	ands	r2, r1
 8004556:	609a      	str	r2, [r3, #8]
 8004558:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800455a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800455c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800455e:	f383 8810 	msr	PRIMASK, r3
}
 8004562:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	228c      	movs	r2, #140	@ 0x8c
 8004568:	2120      	movs	r1, #32
 800456a:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	2380      	movs	r3, #128	@ 0x80
 8004580:	041b      	lsls	r3, r3, #16
 8004582:	4013      	ands	r3, r2
 8004584:	d018      	beq.n	80045b8 <UART_RxISR_8BIT_FIFOEN+0x1f0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004586:	f3ef 8310 	mrs	r3, PRIMASK
 800458a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800458c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800458e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004590:	2301      	movs	r3, #1
 8004592:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004596:	f383 8810 	msr	PRIMASK, r3
}
 800459a:	46c0      	nop			@ (mov r8, r8)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4952      	ldr	r1, [pc, #328]	@ (80046f0 <UART_RxISR_8BIT_FIFOEN+0x328>)
 80045a8:	400a      	ands	r2, r1
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80045ae:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045b2:	f383 8810 	msr	PRIMASK, r3
}
 80045b6:	46c0      	nop			@ (mov r8, r8)
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d12f      	bne.n	8004620 <UART_RxISR_8BIT_FIFOEN+0x258>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80045c6:	f3ef 8310 	mrs	r3, PRIMASK
 80045ca:	623b      	str	r3, [r7, #32]
  return(result);
 80045cc:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045d0:	2301      	movs	r3, #1
 80045d2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d6:	f383 8810 	msr	PRIMASK, r3
}
 80045da:	46c0      	nop			@ (mov r8, r8)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	2110      	movs	r1, #16
 80045e8:	438a      	bics	r2, r1
 80045ea:	601a      	str	r2, [r3, #0]
 80045ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f2:	f383 8810 	msr	PRIMASK, r3
}
 80045f6:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	2210      	movs	r2, #16
 8004600:	4013      	ands	r3, r2
 8004602:	2b10      	cmp	r3, #16
 8004604:	d103      	bne.n	800460e <UART_RxISR_8BIT_FIFOEN+0x246>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2210      	movs	r2, #16
 800460c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	225c      	movs	r2, #92	@ 0x5c
 8004612:	5a9a      	ldrh	r2, [r3, r2]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	0011      	movs	r1, r2
 8004618:	0018      	movs	r0, r3
 800461a:	f7fe fff7 	bl	800360c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800461e:	e00e      	b.n	800463e <UART_RxISR_8BIT_FIFOEN+0x276>
          HAL_UART_RxCpltCallback(huart);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	0018      	movs	r0, r3
 8004624:	f7fe ffe2 	bl	80035ec <HAL_UART_RxCpltCallback>
        break;
 8004628:	e009      	b.n	800463e <UART_RxISR_8BIT_FIFOEN+0x276>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800462a:	236e      	movs	r3, #110	@ 0x6e
 800462c:	18fb      	adds	r3, r7, r3
 800462e:	881b      	ldrh	r3, [r3, #0]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d004      	beq.n	800463e <UART_RxISR_8BIT_FIFOEN+0x276>
 8004634:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004636:	2220      	movs	r2, #32
 8004638:	4013      	ands	r3, r2
 800463a:	d000      	beq.n	800463e <UART_RxISR_8BIT_FIFOEN+0x276>
 800463c:	e6e7      	b.n	800440e <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800463e:	205a      	movs	r0, #90	@ 0x5a
 8004640:	183b      	adds	r3, r7, r0
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	215e      	movs	r1, #94	@ 0x5e
 8004646:	5a52      	ldrh	r2, [r2, r1]
 8004648:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800464a:	0001      	movs	r1, r0
 800464c:	187b      	adds	r3, r7, r1
 800464e:	881b      	ldrh	r3, [r3, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d044      	beq.n	80046de <UART_RxISR_8BIT_FIFOEN+0x316>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2268      	movs	r2, #104	@ 0x68
 8004658:	5a9b      	ldrh	r3, [r3, r2]
 800465a:	187a      	adds	r2, r7, r1
 800465c:	8812      	ldrh	r2, [r2, #0]
 800465e:	429a      	cmp	r2, r3
 8004660:	d23d      	bcs.n	80046de <UART_RxISR_8BIT_FIFOEN+0x316>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004662:	f3ef 8310 	mrs	r3, PRIMASK
 8004666:	60bb      	str	r3, [r7, #8]
  return(result);
 8004668:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800466a:	657b      	str	r3, [r7, #84]	@ 0x54
 800466c:	2301      	movs	r3, #1
 800466e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f383 8810 	msr	PRIMASK, r3
}
 8004676:	46c0      	nop			@ (mov r8, r8)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689a      	ldr	r2, [r3, #8]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	491c      	ldr	r1, [pc, #112]	@ (80046f4 <UART_RxISR_8BIT_FIFOEN+0x32c>)
 8004684:	400a      	ands	r2, r1
 8004686:	609a      	str	r2, [r3, #8]
 8004688:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800468a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	f383 8810 	msr	PRIMASK, r3
}
 8004692:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	4a18      	ldr	r2, [pc, #96]	@ (80046f8 <UART_RxISR_8BIT_FIFOEN+0x330>)
 8004698:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800469a:	f3ef 8310 	mrs	r3, PRIMASK
 800469e:	617b      	str	r3, [r7, #20]
  return(result);
 80046a0:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80046a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80046a4:	2301      	movs	r3, #1
 80046a6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	f383 8810 	msr	PRIMASK, r3
}
 80046ae:	46c0      	nop			@ (mov r8, r8)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2120      	movs	r1, #32
 80046bc:	430a      	orrs	r2, r1
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	f383 8810 	msr	PRIMASK, r3
}
 80046ca:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80046cc:	e007      	b.n	80046de <UART_RxISR_8BIT_FIFOEN+0x316>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	699a      	ldr	r2, [r3, #24]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2108      	movs	r1, #8
 80046da:	430a      	orrs	r2, r1
 80046dc:	619a      	str	r2, [r3, #24]
}
 80046de:	46c0      	nop			@ (mov r8, r8)
 80046e0:	46bd      	mov	sp, r7
 80046e2:	b020      	add	sp, #128	@ 0x80
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	46c0      	nop			@ (mov r8, r8)
 80046e8:	fffffeff 	.word	0xfffffeff
 80046ec:	effffffe 	.word	0xeffffffe
 80046f0:	fbffffff 	.word	0xfbffffff
 80046f4:	efffffff 	.word	0xefffffff
 80046f8:	08004059 	.word	0x08004059

080046fc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b0a2      	sub	sp, #136	@ 0x88
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004704:	2382      	movs	r3, #130	@ 0x82
 8004706:	18fb      	adds	r3, r7, r3
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	2160      	movs	r1, #96	@ 0x60
 800470c:	5a52      	ldrh	r2, [r2, r1]
 800470e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	69db      	ldr	r3, [r3, #28]
 8004716:	2284      	movs	r2, #132	@ 0x84
 8004718:	18ba      	adds	r2, r7, r2
 800471a:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	228c      	movs	r2, #140	@ 0x8c
 8004730:	589b      	ldr	r3, [r3, r2]
 8004732:	2b22      	cmp	r3, #34	@ 0x22
 8004734:	d000      	beq.n	8004738 <UART_RxISR_16BIT_FIFOEN+0x3c>
 8004736:	e170      	b.n	8004a1a <UART_RxISR_16BIT_FIFOEN+0x31e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004738:	2376      	movs	r3, #118	@ 0x76
 800473a:	18fb      	adds	r3, r7, r3
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	2168      	movs	r1, #104	@ 0x68
 8004740:	5a52      	ldrh	r2, [r2, r1]
 8004742:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004744:	e115      	b.n	8004972 <UART_RxISR_16BIT_FIFOEN+0x276>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800474c:	2174      	movs	r1, #116	@ 0x74
 800474e:	187b      	adds	r3, r7, r1
 8004750:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004756:	673b      	str	r3, [r7, #112]	@ 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 8004758:	187b      	adds	r3, r7, r1
 800475a:	2282      	movs	r2, #130	@ 0x82
 800475c:	18ba      	adds	r2, r7, r2
 800475e:	881b      	ldrh	r3, [r3, #0]
 8004760:	8812      	ldrh	r2, [r2, #0]
 8004762:	4013      	ands	r3, r2
 8004764:	b29a      	uxth	r2, r3
 8004766:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004768:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800476e:	1c9a      	adds	r2, r3, #2
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	225e      	movs	r2, #94	@ 0x5e
 8004778:	5a9b      	ldrh	r3, [r3, r2]
 800477a:	b29b      	uxth	r3, r3
 800477c:	3b01      	subs	r3, #1
 800477e:	b299      	uxth	r1, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	225e      	movs	r2, #94	@ 0x5e
 8004784:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	69db      	ldr	r3, [r3, #28]
 800478c:	2184      	movs	r1, #132	@ 0x84
 800478e:	187a      	adds	r2, r7, r1
 8004790:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004792:	187b      	adds	r3, r7, r1
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2207      	movs	r2, #7
 8004798:	4013      	ands	r3, r2
 800479a:	d04e      	beq.n	800483a <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800479c:	187b      	adds	r3, r7, r1
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2201      	movs	r2, #1
 80047a2:	4013      	ands	r3, r2
 80047a4:	d010      	beq.n	80047c8 <UART_RxISR_16BIT_FIFOEN+0xcc>
 80047a6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80047a8:	2380      	movs	r3, #128	@ 0x80
 80047aa:	005b      	lsls	r3, r3, #1
 80047ac:	4013      	ands	r3, r2
 80047ae:	d00b      	beq.n	80047c8 <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2201      	movs	r2, #1
 80047b6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2290      	movs	r2, #144	@ 0x90
 80047bc:	589b      	ldr	r3, [r3, r2]
 80047be:	2201      	movs	r2, #1
 80047c0:	431a      	orrs	r2, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2190      	movs	r1, #144	@ 0x90
 80047c6:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80047c8:	2384      	movs	r3, #132	@ 0x84
 80047ca:	18fb      	adds	r3, r7, r3
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2202      	movs	r2, #2
 80047d0:	4013      	ands	r3, r2
 80047d2:	d00f      	beq.n	80047f4 <UART_RxISR_16BIT_FIFOEN+0xf8>
 80047d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047d6:	2201      	movs	r2, #1
 80047d8:	4013      	ands	r3, r2
 80047da:	d00b      	beq.n	80047f4 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2202      	movs	r2, #2
 80047e2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2290      	movs	r2, #144	@ 0x90
 80047e8:	589b      	ldr	r3, [r3, r2]
 80047ea:	2204      	movs	r2, #4
 80047ec:	431a      	orrs	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2190      	movs	r1, #144	@ 0x90
 80047f2:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80047f4:	2384      	movs	r3, #132	@ 0x84
 80047f6:	18fb      	adds	r3, r7, r3
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2204      	movs	r2, #4
 80047fc:	4013      	ands	r3, r2
 80047fe:	d00f      	beq.n	8004820 <UART_RxISR_16BIT_FIFOEN+0x124>
 8004800:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004802:	2201      	movs	r2, #1
 8004804:	4013      	ands	r3, r2
 8004806:	d00b      	beq.n	8004820 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2204      	movs	r2, #4
 800480e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2290      	movs	r2, #144	@ 0x90
 8004814:	589b      	ldr	r3, [r3, r2]
 8004816:	2202      	movs	r2, #2
 8004818:	431a      	orrs	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2190      	movs	r1, #144	@ 0x90
 800481e:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2290      	movs	r2, #144	@ 0x90
 8004824:	589b      	ldr	r3, [r3, r2]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d007      	beq.n	800483a <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	0018      	movs	r0, r3
 800482e:	f7fe fee5 	bl	80035fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2290      	movs	r2, #144	@ 0x90
 8004836:	2100      	movs	r1, #0
 8004838:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	225e      	movs	r2, #94	@ 0x5e
 800483e:	5a9b      	ldrh	r3, [r3, r2]
 8004840:	b29b      	uxth	r3, r3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d000      	beq.n	8004848 <UART_RxISR_16BIT_FIFOEN+0x14c>
 8004846:	e094      	b.n	8004972 <UART_RxISR_16BIT_FIFOEN+0x276>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004848:	f3ef 8310 	mrs	r3, PRIMASK
 800484c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800484e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004850:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004852:	2301      	movs	r3, #1
 8004854:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004858:	f383 8810 	msr	PRIMASK, r3
}
 800485c:	46c0      	nop			@ (mov r8, r8)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4972      	ldr	r1, [pc, #456]	@ (8004a34 <UART_RxISR_16BIT_FIFOEN+0x338>)
 800486a:	400a      	ands	r2, r1
 800486c:	601a      	str	r2, [r3, #0]
 800486e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004870:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004872:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004874:	f383 8810 	msr	PRIMASK, r3
}
 8004878:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800487a:	f3ef 8310 	mrs	r3, PRIMASK
 800487e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004880:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004882:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004884:	2301      	movs	r3, #1
 8004886:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004888:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800488a:	f383 8810 	msr	PRIMASK, r3
}
 800488e:	46c0      	nop			@ (mov r8, r8)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689a      	ldr	r2, [r3, #8]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4967      	ldr	r1, [pc, #412]	@ (8004a38 <UART_RxISR_16BIT_FIFOEN+0x33c>)
 800489c:	400a      	ands	r2, r1
 800489e:	609a      	str	r2, [r3, #8]
 80048a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80048a2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048a6:	f383 8810 	msr	PRIMASK, r3
}
 80048aa:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	228c      	movs	r2, #140	@ 0x8c
 80048b0:	2120      	movs	r1, #32
 80048b2:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	685a      	ldr	r2, [r3, #4]
 80048c6:	2380      	movs	r3, #128	@ 0x80
 80048c8:	041b      	lsls	r3, r3, #16
 80048ca:	4013      	ands	r3, r2
 80048cc:	d018      	beq.n	8004900 <UART_RxISR_16BIT_FIFOEN+0x204>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80048ce:	f3ef 8310 	mrs	r3, PRIMASK
 80048d2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80048d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80048d6:	667b      	str	r3, [r7, #100]	@ 0x64
 80048d8:	2301      	movs	r3, #1
 80048da:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048de:	f383 8810 	msr	PRIMASK, r3
}
 80048e2:	46c0      	nop			@ (mov r8, r8)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4953      	ldr	r1, [pc, #332]	@ (8004a3c <UART_RxISR_16BIT_FIFOEN+0x340>)
 80048f0:	400a      	ands	r2, r1
 80048f2:	601a      	str	r2, [r3, #0]
 80048f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80048f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048fa:	f383 8810 	msr	PRIMASK, r3
}
 80048fe:	46c0      	nop			@ (mov r8, r8)
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004904:	2b01      	cmp	r3, #1
 8004906:	d12f      	bne.n	8004968 <UART_RxISR_16BIT_FIFOEN+0x26c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800490e:	f3ef 8310 	mrs	r3, PRIMASK
 8004912:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004916:	663b      	str	r3, [r7, #96]	@ 0x60
 8004918:	2301      	movs	r3, #1
 800491a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800491c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800491e:	f383 8810 	msr	PRIMASK, r3
}
 8004922:	46c0      	nop			@ (mov r8, r8)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2110      	movs	r1, #16
 8004930:	438a      	bics	r2, r1
 8004932:	601a      	str	r2, [r3, #0]
 8004934:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004936:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800493a:	f383 8810 	msr	PRIMASK, r3
}
 800493e:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	69db      	ldr	r3, [r3, #28]
 8004946:	2210      	movs	r2, #16
 8004948:	4013      	ands	r3, r2
 800494a:	2b10      	cmp	r3, #16
 800494c:	d103      	bne.n	8004956 <UART_RxISR_16BIT_FIFOEN+0x25a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2210      	movs	r2, #16
 8004954:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	225c      	movs	r2, #92	@ 0x5c
 800495a:	5a9a      	ldrh	r2, [r3, r2]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	0011      	movs	r1, r2
 8004960:	0018      	movs	r0, r3
 8004962:	f7fe fe53 	bl	800360c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8004966:	e010      	b.n	800498a <UART_RxISR_16BIT_FIFOEN+0x28e>
          HAL_UART_RxCpltCallback(huart);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	0018      	movs	r0, r3
 800496c:	f7fe fe3e 	bl	80035ec <HAL_UART_RxCpltCallback>
        break;
 8004970:	e00b      	b.n	800498a <UART_RxISR_16BIT_FIFOEN+0x28e>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004972:	2376      	movs	r3, #118	@ 0x76
 8004974:	18fb      	adds	r3, r7, r3
 8004976:	881b      	ldrh	r3, [r3, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d006      	beq.n	800498a <UART_RxISR_16BIT_FIFOEN+0x28e>
 800497c:	2384      	movs	r3, #132	@ 0x84
 800497e:	18fb      	adds	r3, r7, r3
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2220      	movs	r2, #32
 8004984:	4013      	ands	r3, r2
 8004986:	d000      	beq.n	800498a <UART_RxISR_16BIT_FIFOEN+0x28e>
 8004988:	e6dd      	b.n	8004746 <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800498a:	205e      	movs	r0, #94	@ 0x5e
 800498c:	183b      	adds	r3, r7, r0
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	215e      	movs	r1, #94	@ 0x5e
 8004992:	5a52      	ldrh	r2, [r2, r1]
 8004994:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004996:	0001      	movs	r1, r0
 8004998:	187b      	adds	r3, r7, r1
 800499a:	881b      	ldrh	r3, [r3, #0]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d044      	beq.n	8004a2a <UART_RxISR_16BIT_FIFOEN+0x32e>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2268      	movs	r2, #104	@ 0x68
 80049a4:	5a9b      	ldrh	r3, [r3, r2]
 80049a6:	187a      	adds	r2, r7, r1
 80049a8:	8812      	ldrh	r2, [r2, #0]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d23d      	bcs.n	8004a2a <UART_RxISR_16BIT_FIFOEN+0x32e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80049ae:	f3ef 8310 	mrs	r3, PRIMASK
 80049b2:	60fb      	str	r3, [r7, #12]
  return(result);
 80049b4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80049b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80049b8:	2301      	movs	r3, #1
 80049ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	f383 8810 	msr	PRIMASK, r3
}
 80049c2:	46c0      	nop			@ (mov r8, r8)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	689a      	ldr	r2, [r3, #8]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	491c      	ldr	r1, [pc, #112]	@ (8004a40 <UART_RxISR_16BIT_FIFOEN+0x344>)
 80049d0:	400a      	ands	r2, r1
 80049d2:	609a      	str	r2, [r3, #8]
 80049d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80049d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f383 8810 	msr	PRIMASK, r3
}
 80049de:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a18      	ldr	r2, [pc, #96]	@ (8004a44 <UART_RxISR_16BIT_FIFOEN+0x348>)
 80049e4:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80049e6:	f3ef 8310 	mrs	r3, PRIMASK
 80049ea:	61bb      	str	r3, [r7, #24]
  return(result);
 80049ec:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80049ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80049f0:	2301      	movs	r3, #1
 80049f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	f383 8810 	msr	PRIMASK, r3
}
 80049fa:	46c0      	nop			@ (mov r8, r8)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2120      	movs	r1, #32
 8004a08:	430a      	orrs	r2, r1
 8004a0a:	601a      	str	r2, [r3, #0]
 8004a0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a0e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a10:	6a3b      	ldr	r3, [r7, #32]
 8004a12:	f383 8810 	msr	PRIMASK, r3
}
 8004a16:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004a18:	e007      	b.n	8004a2a <UART_RxISR_16BIT_FIFOEN+0x32e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	699a      	ldr	r2, [r3, #24]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2108      	movs	r1, #8
 8004a26:	430a      	orrs	r2, r1
 8004a28:	619a      	str	r2, [r3, #24]
}
 8004a2a:	46c0      	nop			@ (mov r8, r8)
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	b022      	add	sp, #136	@ 0x88
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	46c0      	nop			@ (mov r8, r8)
 8004a34:	fffffeff 	.word	0xfffffeff
 8004a38:	effffffe 	.word	0xeffffffe
 8004a3c:	fbffffff 	.word	0xfbffffff
 8004a40:	efffffff 	.word	0xefffffff
 8004a44:	08004211 	.word	0x08004211

08004a48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004a50:	46c0      	nop			@ (mov r8, r8)
 8004a52:	46bd      	mov	sp, r7
 8004a54:	b002      	add	sp, #8
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004a60:	46c0      	nop			@ (mov r8, r8)
 8004a62:	46bd      	mov	sp, r7
 8004a64:	b002      	add	sp, #8
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004a70:	46c0      	nop			@ (mov r8, r8)
 8004a72:	46bd      	mov	sp, r7
 8004a74:	b002      	add	sp, #8
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <std>:
 8004a78:	2300      	movs	r3, #0
 8004a7a:	b510      	push	{r4, lr}
 8004a7c:	0004      	movs	r4, r0
 8004a7e:	6003      	str	r3, [r0, #0]
 8004a80:	6043      	str	r3, [r0, #4]
 8004a82:	6083      	str	r3, [r0, #8]
 8004a84:	8181      	strh	r1, [r0, #12]
 8004a86:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a88:	81c2      	strh	r2, [r0, #14]
 8004a8a:	6103      	str	r3, [r0, #16]
 8004a8c:	6143      	str	r3, [r0, #20]
 8004a8e:	6183      	str	r3, [r0, #24]
 8004a90:	0019      	movs	r1, r3
 8004a92:	2208      	movs	r2, #8
 8004a94:	305c      	adds	r0, #92	@ 0x5c
 8004a96:	f000 fa6d 	bl	8004f74 <memset>
 8004a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac8 <std+0x50>)
 8004a9c:	6224      	str	r4, [r4, #32]
 8004a9e:	6263      	str	r3, [r4, #36]	@ 0x24
 8004aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8004acc <std+0x54>)
 8004aa2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad0 <std+0x58>)
 8004aa6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad4 <std+0x5c>)
 8004aaa:	6323      	str	r3, [r4, #48]	@ 0x30
 8004aac:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad8 <std+0x60>)
 8004aae:	429c      	cmp	r4, r3
 8004ab0:	d005      	beq.n	8004abe <std+0x46>
 8004ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8004adc <std+0x64>)
 8004ab4:	429c      	cmp	r4, r3
 8004ab6:	d002      	beq.n	8004abe <std+0x46>
 8004ab8:	4b09      	ldr	r3, [pc, #36]	@ (8004ae0 <std+0x68>)
 8004aba:	429c      	cmp	r4, r3
 8004abc:	d103      	bne.n	8004ac6 <std+0x4e>
 8004abe:	0020      	movs	r0, r4
 8004ac0:	3058      	adds	r0, #88	@ 0x58
 8004ac2:	f000 fafb 	bl	80050bc <__retarget_lock_init_recursive>
 8004ac6:	bd10      	pop	{r4, pc}
 8004ac8:	08004d99 	.word	0x08004d99
 8004acc:	08004dc5 	.word	0x08004dc5
 8004ad0:	08004dfd 	.word	0x08004dfd
 8004ad4:	08004e29 	.word	0x08004e29
 8004ad8:	2000024c 	.word	0x2000024c
 8004adc:	200002b4 	.word	0x200002b4
 8004ae0:	2000031c 	.word	0x2000031c

08004ae4 <stdio_exit_handler>:
 8004ae4:	b510      	push	{r4, lr}
 8004ae6:	4a03      	ldr	r2, [pc, #12]	@ (8004af4 <stdio_exit_handler+0x10>)
 8004ae8:	4903      	ldr	r1, [pc, #12]	@ (8004af8 <stdio_exit_handler+0x14>)
 8004aea:	4804      	ldr	r0, [pc, #16]	@ (8004afc <stdio_exit_handler+0x18>)
 8004aec:	f000 f86c 	bl	8004bc8 <_fwalk_sglue>
 8004af0:	bd10      	pop	{r4, pc}
 8004af2:	46c0      	nop			@ (mov r8, r8)
 8004af4:	2000000c 	.word	0x2000000c
 8004af8:	08006255 	.word	0x08006255
 8004afc:	2000001c 	.word	0x2000001c

08004b00 <cleanup_stdio>:
 8004b00:	6841      	ldr	r1, [r0, #4]
 8004b02:	4b0b      	ldr	r3, [pc, #44]	@ (8004b30 <cleanup_stdio+0x30>)
 8004b04:	b510      	push	{r4, lr}
 8004b06:	0004      	movs	r4, r0
 8004b08:	4299      	cmp	r1, r3
 8004b0a:	d001      	beq.n	8004b10 <cleanup_stdio+0x10>
 8004b0c:	f001 fba2 	bl	8006254 <_fflush_r>
 8004b10:	68a1      	ldr	r1, [r4, #8]
 8004b12:	4b08      	ldr	r3, [pc, #32]	@ (8004b34 <cleanup_stdio+0x34>)
 8004b14:	4299      	cmp	r1, r3
 8004b16:	d002      	beq.n	8004b1e <cleanup_stdio+0x1e>
 8004b18:	0020      	movs	r0, r4
 8004b1a:	f001 fb9b 	bl	8006254 <_fflush_r>
 8004b1e:	68e1      	ldr	r1, [r4, #12]
 8004b20:	4b05      	ldr	r3, [pc, #20]	@ (8004b38 <cleanup_stdio+0x38>)
 8004b22:	4299      	cmp	r1, r3
 8004b24:	d002      	beq.n	8004b2c <cleanup_stdio+0x2c>
 8004b26:	0020      	movs	r0, r4
 8004b28:	f001 fb94 	bl	8006254 <_fflush_r>
 8004b2c:	bd10      	pop	{r4, pc}
 8004b2e:	46c0      	nop			@ (mov r8, r8)
 8004b30:	2000024c 	.word	0x2000024c
 8004b34:	200002b4 	.word	0x200002b4
 8004b38:	2000031c 	.word	0x2000031c

08004b3c <global_stdio_init.part.0>:
 8004b3c:	b510      	push	{r4, lr}
 8004b3e:	4b09      	ldr	r3, [pc, #36]	@ (8004b64 <global_stdio_init.part.0+0x28>)
 8004b40:	4a09      	ldr	r2, [pc, #36]	@ (8004b68 <global_stdio_init.part.0+0x2c>)
 8004b42:	2104      	movs	r1, #4
 8004b44:	601a      	str	r2, [r3, #0]
 8004b46:	4809      	ldr	r0, [pc, #36]	@ (8004b6c <global_stdio_init.part.0+0x30>)
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f7ff ff95 	bl	8004a78 <std>
 8004b4e:	2201      	movs	r2, #1
 8004b50:	2109      	movs	r1, #9
 8004b52:	4807      	ldr	r0, [pc, #28]	@ (8004b70 <global_stdio_init.part.0+0x34>)
 8004b54:	f7ff ff90 	bl	8004a78 <std>
 8004b58:	2202      	movs	r2, #2
 8004b5a:	2112      	movs	r1, #18
 8004b5c:	4805      	ldr	r0, [pc, #20]	@ (8004b74 <global_stdio_init.part.0+0x38>)
 8004b5e:	f7ff ff8b 	bl	8004a78 <std>
 8004b62:	bd10      	pop	{r4, pc}
 8004b64:	20000384 	.word	0x20000384
 8004b68:	08004ae5 	.word	0x08004ae5
 8004b6c:	2000024c 	.word	0x2000024c
 8004b70:	200002b4 	.word	0x200002b4
 8004b74:	2000031c 	.word	0x2000031c

08004b78 <__sfp_lock_acquire>:
 8004b78:	b510      	push	{r4, lr}
 8004b7a:	4802      	ldr	r0, [pc, #8]	@ (8004b84 <__sfp_lock_acquire+0xc>)
 8004b7c:	f000 fa9f 	bl	80050be <__retarget_lock_acquire_recursive>
 8004b80:	bd10      	pop	{r4, pc}
 8004b82:	46c0      	nop			@ (mov r8, r8)
 8004b84:	2000038d 	.word	0x2000038d

08004b88 <__sfp_lock_release>:
 8004b88:	b510      	push	{r4, lr}
 8004b8a:	4802      	ldr	r0, [pc, #8]	@ (8004b94 <__sfp_lock_release+0xc>)
 8004b8c:	f000 fa98 	bl	80050c0 <__retarget_lock_release_recursive>
 8004b90:	bd10      	pop	{r4, pc}
 8004b92:	46c0      	nop			@ (mov r8, r8)
 8004b94:	2000038d 	.word	0x2000038d

08004b98 <__sinit>:
 8004b98:	b510      	push	{r4, lr}
 8004b9a:	0004      	movs	r4, r0
 8004b9c:	f7ff ffec 	bl	8004b78 <__sfp_lock_acquire>
 8004ba0:	6a23      	ldr	r3, [r4, #32]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d002      	beq.n	8004bac <__sinit+0x14>
 8004ba6:	f7ff ffef 	bl	8004b88 <__sfp_lock_release>
 8004baa:	bd10      	pop	{r4, pc}
 8004bac:	4b04      	ldr	r3, [pc, #16]	@ (8004bc0 <__sinit+0x28>)
 8004bae:	6223      	str	r3, [r4, #32]
 8004bb0:	4b04      	ldr	r3, [pc, #16]	@ (8004bc4 <__sinit+0x2c>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1f6      	bne.n	8004ba6 <__sinit+0xe>
 8004bb8:	f7ff ffc0 	bl	8004b3c <global_stdio_init.part.0>
 8004bbc:	e7f3      	b.n	8004ba6 <__sinit+0xe>
 8004bbe:	46c0      	nop			@ (mov r8, r8)
 8004bc0:	08004b01 	.word	0x08004b01
 8004bc4:	20000384 	.word	0x20000384

08004bc8 <_fwalk_sglue>:
 8004bc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bca:	0014      	movs	r4, r2
 8004bcc:	2600      	movs	r6, #0
 8004bce:	9000      	str	r0, [sp, #0]
 8004bd0:	9101      	str	r1, [sp, #4]
 8004bd2:	68a5      	ldr	r5, [r4, #8]
 8004bd4:	6867      	ldr	r7, [r4, #4]
 8004bd6:	3f01      	subs	r7, #1
 8004bd8:	d504      	bpl.n	8004be4 <_fwalk_sglue+0x1c>
 8004bda:	6824      	ldr	r4, [r4, #0]
 8004bdc:	2c00      	cmp	r4, #0
 8004bde:	d1f8      	bne.n	8004bd2 <_fwalk_sglue+0xa>
 8004be0:	0030      	movs	r0, r6
 8004be2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004be4:	89ab      	ldrh	r3, [r5, #12]
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d908      	bls.n	8004bfc <_fwalk_sglue+0x34>
 8004bea:	220e      	movs	r2, #14
 8004bec:	5eab      	ldrsh	r3, [r5, r2]
 8004bee:	3301      	adds	r3, #1
 8004bf0:	d004      	beq.n	8004bfc <_fwalk_sglue+0x34>
 8004bf2:	0029      	movs	r1, r5
 8004bf4:	9800      	ldr	r0, [sp, #0]
 8004bf6:	9b01      	ldr	r3, [sp, #4]
 8004bf8:	4798      	blx	r3
 8004bfa:	4306      	orrs	r6, r0
 8004bfc:	3568      	adds	r5, #104	@ 0x68
 8004bfe:	e7ea      	b.n	8004bd6 <_fwalk_sglue+0xe>

08004c00 <iprintf>:
 8004c00:	b40f      	push	{r0, r1, r2, r3}
 8004c02:	b507      	push	{r0, r1, r2, lr}
 8004c04:	4905      	ldr	r1, [pc, #20]	@ (8004c1c <iprintf+0x1c>)
 8004c06:	ab04      	add	r3, sp, #16
 8004c08:	6808      	ldr	r0, [r1, #0]
 8004c0a:	cb04      	ldmia	r3!, {r2}
 8004c0c:	6881      	ldr	r1, [r0, #8]
 8004c0e:	9301      	str	r3, [sp, #4]
 8004c10:	f000 fea0 	bl	8005954 <_vfiprintf_r>
 8004c14:	b003      	add	sp, #12
 8004c16:	bc08      	pop	{r3}
 8004c18:	b004      	add	sp, #16
 8004c1a:	4718      	bx	r3
 8004c1c:	20000018 	.word	0x20000018

08004c20 <_puts_r>:
 8004c20:	6a03      	ldr	r3, [r0, #32]
 8004c22:	b570      	push	{r4, r5, r6, lr}
 8004c24:	0005      	movs	r5, r0
 8004c26:	000e      	movs	r6, r1
 8004c28:	6884      	ldr	r4, [r0, #8]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d101      	bne.n	8004c32 <_puts_r+0x12>
 8004c2e:	f7ff ffb3 	bl	8004b98 <__sinit>
 8004c32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c34:	07db      	lsls	r3, r3, #31
 8004c36:	d405      	bmi.n	8004c44 <_puts_r+0x24>
 8004c38:	89a3      	ldrh	r3, [r4, #12]
 8004c3a:	059b      	lsls	r3, r3, #22
 8004c3c:	d402      	bmi.n	8004c44 <_puts_r+0x24>
 8004c3e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c40:	f000 fa3d 	bl	80050be <__retarget_lock_acquire_recursive>
 8004c44:	89a3      	ldrh	r3, [r4, #12]
 8004c46:	071b      	lsls	r3, r3, #28
 8004c48:	d502      	bpl.n	8004c50 <_puts_r+0x30>
 8004c4a:	6923      	ldr	r3, [r4, #16]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d11f      	bne.n	8004c90 <_puts_r+0x70>
 8004c50:	0021      	movs	r1, r4
 8004c52:	0028      	movs	r0, r5
 8004c54:	f000 f930 	bl	8004eb8 <__swsetup_r>
 8004c58:	2800      	cmp	r0, #0
 8004c5a:	d019      	beq.n	8004c90 <_puts_r+0x70>
 8004c5c:	2501      	movs	r5, #1
 8004c5e:	426d      	negs	r5, r5
 8004c60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c62:	07db      	lsls	r3, r3, #31
 8004c64:	d405      	bmi.n	8004c72 <_puts_r+0x52>
 8004c66:	89a3      	ldrh	r3, [r4, #12]
 8004c68:	059b      	lsls	r3, r3, #22
 8004c6a:	d402      	bmi.n	8004c72 <_puts_r+0x52>
 8004c6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c6e:	f000 fa27 	bl	80050c0 <__retarget_lock_release_recursive>
 8004c72:	0028      	movs	r0, r5
 8004c74:	bd70      	pop	{r4, r5, r6, pc}
 8004c76:	3601      	adds	r6, #1
 8004c78:	60a3      	str	r3, [r4, #8]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	da04      	bge.n	8004c88 <_puts_r+0x68>
 8004c7e:	69a2      	ldr	r2, [r4, #24]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	dc16      	bgt.n	8004cb2 <_puts_r+0x92>
 8004c84:	290a      	cmp	r1, #10
 8004c86:	d014      	beq.n	8004cb2 <_puts_r+0x92>
 8004c88:	6823      	ldr	r3, [r4, #0]
 8004c8a:	1c5a      	adds	r2, r3, #1
 8004c8c:	6022      	str	r2, [r4, #0]
 8004c8e:	7019      	strb	r1, [r3, #0]
 8004c90:	68a3      	ldr	r3, [r4, #8]
 8004c92:	7831      	ldrb	r1, [r6, #0]
 8004c94:	3b01      	subs	r3, #1
 8004c96:	2900      	cmp	r1, #0
 8004c98:	d1ed      	bne.n	8004c76 <_puts_r+0x56>
 8004c9a:	60a3      	str	r3, [r4, #8]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	da0f      	bge.n	8004cc0 <_puts_r+0xa0>
 8004ca0:	0022      	movs	r2, r4
 8004ca2:	0028      	movs	r0, r5
 8004ca4:	310a      	adds	r1, #10
 8004ca6:	f000 f8c5 	bl	8004e34 <__swbuf_r>
 8004caa:	3001      	adds	r0, #1
 8004cac:	d0d6      	beq.n	8004c5c <_puts_r+0x3c>
 8004cae:	250a      	movs	r5, #10
 8004cb0:	e7d6      	b.n	8004c60 <_puts_r+0x40>
 8004cb2:	0022      	movs	r2, r4
 8004cb4:	0028      	movs	r0, r5
 8004cb6:	f000 f8bd 	bl	8004e34 <__swbuf_r>
 8004cba:	3001      	adds	r0, #1
 8004cbc:	d1e8      	bne.n	8004c90 <_puts_r+0x70>
 8004cbe:	e7cd      	b.n	8004c5c <_puts_r+0x3c>
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	6022      	str	r2, [r4, #0]
 8004cc6:	220a      	movs	r2, #10
 8004cc8:	701a      	strb	r2, [r3, #0]
 8004cca:	e7f0      	b.n	8004cae <_puts_r+0x8e>

08004ccc <puts>:
 8004ccc:	b510      	push	{r4, lr}
 8004cce:	4b03      	ldr	r3, [pc, #12]	@ (8004cdc <puts+0x10>)
 8004cd0:	0001      	movs	r1, r0
 8004cd2:	6818      	ldr	r0, [r3, #0]
 8004cd4:	f7ff ffa4 	bl	8004c20 <_puts_r>
 8004cd8:	bd10      	pop	{r4, pc}
 8004cda:	46c0      	nop			@ (mov r8, r8)
 8004cdc:	20000018 	.word	0x20000018

08004ce0 <sniprintf>:
 8004ce0:	b40c      	push	{r2, r3}
 8004ce2:	b530      	push	{r4, r5, lr}
 8004ce4:	4b17      	ldr	r3, [pc, #92]	@ (8004d44 <sniprintf+0x64>)
 8004ce6:	000c      	movs	r4, r1
 8004ce8:	681d      	ldr	r5, [r3, #0]
 8004cea:	b09d      	sub	sp, #116	@ 0x74
 8004cec:	2900      	cmp	r1, #0
 8004cee:	da08      	bge.n	8004d02 <sniprintf+0x22>
 8004cf0:	238b      	movs	r3, #139	@ 0x8b
 8004cf2:	2001      	movs	r0, #1
 8004cf4:	602b      	str	r3, [r5, #0]
 8004cf6:	4240      	negs	r0, r0
 8004cf8:	b01d      	add	sp, #116	@ 0x74
 8004cfa:	bc30      	pop	{r4, r5}
 8004cfc:	bc08      	pop	{r3}
 8004cfe:	b002      	add	sp, #8
 8004d00:	4718      	bx	r3
 8004d02:	2382      	movs	r3, #130	@ 0x82
 8004d04:	466a      	mov	r2, sp
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	8293      	strh	r3, [r2, #20]
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	9002      	str	r0, [sp, #8]
 8004d0e:	9006      	str	r0, [sp, #24]
 8004d10:	4299      	cmp	r1, r3
 8004d12:	d000      	beq.n	8004d16 <sniprintf+0x36>
 8004d14:	1e4b      	subs	r3, r1, #1
 8004d16:	9304      	str	r3, [sp, #16]
 8004d18:	9307      	str	r3, [sp, #28]
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	466a      	mov	r2, sp
 8004d1e:	425b      	negs	r3, r3
 8004d20:	82d3      	strh	r3, [r2, #22]
 8004d22:	0028      	movs	r0, r5
 8004d24:	ab21      	add	r3, sp, #132	@ 0x84
 8004d26:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004d28:	a902      	add	r1, sp, #8
 8004d2a:	9301      	str	r3, [sp, #4]
 8004d2c:	f000 fb2e 	bl	800538c <_svfiprintf_r>
 8004d30:	1c43      	adds	r3, r0, #1
 8004d32:	da01      	bge.n	8004d38 <sniprintf+0x58>
 8004d34:	238b      	movs	r3, #139	@ 0x8b
 8004d36:	602b      	str	r3, [r5, #0]
 8004d38:	2c00      	cmp	r4, #0
 8004d3a:	d0dd      	beq.n	8004cf8 <sniprintf+0x18>
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	9b02      	ldr	r3, [sp, #8]
 8004d40:	701a      	strb	r2, [r3, #0]
 8004d42:	e7d9      	b.n	8004cf8 <sniprintf+0x18>
 8004d44:	20000018 	.word	0x20000018

08004d48 <siscanf>:
 8004d48:	b40e      	push	{r1, r2, r3}
 8004d4a:	b530      	push	{r4, r5, lr}
 8004d4c:	2381      	movs	r3, #129	@ 0x81
 8004d4e:	b09c      	sub	sp, #112	@ 0x70
 8004d50:	466a      	mov	r2, sp
 8004d52:	ac1f      	add	r4, sp, #124	@ 0x7c
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	cc20      	ldmia	r4!, {r5}
 8004d58:	8293      	strh	r3, [r2, #20]
 8004d5a:	9002      	str	r0, [sp, #8]
 8004d5c:	9006      	str	r0, [sp, #24]
 8004d5e:	f7fb f9d3 	bl	8000108 <strlen>
 8004d62:	4b0b      	ldr	r3, [pc, #44]	@ (8004d90 <siscanf+0x48>)
 8004d64:	466a      	mov	r2, sp
 8004d66:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d68:	2300      	movs	r3, #0
 8004d6a:	9003      	str	r0, [sp, #12]
 8004d6c:	9007      	str	r0, [sp, #28]
 8004d6e:	4809      	ldr	r0, [pc, #36]	@ (8004d94 <siscanf+0x4c>)
 8004d70:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004d72:	9314      	str	r3, [sp, #80]	@ 0x50
 8004d74:	3b01      	subs	r3, #1
 8004d76:	82d3      	strh	r3, [r2, #22]
 8004d78:	a902      	add	r1, sp, #8
 8004d7a:	0023      	movs	r3, r4
 8004d7c:	002a      	movs	r2, r5
 8004d7e:	6800      	ldr	r0, [r0, #0]
 8004d80:	9401      	str	r4, [sp, #4]
 8004d82:	f000 fc5d 	bl	8005640 <__ssvfiscanf_r>
 8004d86:	b01c      	add	sp, #112	@ 0x70
 8004d88:	bc30      	pop	{r4, r5}
 8004d8a:	bc08      	pop	{r3}
 8004d8c:	b003      	add	sp, #12
 8004d8e:	4718      	bx	r3
 8004d90:	08004dc1 	.word	0x08004dc1
 8004d94:	20000018 	.word	0x20000018

08004d98 <__sread>:
 8004d98:	b570      	push	{r4, r5, r6, lr}
 8004d9a:	000c      	movs	r4, r1
 8004d9c:	250e      	movs	r5, #14
 8004d9e:	5f49      	ldrsh	r1, [r1, r5]
 8004da0:	f000 f93a 	bl	8005018 <_read_r>
 8004da4:	2800      	cmp	r0, #0
 8004da6:	db03      	blt.n	8004db0 <__sread+0x18>
 8004da8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004daa:	181b      	adds	r3, r3, r0
 8004dac:	6563      	str	r3, [r4, #84]	@ 0x54
 8004dae:	bd70      	pop	{r4, r5, r6, pc}
 8004db0:	89a3      	ldrh	r3, [r4, #12]
 8004db2:	4a02      	ldr	r2, [pc, #8]	@ (8004dbc <__sread+0x24>)
 8004db4:	4013      	ands	r3, r2
 8004db6:	81a3      	strh	r3, [r4, #12]
 8004db8:	e7f9      	b.n	8004dae <__sread+0x16>
 8004dba:	46c0      	nop			@ (mov r8, r8)
 8004dbc:	ffffefff 	.word	0xffffefff

08004dc0 <__seofread>:
 8004dc0:	2000      	movs	r0, #0
 8004dc2:	4770      	bx	lr

08004dc4 <__swrite>:
 8004dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc6:	001f      	movs	r7, r3
 8004dc8:	898b      	ldrh	r3, [r1, #12]
 8004dca:	0005      	movs	r5, r0
 8004dcc:	000c      	movs	r4, r1
 8004dce:	0016      	movs	r6, r2
 8004dd0:	05db      	lsls	r3, r3, #23
 8004dd2:	d505      	bpl.n	8004de0 <__swrite+0x1c>
 8004dd4:	230e      	movs	r3, #14
 8004dd6:	5ec9      	ldrsh	r1, [r1, r3]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	2302      	movs	r3, #2
 8004ddc:	f000 f908 	bl	8004ff0 <_lseek_r>
 8004de0:	89a3      	ldrh	r3, [r4, #12]
 8004de2:	4a05      	ldr	r2, [pc, #20]	@ (8004df8 <__swrite+0x34>)
 8004de4:	0028      	movs	r0, r5
 8004de6:	4013      	ands	r3, r2
 8004de8:	81a3      	strh	r3, [r4, #12]
 8004dea:	0032      	movs	r2, r6
 8004dec:	230e      	movs	r3, #14
 8004dee:	5ee1      	ldrsh	r1, [r4, r3]
 8004df0:	003b      	movs	r3, r7
 8004df2:	f000 f925 	bl	8005040 <_write_r>
 8004df6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004df8:	ffffefff 	.word	0xffffefff

08004dfc <__sseek>:
 8004dfc:	b570      	push	{r4, r5, r6, lr}
 8004dfe:	000c      	movs	r4, r1
 8004e00:	250e      	movs	r5, #14
 8004e02:	5f49      	ldrsh	r1, [r1, r5]
 8004e04:	f000 f8f4 	bl	8004ff0 <_lseek_r>
 8004e08:	89a3      	ldrh	r3, [r4, #12]
 8004e0a:	1c42      	adds	r2, r0, #1
 8004e0c:	d103      	bne.n	8004e16 <__sseek+0x1a>
 8004e0e:	4a05      	ldr	r2, [pc, #20]	@ (8004e24 <__sseek+0x28>)
 8004e10:	4013      	ands	r3, r2
 8004e12:	81a3      	strh	r3, [r4, #12]
 8004e14:	bd70      	pop	{r4, r5, r6, pc}
 8004e16:	2280      	movs	r2, #128	@ 0x80
 8004e18:	0152      	lsls	r2, r2, #5
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	81a3      	strh	r3, [r4, #12]
 8004e1e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004e20:	e7f8      	b.n	8004e14 <__sseek+0x18>
 8004e22:	46c0      	nop			@ (mov r8, r8)
 8004e24:	ffffefff 	.word	0xffffefff

08004e28 <__sclose>:
 8004e28:	b510      	push	{r4, lr}
 8004e2a:	230e      	movs	r3, #14
 8004e2c:	5ec9      	ldrsh	r1, [r1, r3]
 8004e2e:	f000 f8cd 	bl	8004fcc <_close_r>
 8004e32:	bd10      	pop	{r4, pc}

08004e34 <__swbuf_r>:
 8004e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e36:	0006      	movs	r6, r0
 8004e38:	000d      	movs	r5, r1
 8004e3a:	0014      	movs	r4, r2
 8004e3c:	2800      	cmp	r0, #0
 8004e3e:	d004      	beq.n	8004e4a <__swbuf_r+0x16>
 8004e40:	6a03      	ldr	r3, [r0, #32]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d101      	bne.n	8004e4a <__swbuf_r+0x16>
 8004e46:	f7ff fea7 	bl	8004b98 <__sinit>
 8004e4a:	69a3      	ldr	r3, [r4, #24]
 8004e4c:	60a3      	str	r3, [r4, #8]
 8004e4e:	89a3      	ldrh	r3, [r4, #12]
 8004e50:	071b      	lsls	r3, r3, #28
 8004e52:	d502      	bpl.n	8004e5a <__swbuf_r+0x26>
 8004e54:	6923      	ldr	r3, [r4, #16]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d109      	bne.n	8004e6e <__swbuf_r+0x3a>
 8004e5a:	0021      	movs	r1, r4
 8004e5c:	0030      	movs	r0, r6
 8004e5e:	f000 f82b 	bl	8004eb8 <__swsetup_r>
 8004e62:	2800      	cmp	r0, #0
 8004e64:	d003      	beq.n	8004e6e <__swbuf_r+0x3a>
 8004e66:	2501      	movs	r5, #1
 8004e68:	426d      	negs	r5, r5
 8004e6a:	0028      	movs	r0, r5
 8004e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e6e:	6923      	ldr	r3, [r4, #16]
 8004e70:	6820      	ldr	r0, [r4, #0]
 8004e72:	b2ef      	uxtb	r7, r5
 8004e74:	1ac0      	subs	r0, r0, r3
 8004e76:	6963      	ldr	r3, [r4, #20]
 8004e78:	b2ed      	uxtb	r5, r5
 8004e7a:	4283      	cmp	r3, r0
 8004e7c:	dc05      	bgt.n	8004e8a <__swbuf_r+0x56>
 8004e7e:	0021      	movs	r1, r4
 8004e80:	0030      	movs	r0, r6
 8004e82:	f001 f9e7 	bl	8006254 <_fflush_r>
 8004e86:	2800      	cmp	r0, #0
 8004e88:	d1ed      	bne.n	8004e66 <__swbuf_r+0x32>
 8004e8a:	68a3      	ldr	r3, [r4, #8]
 8004e8c:	3001      	adds	r0, #1
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	60a3      	str	r3, [r4, #8]
 8004e92:	6823      	ldr	r3, [r4, #0]
 8004e94:	1c5a      	adds	r2, r3, #1
 8004e96:	6022      	str	r2, [r4, #0]
 8004e98:	701f      	strb	r7, [r3, #0]
 8004e9a:	6963      	ldr	r3, [r4, #20]
 8004e9c:	4283      	cmp	r3, r0
 8004e9e:	d004      	beq.n	8004eaa <__swbuf_r+0x76>
 8004ea0:	89a3      	ldrh	r3, [r4, #12]
 8004ea2:	07db      	lsls	r3, r3, #31
 8004ea4:	d5e1      	bpl.n	8004e6a <__swbuf_r+0x36>
 8004ea6:	2d0a      	cmp	r5, #10
 8004ea8:	d1df      	bne.n	8004e6a <__swbuf_r+0x36>
 8004eaa:	0021      	movs	r1, r4
 8004eac:	0030      	movs	r0, r6
 8004eae:	f001 f9d1 	bl	8006254 <_fflush_r>
 8004eb2:	2800      	cmp	r0, #0
 8004eb4:	d0d9      	beq.n	8004e6a <__swbuf_r+0x36>
 8004eb6:	e7d6      	b.n	8004e66 <__swbuf_r+0x32>

08004eb8 <__swsetup_r>:
 8004eb8:	4b2d      	ldr	r3, [pc, #180]	@ (8004f70 <__swsetup_r+0xb8>)
 8004eba:	b570      	push	{r4, r5, r6, lr}
 8004ebc:	0005      	movs	r5, r0
 8004ebe:	6818      	ldr	r0, [r3, #0]
 8004ec0:	000c      	movs	r4, r1
 8004ec2:	2800      	cmp	r0, #0
 8004ec4:	d004      	beq.n	8004ed0 <__swsetup_r+0x18>
 8004ec6:	6a03      	ldr	r3, [r0, #32]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d101      	bne.n	8004ed0 <__swsetup_r+0x18>
 8004ecc:	f7ff fe64 	bl	8004b98 <__sinit>
 8004ed0:	230c      	movs	r3, #12
 8004ed2:	5ee2      	ldrsh	r2, [r4, r3]
 8004ed4:	0713      	lsls	r3, r2, #28
 8004ed6:	d423      	bmi.n	8004f20 <__swsetup_r+0x68>
 8004ed8:	06d3      	lsls	r3, r2, #27
 8004eda:	d407      	bmi.n	8004eec <__swsetup_r+0x34>
 8004edc:	2309      	movs	r3, #9
 8004ede:	602b      	str	r3, [r5, #0]
 8004ee0:	2340      	movs	r3, #64	@ 0x40
 8004ee2:	2001      	movs	r0, #1
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	81a3      	strh	r3, [r4, #12]
 8004ee8:	4240      	negs	r0, r0
 8004eea:	e03a      	b.n	8004f62 <__swsetup_r+0xaa>
 8004eec:	0752      	lsls	r2, r2, #29
 8004eee:	d513      	bpl.n	8004f18 <__swsetup_r+0x60>
 8004ef0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ef2:	2900      	cmp	r1, #0
 8004ef4:	d008      	beq.n	8004f08 <__swsetup_r+0x50>
 8004ef6:	0023      	movs	r3, r4
 8004ef8:	3344      	adds	r3, #68	@ 0x44
 8004efa:	4299      	cmp	r1, r3
 8004efc:	d002      	beq.n	8004f04 <__swsetup_r+0x4c>
 8004efe:	0028      	movs	r0, r5
 8004f00:	f000 f8e8 	bl	80050d4 <_free_r>
 8004f04:	2300      	movs	r3, #0
 8004f06:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f08:	2224      	movs	r2, #36	@ 0x24
 8004f0a:	89a3      	ldrh	r3, [r4, #12]
 8004f0c:	4393      	bics	r3, r2
 8004f0e:	81a3      	strh	r3, [r4, #12]
 8004f10:	2300      	movs	r3, #0
 8004f12:	6063      	str	r3, [r4, #4]
 8004f14:	6923      	ldr	r3, [r4, #16]
 8004f16:	6023      	str	r3, [r4, #0]
 8004f18:	2308      	movs	r3, #8
 8004f1a:	89a2      	ldrh	r2, [r4, #12]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	81a3      	strh	r3, [r4, #12]
 8004f20:	6923      	ldr	r3, [r4, #16]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10b      	bne.n	8004f3e <__swsetup_r+0x86>
 8004f26:	21a0      	movs	r1, #160	@ 0xa0
 8004f28:	2280      	movs	r2, #128	@ 0x80
 8004f2a:	89a3      	ldrh	r3, [r4, #12]
 8004f2c:	0089      	lsls	r1, r1, #2
 8004f2e:	0092      	lsls	r2, r2, #2
 8004f30:	400b      	ands	r3, r1
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d003      	beq.n	8004f3e <__swsetup_r+0x86>
 8004f36:	0021      	movs	r1, r4
 8004f38:	0028      	movs	r0, r5
 8004f3a:	f001 f9e1 	bl	8006300 <__smakebuf_r>
 8004f3e:	230c      	movs	r3, #12
 8004f40:	5ee2      	ldrsh	r2, [r4, r3]
 8004f42:	2101      	movs	r1, #1
 8004f44:	0013      	movs	r3, r2
 8004f46:	400b      	ands	r3, r1
 8004f48:	420a      	tst	r2, r1
 8004f4a:	d00b      	beq.n	8004f64 <__swsetup_r+0xac>
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	60a3      	str	r3, [r4, #8]
 8004f50:	6963      	ldr	r3, [r4, #20]
 8004f52:	425b      	negs	r3, r3
 8004f54:	61a3      	str	r3, [r4, #24]
 8004f56:	2000      	movs	r0, #0
 8004f58:	6923      	ldr	r3, [r4, #16]
 8004f5a:	4283      	cmp	r3, r0
 8004f5c:	d101      	bne.n	8004f62 <__swsetup_r+0xaa>
 8004f5e:	0613      	lsls	r3, r2, #24
 8004f60:	d4be      	bmi.n	8004ee0 <__swsetup_r+0x28>
 8004f62:	bd70      	pop	{r4, r5, r6, pc}
 8004f64:	0791      	lsls	r1, r2, #30
 8004f66:	d400      	bmi.n	8004f6a <__swsetup_r+0xb2>
 8004f68:	6963      	ldr	r3, [r4, #20]
 8004f6a:	60a3      	str	r3, [r4, #8]
 8004f6c:	e7f3      	b.n	8004f56 <__swsetup_r+0x9e>
 8004f6e:	46c0      	nop			@ (mov r8, r8)
 8004f70:	20000018 	.word	0x20000018

08004f74 <memset>:
 8004f74:	0003      	movs	r3, r0
 8004f76:	1882      	adds	r2, r0, r2
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d100      	bne.n	8004f7e <memset+0xa>
 8004f7c:	4770      	bx	lr
 8004f7e:	7019      	strb	r1, [r3, #0]
 8004f80:	3301      	adds	r3, #1
 8004f82:	e7f9      	b.n	8004f78 <memset+0x4>

08004f84 <strchr>:
 8004f84:	b2c9      	uxtb	r1, r1
 8004f86:	7803      	ldrb	r3, [r0, #0]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d004      	beq.n	8004f96 <strchr+0x12>
 8004f8c:	428b      	cmp	r3, r1
 8004f8e:	d100      	bne.n	8004f92 <strchr+0xe>
 8004f90:	4770      	bx	lr
 8004f92:	3001      	adds	r0, #1
 8004f94:	e7f7      	b.n	8004f86 <strchr+0x2>
 8004f96:	424b      	negs	r3, r1
 8004f98:	4159      	adcs	r1, r3
 8004f9a:	4249      	negs	r1, r1
 8004f9c:	4008      	ands	r0, r1
 8004f9e:	e7f7      	b.n	8004f90 <strchr+0xc>

08004fa0 <strstr>:
 8004fa0:	780a      	ldrb	r2, [r1, #0]
 8004fa2:	b530      	push	{r4, r5, lr}
 8004fa4:	2a00      	cmp	r2, #0
 8004fa6:	d10c      	bne.n	8004fc2 <strstr+0x22>
 8004fa8:	bd30      	pop	{r4, r5, pc}
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d108      	bne.n	8004fc0 <strstr+0x20>
 8004fae:	2301      	movs	r3, #1
 8004fb0:	5ccc      	ldrb	r4, [r1, r3]
 8004fb2:	2c00      	cmp	r4, #0
 8004fb4:	d0f8      	beq.n	8004fa8 <strstr+0x8>
 8004fb6:	5cc5      	ldrb	r5, [r0, r3]
 8004fb8:	42a5      	cmp	r5, r4
 8004fba:	d101      	bne.n	8004fc0 <strstr+0x20>
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	e7f7      	b.n	8004fb0 <strstr+0x10>
 8004fc0:	3001      	adds	r0, #1
 8004fc2:	7803      	ldrb	r3, [r0, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1f0      	bne.n	8004faa <strstr+0xa>
 8004fc8:	0018      	movs	r0, r3
 8004fca:	e7ed      	b.n	8004fa8 <strstr+0x8>

08004fcc <_close_r>:
 8004fcc:	2300      	movs	r3, #0
 8004fce:	b570      	push	{r4, r5, r6, lr}
 8004fd0:	4d06      	ldr	r5, [pc, #24]	@ (8004fec <_close_r+0x20>)
 8004fd2:	0004      	movs	r4, r0
 8004fd4:	0008      	movs	r0, r1
 8004fd6:	602b      	str	r3, [r5, #0]
 8004fd8:	f7fb ff6d 	bl	8000eb6 <_close>
 8004fdc:	1c43      	adds	r3, r0, #1
 8004fde:	d103      	bne.n	8004fe8 <_close_r+0x1c>
 8004fe0:	682b      	ldr	r3, [r5, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d000      	beq.n	8004fe8 <_close_r+0x1c>
 8004fe6:	6023      	str	r3, [r4, #0]
 8004fe8:	bd70      	pop	{r4, r5, r6, pc}
 8004fea:	46c0      	nop			@ (mov r8, r8)
 8004fec:	20000388 	.word	0x20000388

08004ff0 <_lseek_r>:
 8004ff0:	b570      	push	{r4, r5, r6, lr}
 8004ff2:	0004      	movs	r4, r0
 8004ff4:	0008      	movs	r0, r1
 8004ff6:	0011      	movs	r1, r2
 8004ff8:	001a      	movs	r2, r3
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	4d05      	ldr	r5, [pc, #20]	@ (8005014 <_lseek_r+0x24>)
 8004ffe:	602b      	str	r3, [r5, #0]
 8005000:	f7fb ff7a 	bl	8000ef8 <_lseek>
 8005004:	1c43      	adds	r3, r0, #1
 8005006:	d103      	bne.n	8005010 <_lseek_r+0x20>
 8005008:	682b      	ldr	r3, [r5, #0]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d000      	beq.n	8005010 <_lseek_r+0x20>
 800500e:	6023      	str	r3, [r4, #0]
 8005010:	bd70      	pop	{r4, r5, r6, pc}
 8005012:	46c0      	nop			@ (mov r8, r8)
 8005014:	20000388 	.word	0x20000388

08005018 <_read_r>:
 8005018:	b570      	push	{r4, r5, r6, lr}
 800501a:	0004      	movs	r4, r0
 800501c:	0008      	movs	r0, r1
 800501e:	0011      	movs	r1, r2
 8005020:	001a      	movs	r2, r3
 8005022:	2300      	movs	r3, #0
 8005024:	4d05      	ldr	r5, [pc, #20]	@ (800503c <_read_r+0x24>)
 8005026:	602b      	str	r3, [r5, #0]
 8005028:	f7fb ff0c 	bl	8000e44 <_read>
 800502c:	1c43      	adds	r3, r0, #1
 800502e:	d103      	bne.n	8005038 <_read_r+0x20>
 8005030:	682b      	ldr	r3, [r5, #0]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d000      	beq.n	8005038 <_read_r+0x20>
 8005036:	6023      	str	r3, [r4, #0]
 8005038:	bd70      	pop	{r4, r5, r6, pc}
 800503a:	46c0      	nop			@ (mov r8, r8)
 800503c:	20000388 	.word	0x20000388

08005040 <_write_r>:
 8005040:	b570      	push	{r4, r5, r6, lr}
 8005042:	0004      	movs	r4, r0
 8005044:	0008      	movs	r0, r1
 8005046:	0011      	movs	r1, r2
 8005048:	001a      	movs	r2, r3
 800504a:	2300      	movs	r3, #0
 800504c:	4d05      	ldr	r5, [pc, #20]	@ (8005064 <_write_r+0x24>)
 800504e:	602b      	str	r3, [r5, #0]
 8005050:	f7fb ff15 	bl	8000e7e <_write>
 8005054:	1c43      	adds	r3, r0, #1
 8005056:	d103      	bne.n	8005060 <_write_r+0x20>
 8005058:	682b      	ldr	r3, [r5, #0]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d000      	beq.n	8005060 <_write_r+0x20>
 800505e:	6023      	str	r3, [r4, #0]
 8005060:	bd70      	pop	{r4, r5, r6, pc}
 8005062:	46c0      	nop			@ (mov r8, r8)
 8005064:	20000388 	.word	0x20000388

08005068 <__errno>:
 8005068:	4b01      	ldr	r3, [pc, #4]	@ (8005070 <__errno+0x8>)
 800506a:	6818      	ldr	r0, [r3, #0]
 800506c:	4770      	bx	lr
 800506e:	46c0      	nop			@ (mov r8, r8)
 8005070:	20000018 	.word	0x20000018

08005074 <__libc_init_array>:
 8005074:	b570      	push	{r4, r5, r6, lr}
 8005076:	2600      	movs	r6, #0
 8005078:	4c0c      	ldr	r4, [pc, #48]	@ (80050ac <__libc_init_array+0x38>)
 800507a:	4d0d      	ldr	r5, [pc, #52]	@ (80050b0 <__libc_init_array+0x3c>)
 800507c:	1b64      	subs	r4, r4, r5
 800507e:	10a4      	asrs	r4, r4, #2
 8005080:	42a6      	cmp	r6, r4
 8005082:	d109      	bne.n	8005098 <__libc_init_array+0x24>
 8005084:	2600      	movs	r6, #0
 8005086:	f001 fb93 	bl	80067b0 <_init>
 800508a:	4c0a      	ldr	r4, [pc, #40]	@ (80050b4 <__libc_init_array+0x40>)
 800508c:	4d0a      	ldr	r5, [pc, #40]	@ (80050b8 <__libc_init_array+0x44>)
 800508e:	1b64      	subs	r4, r4, r5
 8005090:	10a4      	asrs	r4, r4, #2
 8005092:	42a6      	cmp	r6, r4
 8005094:	d105      	bne.n	80050a2 <__libc_init_array+0x2e>
 8005096:	bd70      	pop	{r4, r5, r6, pc}
 8005098:	00b3      	lsls	r3, r6, #2
 800509a:	58eb      	ldr	r3, [r5, r3]
 800509c:	4798      	blx	r3
 800509e:	3601      	adds	r6, #1
 80050a0:	e7ee      	b.n	8005080 <__libc_init_array+0xc>
 80050a2:	00b3      	lsls	r3, r6, #2
 80050a4:	58eb      	ldr	r3, [r5, r3]
 80050a6:	4798      	blx	r3
 80050a8:	3601      	adds	r6, #1
 80050aa:	e7f2      	b.n	8005092 <__libc_init_array+0x1e>
 80050ac:	08006d04 	.word	0x08006d04
 80050b0:	08006d04 	.word	0x08006d04
 80050b4:	08006d08 	.word	0x08006d08
 80050b8:	08006d04 	.word	0x08006d04

080050bc <__retarget_lock_init_recursive>:
 80050bc:	4770      	bx	lr

080050be <__retarget_lock_acquire_recursive>:
 80050be:	4770      	bx	lr

080050c0 <__retarget_lock_release_recursive>:
 80050c0:	4770      	bx	lr

080050c2 <memcpy>:
 80050c2:	2300      	movs	r3, #0
 80050c4:	b510      	push	{r4, lr}
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d100      	bne.n	80050cc <memcpy+0xa>
 80050ca:	bd10      	pop	{r4, pc}
 80050cc:	5ccc      	ldrb	r4, [r1, r3]
 80050ce:	54c4      	strb	r4, [r0, r3]
 80050d0:	3301      	adds	r3, #1
 80050d2:	e7f8      	b.n	80050c6 <memcpy+0x4>

080050d4 <_free_r>:
 80050d4:	b570      	push	{r4, r5, r6, lr}
 80050d6:	0005      	movs	r5, r0
 80050d8:	1e0c      	subs	r4, r1, #0
 80050da:	d010      	beq.n	80050fe <_free_r+0x2a>
 80050dc:	3c04      	subs	r4, #4
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	da00      	bge.n	80050e6 <_free_r+0x12>
 80050e4:	18e4      	adds	r4, r4, r3
 80050e6:	0028      	movs	r0, r5
 80050e8:	f000 f8e0 	bl	80052ac <__malloc_lock>
 80050ec:	4a1d      	ldr	r2, [pc, #116]	@ (8005164 <_free_r+0x90>)
 80050ee:	6813      	ldr	r3, [r2, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d105      	bne.n	8005100 <_free_r+0x2c>
 80050f4:	6063      	str	r3, [r4, #4]
 80050f6:	6014      	str	r4, [r2, #0]
 80050f8:	0028      	movs	r0, r5
 80050fa:	f000 f8df 	bl	80052bc <__malloc_unlock>
 80050fe:	bd70      	pop	{r4, r5, r6, pc}
 8005100:	42a3      	cmp	r3, r4
 8005102:	d908      	bls.n	8005116 <_free_r+0x42>
 8005104:	6820      	ldr	r0, [r4, #0]
 8005106:	1821      	adds	r1, r4, r0
 8005108:	428b      	cmp	r3, r1
 800510a:	d1f3      	bne.n	80050f4 <_free_r+0x20>
 800510c:	6819      	ldr	r1, [r3, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	1809      	adds	r1, r1, r0
 8005112:	6021      	str	r1, [r4, #0]
 8005114:	e7ee      	b.n	80050f4 <_free_r+0x20>
 8005116:	001a      	movs	r2, r3
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <_free_r+0x4e>
 800511e:	42a3      	cmp	r3, r4
 8005120:	d9f9      	bls.n	8005116 <_free_r+0x42>
 8005122:	6811      	ldr	r1, [r2, #0]
 8005124:	1850      	adds	r0, r2, r1
 8005126:	42a0      	cmp	r0, r4
 8005128:	d10b      	bne.n	8005142 <_free_r+0x6e>
 800512a:	6820      	ldr	r0, [r4, #0]
 800512c:	1809      	adds	r1, r1, r0
 800512e:	1850      	adds	r0, r2, r1
 8005130:	6011      	str	r1, [r2, #0]
 8005132:	4283      	cmp	r3, r0
 8005134:	d1e0      	bne.n	80050f8 <_free_r+0x24>
 8005136:	6818      	ldr	r0, [r3, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	1841      	adds	r1, r0, r1
 800513c:	6011      	str	r1, [r2, #0]
 800513e:	6053      	str	r3, [r2, #4]
 8005140:	e7da      	b.n	80050f8 <_free_r+0x24>
 8005142:	42a0      	cmp	r0, r4
 8005144:	d902      	bls.n	800514c <_free_r+0x78>
 8005146:	230c      	movs	r3, #12
 8005148:	602b      	str	r3, [r5, #0]
 800514a:	e7d5      	b.n	80050f8 <_free_r+0x24>
 800514c:	6820      	ldr	r0, [r4, #0]
 800514e:	1821      	adds	r1, r4, r0
 8005150:	428b      	cmp	r3, r1
 8005152:	d103      	bne.n	800515c <_free_r+0x88>
 8005154:	6819      	ldr	r1, [r3, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	1809      	adds	r1, r1, r0
 800515a:	6021      	str	r1, [r4, #0]
 800515c:	6063      	str	r3, [r4, #4]
 800515e:	6054      	str	r4, [r2, #4]
 8005160:	e7ca      	b.n	80050f8 <_free_r+0x24>
 8005162:	46c0      	nop			@ (mov r8, r8)
 8005164:	20000394 	.word	0x20000394

08005168 <sbrk_aligned>:
 8005168:	b570      	push	{r4, r5, r6, lr}
 800516a:	4e0f      	ldr	r6, [pc, #60]	@ (80051a8 <sbrk_aligned+0x40>)
 800516c:	000d      	movs	r5, r1
 800516e:	6831      	ldr	r1, [r6, #0]
 8005170:	0004      	movs	r4, r0
 8005172:	2900      	cmp	r1, #0
 8005174:	d102      	bne.n	800517c <sbrk_aligned+0x14>
 8005176:	f001 f9b3 	bl	80064e0 <_sbrk_r>
 800517a:	6030      	str	r0, [r6, #0]
 800517c:	0029      	movs	r1, r5
 800517e:	0020      	movs	r0, r4
 8005180:	f001 f9ae 	bl	80064e0 <_sbrk_r>
 8005184:	1c43      	adds	r3, r0, #1
 8005186:	d103      	bne.n	8005190 <sbrk_aligned+0x28>
 8005188:	2501      	movs	r5, #1
 800518a:	426d      	negs	r5, r5
 800518c:	0028      	movs	r0, r5
 800518e:	bd70      	pop	{r4, r5, r6, pc}
 8005190:	2303      	movs	r3, #3
 8005192:	1cc5      	adds	r5, r0, #3
 8005194:	439d      	bics	r5, r3
 8005196:	42a8      	cmp	r0, r5
 8005198:	d0f8      	beq.n	800518c <sbrk_aligned+0x24>
 800519a:	1a29      	subs	r1, r5, r0
 800519c:	0020      	movs	r0, r4
 800519e:	f001 f99f 	bl	80064e0 <_sbrk_r>
 80051a2:	3001      	adds	r0, #1
 80051a4:	d1f2      	bne.n	800518c <sbrk_aligned+0x24>
 80051a6:	e7ef      	b.n	8005188 <sbrk_aligned+0x20>
 80051a8:	20000390 	.word	0x20000390

080051ac <_malloc_r>:
 80051ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051ae:	2203      	movs	r2, #3
 80051b0:	1ccb      	adds	r3, r1, #3
 80051b2:	4393      	bics	r3, r2
 80051b4:	3308      	adds	r3, #8
 80051b6:	0005      	movs	r5, r0
 80051b8:	001f      	movs	r7, r3
 80051ba:	2b0c      	cmp	r3, #12
 80051bc:	d234      	bcs.n	8005228 <_malloc_r+0x7c>
 80051be:	270c      	movs	r7, #12
 80051c0:	42b9      	cmp	r1, r7
 80051c2:	d833      	bhi.n	800522c <_malloc_r+0x80>
 80051c4:	0028      	movs	r0, r5
 80051c6:	f000 f871 	bl	80052ac <__malloc_lock>
 80051ca:	4e37      	ldr	r6, [pc, #220]	@ (80052a8 <_malloc_r+0xfc>)
 80051cc:	6833      	ldr	r3, [r6, #0]
 80051ce:	001c      	movs	r4, r3
 80051d0:	2c00      	cmp	r4, #0
 80051d2:	d12f      	bne.n	8005234 <_malloc_r+0x88>
 80051d4:	0039      	movs	r1, r7
 80051d6:	0028      	movs	r0, r5
 80051d8:	f7ff ffc6 	bl	8005168 <sbrk_aligned>
 80051dc:	0004      	movs	r4, r0
 80051de:	1c43      	adds	r3, r0, #1
 80051e0:	d15f      	bne.n	80052a2 <_malloc_r+0xf6>
 80051e2:	6834      	ldr	r4, [r6, #0]
 80051e4:	9400      	str	r4, [sp, #0]
 80051e6:	9b00      	ldr	r3, [sp, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d14a      	bne.n	8005282 <_malloc_r+0xd6>
 80051ec:	2c00      	cmp	r4, #0
 80051ee:	d052      	beq.n	8005296 <_malloc_r+0xea>
 80051f0:	6823      	ldr	r3, [r4, #0]
 80051f2:	0028      	movs	r0, r5
 80051f4:	18e3      	adds	r3, r4, r3
 80051f6:	9900      	ldr	r1, [sp, #0]
 80051f8:	9301      	str	r3, [sp, #4]
 80051fa:	f001 f971 	bl	80064e0 <_sbrk_r>
 80051fe:	9b01      	ldr	r3, [sp, #4]
 8005200:	4283      	cmp	r3, r0
 8005202:	d148      	bne.n	8005296 <_malloc_r+0xea>
 8005204:	6823      	ldr	r3, [r4, #0]
 8005206:	0028      	movs	r0, r5
 8005208:	1aff      	subs	r7, r7, r3
 800520a:	0039      	movs	r1, r7
 800520c:	f7ff ffac 	bl	8005168 <sbrk_aligned>
 8005210:	3001      	adds	r0, #1
 8005212:	d040      	beq.n	8005296 <_malloc_r+0xea>
 8005214:	6823      	ldr	r3, [r4, #0]
 8005216:	19db      	adds	r3, r3, r7
 8005218:	6023      	str	r3, [r4, #0]
 800521a:	6833      	ldr	r3, [r6, #0]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	2a00      	cmp	r2, #0
 8005220:	d133      	bne.n	800528a <_malloc_r+0xde>
 8005222:	9b00      	ldr	r3, [sp, #0]
 8005224:	6033      	str	r3, [r6, #0]
 8005226:	e019      	b.n	800525c <_malloc_r+0xb0>
 8005228:	2b00      	cmp	r3, #0
 800522a:	dac9      	bge.n	80051c0 <_malloc_r+0x14>
 800522c:	230c      	movs	r3, #12
 800522e:	602b      	str	r3, [r5, #0]
 8005230:	2000      	movs	r0, #0
 8005232:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005234:	6821      	ldr	r1, [r4, #0]
 8005236:	1bc9      	subs	r1, r1, r7
 8005238:	d420      	bmi.n	800527c <_malloc_r+0xd0>
 800523a:	290b      	cmp	r1, #11
 800523c:	d90a      	bls.n	8005254 <_malloc_r+0xa8>
 800523e:	19e2      	adds	r2, r4, r7
 8005240:	6027      	str	r7, [r4, #0]
 8005242:	42a3      	cmp	r3, r4
 8005244:	d104      	bne.n	8005250 <_malloc_r+0xa4>
 8005246:	6032      	str	r2, [r6, #0]
 8005248:	6863      	ldr	r3, [r4, #4]
 800524a:	6011      	str	r1, [r2, #0]
 800524c:	6053      	str	r3, [r2, #4]
 800524e:	e005      	b.n	800525c <_malloc_r+0xb0>
 8005250:	605a      	str	r2, [r3, #4]
 8005252:	e7f9      	b.n	8005248 <_malloc_r+0x9c>
 8005254:	6862      	ldr	r2, [r4, #4]
 8005256:	42a3      	cmp	r3, r4
 8005258:	d10e      	bne.n	8005278 <_malloc_r+0xcc>
 800525a:	6032      	str	r2, [r6, #0]
 800525c:	0028      	movs	r0, r5
 800525e:	f000 f82d 	bl	80052bc <__malloc_unlock>
 8005262:	0020      	movs	r0, r4
 8005264:	2207      	movs	r2, #7
 8005266:	300b      	adds	r0, #11
 8005268:	1d23      	adds	r3, r4, #4
 800526a:	4390      	bics	r0, r2
 800526c:	1ac2      	subs	r2, r0, r3
 800526e:	4298      	cmp	r0, r3
 8005270:	d0df      	beq.n	8005232 <_malloc_r+0x86>
 8005272:	1a1b      	subs	r3, r3, r0
 8005274:	50a3      	str	r3, [r4, r2]
 8005276:	e7dc      	b.n	8005232 <_malloc_r+0x86>
 8005278:	605a      	str	r2, [r3, #4]
 800527a:	e7ef      	b.n	800525c <_malloc_r+0xb0>
 800527c:	0023      	movs	r3, r4
 800527e:	6864      	ldr	r4, [r4, #4]
 8005280:	e7a6      	b.n	80051d0 <_malloc_r+0x24>
 8005282:	9c00      	ldr	r4, [sp, #0]
 8005284:	6863      	ldr	r3, [r4, #4]
 8005286:	9300      	str	r3, [sp, #0]
 8005288:	e7ad      	b.n	80051e6 <_malloc_r+0x3a>
 800528a:	001a      	movs	r2, r3
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	42a3      	cmp	r3, r4
 8005290:	d1fb      	bne.n	800528a <_malloc_r+0xde>
 8005292:	2300      	movs	r3, #0
 8005294:	e7da      	b.n	800524c <_malloc_r+0xa0>
 8005296:	230c      	movs	r3, #12
 8005298:	0028      	movs	r0, r5
 800529a:	602b      	str	r3, [r5, #0]
 800529c:	f000 f80e 	bl	80052bc <__malloc_unlock>
 80052a0:	e7c6      	b.n	8005230 <_malloc_r+0x84>
 80052a2:	6007      	str	r7, [r0, #0]
 80052a4:	e7da      	b.n	800525c <_malloc_r+0xb0>
 80052a6:	46c0      	nop			@ (mov r8, r8)
 80052a8:	20000394 	.word	0x20000394

080052ac <__malloc_lock>:
 80052ac:	b510      	push	{r4, lr}
 80052ae:	4802      	ldr	r0, [pc, #8]	@ (80052b8 <__malloc_lock+0xc>)
 80052b0:	f7ff ff05 	bl	80050be <__retarget_lock_acquire_recursive>
 80052b4:	bd10      	pop	{r4, pc}
 80052b6:	46c0      	nop			@ (mov r8, r8)
 80052b8:	2000038c 	.word	0x2000038c

080052bc <__malloc_unlock>:
 80052bc:	b510      	push	{r4, lr}
 80052be:	4802      	ldr	r0, [pc, #8]	@ (80052c8 <__malloc_unlock+0xc>)
 80052c0:	f7ff fefe 	bl	80050c0 <__retarget_lock_release_recursive>
 80052c4:	bd10      	pop	{r4, pc}
 80052c6:	46c0      	nop			@ (mov r8, r8)
 80052c8:	2000038c 	.word	0x2000038c

080052cc <__ssputs_r>:
 80052cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052ce:	688e      	ldr	r6, [r1, #8]
 80052d0:	b085      	sub	sp, #20
 80052d2:	001f      	movs	r7, r3
 80052d4:	000c      	movs	r4, r1
 80052d6:	680b      	ldr	r3, [r1, #0]
 80052d8:	9002      	str	r0, [sp, #8]
 80052da:	9203      	str	r2, [sp, #12]
 80052dc:	42be      	cmp	r6, r7
 80052de:	d830      	bhi.n	8005342 <__ssputs_r+0x76>
 80052e0:	210c      	movs	r1, #12
 80052e2:	5e62      	ldrsh	r2, [r4, r1]
 80052e4:	2190      	movs	r1, #144	@ 0x90
 80052e6:	00c9      	lsls	r1, r1, #3
 80052e8:	420a      	tst	r2, r1
 80052ea:	d028      	beq.n	800533e <__ssputs_r+0x72>
 80052ec:	2003      	movs	r0, #3
 80052ee:	6921      	ldr	r1, [r4, #16]
 80052f0:	1a5b      	subs	r3, r3, r1
 80052f2:	9301      	str	r3, [sp, #4]
 80052f4:	6963      	ldr	r3, [r4, #20]
 80052f6:	4343      	muls	r3, r0
 80052f8:	9801      	ldr	r0, [sp, #4]
 80052fa:	0fdd      	lsrs	r5, r3, #31
 80052fc:	18ed      	adds	r5, r5, r3
 80052fe:	1c7b      	adds	r3, r7, #1
 8005300:	181b      	adds	r3, r3, r0
 8005302:	106d      	asrs	r5, r5, #1
 8005304:	42ab      	cmp	r3, r5
 8005306:	d900      	bls.n	800530a <__ssputs_r+0x3e>
 8005308:	001d      	movs	r5, r3
 800530a:	0552      	lsls	r2, r2, #21
 800530c:	d528      	bpl.n	8005360 <__ssputs_r+0x94>
 800530e:	0029      	movs	r1, r5
 8005310:	9802      	ldr	r0, [sp, #8]
 8005312:	f7ff ff4b 	bl	80051ac <_malloc_r>
 8005316:	1e06      	subs	r6, r0, #0
 8005318:	d02c      	beq.n	8005374 <__ssputs_r+0xa8>
 800531a:	9a01      	ldr	r2, [sp, #4]
 800531c:	6921      	ldr	r1, [r4, #16]
 800531e:	f7ff fed0 	bl	80050c2 <memcpy>
 8005322:	89a2      	ldrh	r2, [r4, #12]
 8005324:	4b18      	ldr	r3, [pc, #96]	@ (8005388 <__ssputs_r+0xbc>)
 8005326:	401a      	ands	r2, r3
 8005328:	2380      	movs	r3, #128	@ 0x80
 800532a:	4313      	orrs	r3, r2
 800532c:	81a3      	strh	r3, [r4, #12]
 800532e:	9b01      	ldr	r3, [sp, #4]
 8005330:	6126      	str	r6, [r4, #16]
 8005332:	18f6      	adds	r6, r6, r3
 8005334:	6026      	str	r6, [r4, #0]
 8005336:	003e      	movs	r6, r7
 8005338:	6165      	str	r5, [r4, #20]
 800533a:	1aed      	subs	r5, r5, r3
 800533c:	60a5      	str	r5, [r4, #8]
 800533e:	42be      	cmp	r6, r7
 8005340:	d900      	bls.n	8005344 <__ssputs_r+0x78>
 8005342:	003e      	movs	r6, r7
 8005344:	0032      	movs	r2, r6
 8005346:	9903      	ldr	r1, [sp, #12]
 8005348:	6820      	ldr	r0, [r4, #0]
 800534a:	f001 f891 	bl	8006470 <memmove>
 800534e:	2000      	movs	r0, #0
 8005350:	68a3      	ldr	r3, [r4, #8]
 8005352:	1b9b      	subs	r3, r3, r6
 8005354:	60a3      	str	r3, [r4, #8]
 8005356:	6823      	ldr	r3, [r4, #0]
 8005358:	199b      	adds	r3, r3, r6
 800535a:	6023      	str	r3, [r4, #0]
 800535c:	b005      	add	sp, #20
 800535e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005360:	002a      	movs	r2, r5
 8005362:	9802      	ldr	r0, [sp, #8]
 8005364:	f001 f8d9 	bl	800651a <_realloc_r>
 8005368:	1e06      	subs	r6, r0, #0
 800536a:	d1e0      	bne.n	800532e <__ssputs_r+0x62>
 800536c:	6921      	ldr	r1, [r4, #16]
 800536e:	9802      	ldr	r0, [sp, #8]
 8005370:	f7ff feb0 	bl	80050d4 <_free_r>
 8005374:	230c      	movs	r3, #12
 8005376:	2001      	movs	r0, #1
 8005378:	9a02      	ldr	r2, [sp, #8]
 800537a:	4240      	negs	r0, r0
 800537c:	6013      	str	r3, [r2, #0]
 800537e:	89a2      	ldrh	r2, [r4, #12]
 8005380:	3334      	adds	r3, #52	@ 0x34
 8005382:	4313      	orrs	r3, r2
 8005384:	81a3      	strh	r3, [r4, #12]
 8005386:	e7e9      	b.n	800535c <__ssputs_r+0x90>
 8005388:	fffffb7f 	.word	0xfffffb7f

0800538c <_svfiprintf_r>:
 800538c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800538e:	b0a1      	sub	sp, #132	@ 0x84
 8005390:	9003      	str	r0, [sp, #12]
 8005392:	001d      	movs	r5, r3
 8005394:	898b      	ldrh	r3, [r1, #12]
 8005396:	000f      	movs	r7, r1
 8005398:	0016      	movs	r6, r2
 800539a:	061b      	lsls	r3, r3, #24
 800539c:	d511      	bpl.n	80053c2 <_svfiprintf_r+0x36>
 800539e:	690b      	ldr	r3, [r1, #16]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d10e      	bne.n	80053c2 <_svfiprintf_r+0x36>
 80053a4:	2140      	movs	r1, #64	@ 0x40
 80053a6:	f7ff ff01 	bl	80051ac <_malloc_r>
 80053aa:	6038      	str	r0, [r7, #0]
 80053ac:	6138      	str	r0, [r7, #16]
 80053ae:	2800      	cmp	r0, #0
 80053b0:	d105      	bne.n	80053be <_svfiprintf_r+0x32>
 80053b2:	230c      	movs	r3, #12
 80053b4:	9a03      	ldr	r2, [sp, #12]
 80053b6:	6013      	str	r3, [r2, #0]
 80053b8:	2001      	movs	r0, #1
 80053ba:	4240      	negs	r0, r0
 80053bc:	e0cf      	b.n	800555e <_svfiprintf_r+0x1d2>
 80053be:	2340      	movs	r3, #64	@ 0x40
 80053c0:	617b      	str	r3, [r7, #20]
 80053c2:	2300      	movs	r3, #0
 80053c4:	ac08      	add	r4, sp, #32
 80053c6:	6163      	str	r3, [r4, #20]
 80053c8:	3320      	adds	r3, #32
 80053ca:	7663      	strb	r3, [r4, #25]
 80053cc:	3310      	adds	r3, #16
 80053ce:	76a3      	strb	r3, [r4, #26]
 80053d0:	9507      	str	r5, [sp, #28]
 80053d2:	0035      	movs	r5, r6
 80053d4:	782b      	ldrb	r3, [r5, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d001      	beq.n	80053de <_svfiprintf_r+0x52>
 80053da:	2b25      	cmp	r3, #37	@ 0x25
 80053dc:	d148      	bne.n	8005470 <_svfiprintf_r+0xe4>
 80053de:	1bab      	subs	r3, r5, r6
 80053e0:	9305      	str	r3, [sp, #20]
 80053e2:	42b5      	cmp	r5, r6
 80053e4:	d00b      	beq.n	80053fe <_svfiprintf_r+0x72>
 80053e6:	0032      	movs	r2, r6
 80053e8:	0039      	movs	r1, r7
 80053ea:	9803      	ldr	r0, [sp, #12]
 80053ec:	f7ff ff6e 	bl	80052cc <__ssputs_r>
 80053f0:	3001      	adds	r0, #1
 80053f2:	d100      	bne.n	80053f6 <_svfiprintf_r+0x6a>
 80053f4:	e0ae      	b.n	8005554 <_svfiprintf_r+0x1c8>
 80053f6:	6963      	ldr	r3, [r4, #20]
 80053f8:	9a05      	ldr	r2, [sp, #20]
 80053fa:	189b      	adds	r3, r3, r2
 80053fc:	6163      	str	r3, [r4, #20]
 80053fe:	782b      	ldrb	r3, [r5, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d100      	bne.n	8005406 <_svfiprintf_r+0x7a>
 8005404:	e0a6      	b.n	8005554 <_svfiprintf_r+0x1c8>
 8005406:	2201      	movs	r2, #1
 8005408:	2300      	movs	r3, #0
 800540a:	4252      	negs	r2, r2
 800540c:	6062      	str	r2, [r4, #4]
 800540e:	a904      	add	r1, sp, #16
 8005410:	3254      	adds	r2, #84	@ 0x54
 8005412:	1852      	adds	r2, r2, r1
 8005414:	1c6e      	adds	r6, r5, #1
 8005416:	6023      	str	r3, [r4, #0]
 8005418:	60e3      	str	r3, [r4, #12]
 800541a:	60a3      	str	r3, [r4, #8]
 800541c:	7013      	strb	r3, [r2, #0]
 800541e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005420:	4b54      	ldr	r3, [pc, #336]	@ (8005574 <_svfiprintf_r+0x1e8>)
 8005422:	2205      	movs	r2, #5
 8005424:	0018      	movs	r0, r3
 8005426:	7831      	ldrb	r1, [r6, #0]
 8005428:	9305      	str	r3, [sp, #20]
 800542a:	f001 f86b 	bl	8006504 <memchr>
 800542e:	1c75      	adds	r5, r6, #1
 8005430:	2800      	cmp	r0, #0
 8005432:	d11f      	bne.n	8005474 <_svfiprintf_r+0xe8>
 8005434:	6822      	ldr	r2, [r4, #0]
 8005436:	06d3      	lsls	r3, r2, #27
 8005438:	d504      	bpl.n	8005444 <_svfiprintf_r+0xb8>
 800543a:	2353      	movs	r3, #83	@ 0x53
 800543c:	a904      	add	r1, sp, #16
 800543e:	185b      	adds	r3, r3, r1
 8005440:	2120      	movs	r1, #32
 8005442:	7019      	strb	r1, [r3, #0]
 8005444:	0713      	lsls	r3, r2, #28
 8005446:	d504      	bpl.n	8005452 <_svfiprintf_r+0xc6>
 8005448:	2353      	movs	r3, #83	@ 0x53
 800544a:	a904      	add	r1, sp, #16
 800544c:	185b      	adds	r3, r3, r1
 800544e:	212b      	movs	r1, #43	@ 0x2b
 8005450:	7019      	strb	r1, [r3, #0]
 8005452:	7833      	ldrb	r3, [r6, #0]
 8005454:	2b2a      	cmp	r3, #42	@ 0x2a
 8005456:	d016      	beq.n	8005486 <_svfiprintf_r+0xfa>
 8005458:	0035      	movs	r5, r6
 800545a:	2100      	movs	r1, #0
 800545c:	200a      	movs	r0, #10
 800545e:	68e3      	ldr	r3, [r4, #12]
 8005460:	782a      	ldrb	r2, [r5, #0]
 8005462:	1c6e      	adds	r6, r5, #1
 8005464:	3a30      	subs	r2, #48	@ 0x30
 8005466:	2a09      	cmp	r2, #9
 8005468:	d950      	bls.n	800550c <_svfiprintf_r+0x180>
 800546a:	2900      	cmp	r1, #0
 800546c:	d111      	bne.n	8005492 <_svfiprintf_r+0x106>
 800546e:	e017      	b.n	80054a0 <_svfiprintf_r+0x114>
 8005470:	3501      	adds	r5, #1
 8005472:	e7af      	b.n	80053d4 <_svfiprintf_r+0x48>
 8005474:	9b05      	ldr	r3, [sp, #20]
 8005476:	6822      	ldr	r2, [r4, #0]
 8005478:	1ac0      	subs	r0, r0, r3
 800547a:	2301      	movs	r3, #1
 800547c:	4083      	lsls	r3, r0
 800547e:	4313      	orrs	r3, r2
 8005480:	002e      	movs	r6, r5
 8005482:	6023      	str	r3, [r4, #0]
 8005484:	e7cc      	b.n	8005420 <_svfiprintf_r+0x94>
 8005486:	9b07      	ldr	r3, [sp, #28]
 8005488:	1d19      	adds	r1, r3, #4
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	9107      	str	r1, [sp, #28]
 800548e:	2b00      	cmp	r3, #0
 8005490:	db01      	blt.n	8005496 <_svfiprintf_r+0x10a>
 8005492:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005494:	e004      	b.n	80054a0 <_svfiprintf_r+0x114>
 8005496:	425b      	negs	r3, r3
 8005498:	60e3      	str	r3, [r4, #12]
 800549a:	2302      	movs	r3, #2
 800549c:	4313      	orrs	r3, r2
 800549e:	6023      	str	r3, [r4, #0]
 80054a0:	782b      	ldrb	r3, [r5, #0]
 80054a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80054a4:	d10c      	bne.n	80054c0 <_svfiprintf_r+0x134>
 80054a6:	786b      	ldrb	r3, [r5, #1]
 80054a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80054aa:	d134      	bne.n	8005516 <_svfiprintf_r+0x18a>
 80054ac:	9b07      	ldr	r3, [sp, #28]
 80054ae:	3502      	adds	r5, #2
 80054b0:	1d1a      	adds	r2, r3, #4
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	9207      	str	r2, [sp, #28]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	da01      	bge.n	80054be <_svfiprintf_r+0x132>
 80054ba:	2301      	movs	r3, #1
 80054bc:	425b      	negs	r3, r3
 80054be:	9309      	str	r3, [sp, #36]	@ 0x24
 80054c0:	4e2d      	ldr	r6, [pc, #180]	@ (8005578 <_svfiprintf_r+0x1ec>)
 80054c2:	2203      	movs	r2, #3
 80054c4:	0030      	movs	r0, r6
 80054c6:	7829      	ldrb	r1, [r5, #0]
 80054c8:	f001 f81c 	bl	8006504 <memchr>
 80054cc:	2800      	cmp	r0, #0
 80054ce:	d006      	beq.n	80054de <_svfiprintf_r+0x152>
 80054d0:	2340      	movs	r3, #64	@ 0x40
 80054d2:	1b80      	subs	r0, r0, r6
 80054d4:	4083      	lsls	r3, r0
 80054d6:	6822      	ldr	r2, [r4, #0]
 80054d8:	3501      	adds	r5, #1
 80054da:	4313      	orrs	r3, r2
 80054dc:	6023      	str	r3, [r4, #0]
 80054de:	7829      	ldrb	r1, [r5, #0]
 80054e0:	2206      	movs	r2, #6
 80054e2:	4826      	ldr	r0, [pc, #152]	@ (800557c <_svfiprintf_r+0x1f0>)
 80054e4:	1c6e      	adds	r6, r5, #1
 80054e6:	7621      	strb	r1, [r4, #24]
 80054e8:	f001 f80c 	bl	8006504 <memchr>
 80054ec:	2800      	cmp	r0, #0
 80054ee:	d038      	beq.n	8005562 <_svfiprintf_r+0x1d6>
 80054f0:	4b23      	ldr	r3, [pc, #140]	@ (8005580 <_svfiprintf_r+0x1f4>)
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d122      	bne.n	800553c <_svfiprintf_r+0x1b0>
 80054f6:	2207      	movs	r2, #7
 80054f8:	9b07      	ldr	r3, [sp, #28]
 80054fa:	3307      	adds	r3, #7
 80054fc:	4393      	bics	r3, r2
 80054fe:	3308      	adds	r3, #8
 8005500:	9307      	str	r3, [sp, #28]
 8005502:	6963      	ldr	r3, [r4, #20]
 8005504:	9a04      	ldr	r2, [sp, #16]
 8005506:	189b      	adds	r3, r3, r2
 8005508:	6163      	str	r3, [r4, #20]
 800550a:	e762      	b.n	80053d2 <_svfiprintf_r+0x46>
 800550c:	4343      	muls	r3, r0
 800550e:	0035      	movs	r5, r6
 8005510:	2101      	movs	r1, #1
 8005512:	189b      	adds	r3, r3, r2
 8005514:	e7a4      	b.n	8005460 <_svfiprintf_r+0xd4>
 8005516:	2300      	movs	r3, #0
 8005518:	200a      	movs	r0, #10
 800551a:	0019      	movs	r1, r3
 800551c:	3501      	adds	r5, #1
 800551e:	6063      	str	r3, [r4, #4]
 8005520:	782a      	ldrb	r2, [r5, #0]
 8005522:	1c6e      	adds	r6, r5, #1
 8005524:	3a30      	subs	r2, #48	@ 0x30
 8005526:	2a09      	cmp	r2, #9
 8005528:	d903      	bls.n	8005532 <_svfiprintf_r+0x1a6>
 800552a:	2b00      	cmp	r3, #0
 800552c:	d0c8      	beq.n	80054c0 <_svfiprintf_r+0x134>
 800552e:	9109      	str	r1, [sp, #36]	@ 0x24
 8005530:	e7c6      	b.n	80054c0 <_svfiprintf_r+0x134>
 8005532:	4341      	muls	r1, r0
 8005534:	0035      	movs	r5, r6
 8005536:	2301      	movs	r3, #1
 8005538:	1889      	adds	r1, r1, r2
 800553a:	e7f1      	b.n	8005520 <_svfiprintf_r+0x194>
 800553c:	aa07      	add	r2, sp, #28
 800553e:	9200      	str	r2, [sp, #0]
 8005540:	0021      	movs	r1, r4
 8005542:	003a      	movs	r2, r7
 8005544:	4b0f      	ldr	r3, [pc, #60]	@ (8005584 <_svfiprintf_r+0x1f8>)
 8005546:	9803      	ldr	r0, [sp, #12]
 8005548:	e000      	b.n	800554c <_svfiprintf_r+0x1c0>
 800554a:	bf00      	nop
 800554c:	9004      	str	r0, [sp, #16]
 800554e:	9b04      	ldr	r3, [sp, #16]
 8005550:	3301      	adds	r3, #1
 8005552:	d1d6      	bne.n	8005502 <_svfiprintf_r+0x176>
 8005554:	89bb      	ldrh	r3, [r7, #12]
 8005556:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005558:	065b      	lsls	r3, r3, #25
 800555a:	d500      	bpl.n	800555e <_svfiprintf_r+0x1d2>
 800555c:	e72c      	b.n	80053b8 <_svfiprintf_r+0x2c>
 800555e:	b021      	add	sp, #132	@ 0x84
 8005560:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005562:	aa07      	add	r2, sp, #28
 8005564:	9200      	str	r2, [sp, #0]
 8005566:	0021      	movs	r1, r4
 8005568:	003a      	movs	r2, r7
 800556a:	4b06      	ldr	r3, [pc, #24]	@ (8005584 <_svfiprintf_r+0x1f8>)
 800556c:	9803      	ldr	r0, [sp, #12]
 800556e:	f000 fb7d 	bl	8005c6c <_printf_i>
 8005572:	e7eb      	b.n	800554c <_svfiprintf_r+0x1c0>
 8005574:	08006bb4 	.word	0x08006bb4
 8005578:	08006bba 	.word	0x08006bba
 800557c:	08006bbe 	.word	0x08006bbe
 8005580:	00000000 	.word	0x00000000
 8005584:	080052cd 	.word	0x080052cd

08005588 <_sungetc_r>:
 8005588:	b570      	push	{r4, r5, r6, lr}
 800558a:	0014      	movs	r4, r2
 800558c:	1c4b      	adds	r3, r1, #1
 800558e:	d103      	bne.n	8005598 <_sungetc_r+0x10>
 8005590:	2501      	movs	r5, #1
 8005592:	426d      	negs	r5, r5
 8005594:	0028      	movs	r0, r5
 8005596:	bd70      	pop	{r4, r5, r6, pc}
 8005598:	8993      	ldrh	r3, [r2, #12]
 800559a:	2220      	movs	r2, #32
 800559c:	4393      	bics	r3, r2
 800559e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80055a0:	81a3      	strh	r3, [r4, #12]
 80055a2:	b2ce      	uxtb	r6, r1
 80055a4:	6863      	ldr	r3, [r4, #4]
 80055a6:	b2cd      	uxtb	r5, r1
 80055a8:	2a00      	cmp	r2, #0
 80055aa:	d010      	beq.n	80055ce <_sungetc_r+0x46>
 80055ac:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80055ae:	429a      	cmp	r2, r3
 80055b0:	dd07      	ble.n	80055c2 <_sungetc_r+0x3a>
 80055b2:	6823      	ldr	r3, [r4, #0]
 80055b4:	3b01      	subs	r3, #1
 80055b6:	6023      	str	r3, [r4, #0]
 80055b8:	701e      	strb	r6, [r3, #0]
 80055ba:	6863      	ldr	r3, [r4, #4]
 80055bc:	3301      	adds	r3, #1
 80055be:	6063      	str	r3, [r4, #4]
 80055c0:	e7e8      	b.n	8005594 <_sungetc_r+0xc>
 80055c2:	0021      	movs	r1, r4
 80055c4:	f000 ff16 	bl	80063f4 <__submore>
 80055c8:	2800      	cmp	r0, #0
 80055ca:	d0f2      	beq.n	80055b2 <_sungetc_r+0x2a>
 80055cc:	e7e0      	b.n	8005590 <_sungetc_r+0x8>
 80055ce:	6921      	ldr	r1, [r4, #16]
 80055d0:	6822      	ldr	r2, [r4, #0]
 80055d2:	2900      	cmp	r1, #0
 80055d4:	d007      	beq.n	80055e6 <_sungetc_r+0x5e>
 80055d6:	4291      	cmp	r1, r2
 80055d8:	d205      	bcs.n	80055e6 <_sungetc_r+0x5e>
 80055da:	1e51      	subs	r1, r2, #1
 80055dc:	7808      	ldrb	r0, [r1, #0]
 80055de:	42a8      	cmp	r0, r5
 80055e0:	d101      	bne.n	80055e6 <_sungetc_r+0x5e>
 80055e2:	6021      	str	r1, [r4, #0]
 80055e4:	e7ea      	b.n	80055bc <_sungetc_r+0x34>
 80055e6:	6423      	str	r3, [r4, #64]	@ 0x40
 80055e8:	0023      	movs	r3, r4
 80055ea:	3344      	adds	r3, #68	@ 0x44
 80055ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80055ee:	2303      	movs	r3, #3
 80055f0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80055f2:	0023      	movs	r3, r4
 80055f4:	3346      	adds	r3, #70	@ 0x46
 80055f6:	63e2      	str	r2, [r4, #60]	@ 0x3c
 80055f8:	701e      	strb	r6, [r3, #0]
 80055fa:	6023      	str	r3, [r4, #0]
 80055fc:	2301      	movs	r3, #1
 80055fe:	e7de      	b.n	80055be <_sungetc_r+0x36>

08005600 <__ssrefill_r>:
 8005600:	b510      	push	{r4, lr}
 8005602:	000c      	movs	r4, r1
 8005604:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8005606:	2900      	cmp	r1, #0
 8005608:	d00e      	beq.n	8005628 <__ssrefill_r+0x28>
 800560a:	0023      	movs	r3, r4
 800560c:	3344      	adds	r3, #68	@ 0x44
 800560e:	4299      	cmp	r1, r3
 8005610:	d001      	beq.n	8005616 <__ssrefill_r+0x16>
 8005612:	f7ff fd5f 	bl	80050d4 <_free_r>
 8005616:	2000      	movs	r0, #0
 8005618:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800561a:	6360      	str	r0, [r4, #52]	@ 0x34
 800561c:	6063      	str	r3, [r4, #4]
 800561e:	4283      	cmp	r3, r0
 8005620:	d002      	beq.n	8005628 <__ssrefill_r+0x28>
 8005622:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005624:	6023      	str	r3, [r4, #0]
 8005626:	bd10      	pop	{r4, pc}
 8005628:	6923      	ldr	r3, [r4, #16]
 800562a:	2001      	movs	r0, #1
 800562c:	6023      	str	r3, [r4, #0]
 800562e:	2300      	movs	r3, #0
 8005630:	89a2      	ldrh	r2, [r4, #12]
 8005632:	6063      	str	r3, [r4, #4]
 8005634:	3320      	adds	r3, #32
 8005636:	4313      	orrs	r3, r2
 8005638:	81a3      	strh	r3, [r4, #12]
 800563a:	4240      	negs	r0, r0
 800563c:	e7f3      	b.n	8005626 <__ssrefill_r+0x26>
	...

08005640 <__ssvfiscanf_r>:
 8005640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005642:	4caa      	ldr	r4, [pc, #680]	@ (80058ec <__ssvfiscanf_r+0x2ac>)
 8005644:	44a5      	add	sp, r4
 8005646:	000c      	movs	r4, r1
 8005648:	2100      	movs	r1, #0
 800564a:	9001      	str	r0, [sp, #4]
 800564c:	20be      	movs	r0, #190	@ 0xbe
 800564e:	9146      	str	r1, [sp, #280]	@ 0x118
 8005650:	9147      	str	r1, [sp, #284]	@ 0x11c
 8005652:	a903      	add	r1, sp, #12
 8005654:	9148      	str	r1, [sp, #288]	@ 0x120
 8005656:	49a6      	ldr	r1, [pc, #664]	@ (80058f0 <__ssvfiscanf_r+0x2b0>)
 8005658:	0040      	lsls	r0, r0, #1
 800565a:	ad43      	add	r5, sp, #268	@ 0x10c
 800565c:	5029      	str	r1, [r5, r0]
 800565e:	49a5      	ldr	r1, [pc, #660]	@ (80058f4 <__ssvfiscanf_r+0x2b4>)
 8005660:	3004      	adds	r0, #4
 8005662:	ad43      	add	r5, sp, #268	@ 0x10c
 8005664:	5029      	str	r1, [r5, r0]
 8005666:	9302      	str	r3, [sp, #8]
 8005668:	7813      	ldrb	r3, [r2, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d100      	bne.n	8005670 <__ssvfiscanf_r+0x30>
 800566e:	e13a      	b.n	80058e6 <__ssvfiscanf_r+0x2a6>
 8005670:	2108      	movs	r1, #8
 8005672:	2708      	movs	r7, #8
 8005674:	4ea0      	ldr	r6, [pc, #640]	@ (80058f8 <__ssvfiscanf_r+0x2b8>)
 8005676:	1c55      	adds	r5, r2, #1
 8005678:	5cf0      	ldrb	r0, [r6, r3]
 800567a:	4001      	ands	r1, r0
 800567c:	4238      	tst	r0, r7
 800567e:	d01c      	beq.n	80056ba <__ssvfiscanf_r+0x7a>
 8005680:	6863      	ldr	r3, [r4, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	dd0f      	ble.n	80056a6 <__ssvfiscanf_r+0x66>
 8005686:	6823      	ldr	r3, [r4, #0]
 8005688:	781a      	ldrb	r2, [r3, #0]
 800568a:	5cb2      	ldrb	r2, [r6, r2]
 800568c:	423a      	tst	r2, r7
 800568e:	d101      	bne.n	8005694 <__ssvfiscanf_r+0x54>
 8005690:	002a      	movs	r2, r5
 8005692:	e7e9      	b.n	8005668 <__ssvfiscanf_r+0x28>
 8005694:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8005696:	3301      	adds	r3, #1
 8005698:	3201      	adds	r2, #1
 800569a:	9247      	str	r2, [sp, #284]	@ 0x11c
 800569c:	6862      	ldr	r2, [r4, #4]
 800569e:	6023      	str	r3, [r4, #0]
 80056a0:	3a01      	subs	r2, #1
 80056a2:	6062      	str	r2, [r4, #4]
 80056a4:	e7ec      	b.n	8005680 <__ssvfiscanf_r+0x40>
 80056a6:	22c0      	movs	r2, #192	@ 0xc0
 80056a8:	ab43      	add	r3, sp, #268	@ 0x10c
 80056aa:	0052      	lsls	r2, r2, #1
 80056ac:	0021      	movs	r1, r4
 80056ae:	589b      	ldr	r3, [r3, r2]
 80056b0:	9801      	ldr	r0, [sp, #4]
 80056b2:	4798      	blx	r3
 80056b4:	2800      	cmp	r0, #0
 80056b6:	d0e6      	beq.n	8005686 <__ssvfiscanf_r+0x46>
 80056b8:	e7ea      	b.n	8005690 <__ssvfiscanf_r+0x50>
 80056ba:	001e      	movs	r6, r3
 80056bc:	2b25      	cmp	r3, #37	@ 0x25
 80056be:	d160      	bne.n	8005782 <__ssvfiscanf_r+0x142>
 80056c0:	9145      	str	r1, [sp, #276]	@ 0x114
 80056c2:	9143      	str	r1, [sp, #268]	@ 0x10c
 80056c4:	7853      	ldrb	r3, [r2, #1]
 80056c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80056c8:	d102      	bne.n	80056d0 <__ssvfiscanf_r+0x90>
 80056ca:	3b1a      	subs	r3, #26
 80056cc:	9343      	str	r3, [sp, #268]	@ 0x10c
 80056ce:	1c95      	adds	r5, r2, #2
 80056d0:	002e      	movs	r6, r5
 80056d2:	220a      	movs	r2, #10
 80056d4:	7831      	ldrb	r1, [r6, #0]
 80056d6:	1c75      	adds	r5, r6, #1
 80056d8:	000b      	movs	r3, r1
 80056da:	3b30      	subs	r3, #48	@ 0x30
 80056dc:	2b09      	cmp	r3, #9
 80056de:	d91d      	bls.n	800571c <__ssvfiscanf_r+0xdc>
 80056e0:	4f86      	ldr	r7, [pc, #536]	@ (80058fc <__ssvfiscanf_r+0x2bc>)
 80056e2:	2203      	movs	r2, #3
 80056e4:	0038      	movs	r0, r7
 80056e6:	f000 ff0d 	bl	8006504 <memchr>
 80056ea:	2800      	cmp	r0, #0
 80056ec:	d006      	beq.n	80056fc <__ssvfiscanf_r+0xbc>
 80056ee:	2301      	movs	r3, #1
 80056f0:	1bc0      	subs	r0, r0, r7
 80056f2:	4083      	lsls	r3, r0
 80056f4:	002e      	movs	r6, r5
 80056f6:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80056f8:	4313      	orrs	r3, r2
 80056fa:	9343      	str	r3, [sp, #268]	@ 0x10c
 80056fc:	1c75      	adds	r5, r6, #1
 80056fe:	7836      	ldrb	r6, [r6, #0]
 8005700:	2e78      	cmp	r6, #120	@ 0x78
 8005702:	d806      	bhi.n	8005712 <__ssvfiscanf_r+0xd2>
 8005704:	2e57      	cmp	r6, #87	@ 0x57
 8005706:	d810      	bhi.n	800572a <__ssvfiscanf_r+0xea>
 8005708:	2e25      	cmp	r6, #37	@ 0x25
 800570a:	d03a      	beq.n	8005782 <__ssvfiscanf_r+0x142>
 800570c:	d834      	bhi.n	8005778 <__ssvfiscanf_r+0x138>
 800570e:	2e00      	cmp	r6, #0
 8005710:	d055      	beq.n	80057be <__ssvfiscanf_r+0x17e>
 8005712:	2303      	movs	r3, #3
 8005714:	9349      	str	r3, [sp, #292]	@ 0x124
 8005716:	3307      	adds	r3, #7
 8005718:	9344      	str	r3, [sp, #272]	@ 0x110
 800571a:	e069      	b.n	80057f0 <__ssvfiscanf_r+0x1b0>
 800571c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800571e:	002e      	movs	r6, r5
 8005720:	4353      	muls	r3, r2
 8005722:	3b30      	subs	r3, #48	@ 0x30
 8005724:	185b      	adds	r3, r3, r1
 8005726:	9345      	str	r3, [sp, #276]	@ 0x114
 8005728:	e7d4      	b.n	80056d4 <__ssvfiscanf_r+0x94>
 800572a:	0030      	movs	r0, r6
 800572c:	3858      	subs	r0, #88	@ 0x58
 800572e:	2820      	cmp	r0, #32
 8005730:	d8ef      	bhi.n	8005712 <__ssvfiscanf_r+0xd2>
 8005732:	f7fa fcf1 	bl	8000118 <__gnu_thumb1_case_shi>
 8005736:	004b      	.short	0x004b
 8005738:	ffeeffee 	.word	0xffeeffee
 800573c:	ffee007d 	.word	0xffee007d
 8005740:	ffeeffee 	.word	0xffeeffee
 8005744:	ffeeffee 	.word	0xffeeffee
 8005748:	ffeeffee 	.word	0xffeeffee
 800574c:	007b0088 	.word	0x007b0088
 8005750:	00240024 	.word	0x00240024
 8005754:	ffee0024 	.word	0xffee0024
 8005758:	ffee0055 	.word	0xffee0055
 800575c:	ffeeffee 	.word	0xffeeffee
 8005760:	0090ffee 	.word	0x0090ffee
 8005764:	00470059 	.word	0x00470059
 8005768:	ffeeffee 	.word	0xffeeffee
 800576c:	ffee008e 	.word	0xffee008e
 8005770:	ffee007b 	.word	0xffee007b
 8005774:	004bffee 	.word	0x004bffee
 8005778:	3e45      	subs	r6, #69	@ 0x45
 800577a:	2e02      	cmp	r6, #2
 800577c:	d8c9      	bhi.n	8005712 <__ssvfiscanf_r+0xd2>
 800577e:	2305      	movs	r3, #5
 8005780:	e035      	b.n	80057ee <__ssvfiscanf_r+0x1ae>
 8005782:	6863      	ldr	r3, [r4, #4]
 8005784:	2b00      	cmp	r3, #0
 8005786:	dd0d      	ble.n	80057a4 <__ssvfiscanf_r+0x164>
 8005788:	6823      	ldr	r3, [r4, #0]
 800578a:	781a      	ldrb	r2, [r3, #0]
 800578c:	42b2      	cmp	r2, r6
 800578e:	d000      	beq.n	8005792 <__ssvfiscanf_r+0x152>
 8005790:	e0a9      	b.n	80058e6 <__ssvfiscanf_r+0x2a6>
 8005792:	3301      	adds	r3, #1
 8005794:	6862      	ldr	r2, [r4, #4]
 8005796:	6023      	str	r3, [r4, #0]
 8005798:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800579a:	3a01      	subs	r2, #1
 800579c:	3301      	adds	r3, #1
 800579e:	6062      	str	r2, [r4, #4]
 80057a0:	9347      	str	r3, [sp, #284]	@ 0x11c
 80057a2:	e775      	b.n	8005690 <__ssvfiscanf_r+0x50>
 80057a4:	23c0      	movs	r3, #192	@ 0xc0
 80057a6:	aa43      	add	r2, sp, #268	@ 0x10c
 80057a8:	005b      	lsls	r3, r3, #1
 80057aa:	0021      	movs	r1, r4
 80057ac:	58d3      	ldr	r3, [r2, r3]
 80057ae:	9801      	ldr	r0, [sp, #4]
 80057b0:	4798      	blx	r3
 80057b2:	2800      	cmp	r0, #0
 80057b4:	d0e8      	beq.n	8005788 <__ssvfiscanf_r+0x148>
 80057b6:	9846      	ldr	r0, [sp, #280]	@ 0x118
 80057b8:	2800      	cmp	r0, #0
 80057ba:	d000      	beq.n	80057be <__ssvfiscanf_r+0x17e>
 80057bc:	e08b      	b.n	80058d6 <__ssvfiscanf_r+0x296>
 80057be:	2001      	movs	r0, #1
 80057c0:	4240      	negs	r0, r0
 80057c2:	e08c      	b.n	80058de <__ssvfiscanf_r+0x29e>
 80057c4:	2320      	movs	r3, #32
 80057c6:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80057c8:	4313      	orrs	r3, r2
 80057ca:	9343      	str	r3, [sp, #268]	@ 0x10c
 80057cc:	2380      	movs	r3, #128	@ 0x80
 80057ce:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	4313      	orrs	r3, r2
 80057d4:	9343      	str	r3, [sp, #268]	@ 0x10c
 80057d6:	2310      	movs	r3, #16
 80057d8:	9344      	str	r3, [sp, #272]	@ 0x110
 80057da:	2e6e      	cmp	r6, #110	@ 0x6e
 80057dc:	d902      	bls.n	80057e4 <__ssvfiscanf_r+0x1a4>
 80057de:	e005      	b.n	80057ec <__ssvfiscanf_r+0x1ac>
 80057e0:	2300      	movs	r3, #0
 80057e2:	9344      	str	r3, [sp, #272]	@ 0x110
 80057e4:	2303      	movs	r3, #3
 80057e6:	e002      	b.n	80057ee <__ssvfiscanf_r+0x1ae>
 80057e8:	2308      	movs	r3, #8
 80057ea:	9344      	str	r3, [sp, #272]	@ 0x110
 80057ec:	2304      	movs	r3, #4
 80057ee:	9349      	str	r3, [sp, #292]	@ 0x124
 80057f0:	6863      	ldr	r3, [r4, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	dd3e      	ble.n	8005874 <__ssvfiscanf_r+0x234>
 80057f6:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80057f8:	065b      	lsls	r3, r3, #25
 80057fa:	d408      	bmi.n	800580e <__ssvfiscanf_r+0x1ce>
 80057fc:	27c0      	movs	r7, #192	@ 0xc0
 80057fe:	2608      	movs	r6, #8
 8005800:	007f      	lsls	r7, r7, #1
 8005802:	6823      	ldr	r3, [r4, #0]
 8005804:	493c      	ldr	r1, [pc, #240]	@ (80058f8 <__ssvfiscanf_r+0x2b8>)
 8005806:	781a      	ldrb	r2, [r3, #0]
 8005808:	5c8a      	ldrb	r2, [r1, r2]
 800580a:	4232      	tst	r2, r6
 800580c:	d13c      	bne.n	8005888 <__ssvfiscanf_r+0x248>
 800580e:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 8005810:	2b02      	cmp	r3, #2
 8005812:	dc4c      	bgt.n	80058ae <__ssvfiscanf_r+0x26e>
 8005814:	0022      	movs	r2, r4
 8005816:	9801      	ldr	r0, [sp, #4]
 8005818:	ab02      	add	r3, sp, #8
 800581a:	a943      	add	r1, sp, #268	@ 0x10c
 800581c:	f000 fb34 	bl	8005e88 <_scanf_chars>
 8005820:	2801      	cmp	r0, #1
 8005822:	d060      	beq.n	80058e6 <__ssvfiscanf_r+0x2a6>
 8005824:	2802      	cmp	r0, #2
 8005826:	d000      	beq.n	800582a <__ssvfiscanf_r+0x1ea>
 8005828:	e732      	b.n	8005690 <__ssvfiscanf_r+0x50>
 800582a:	e7c4      	b.n	80057b6 <__ssvfiscanf_r+0x176>
 800582c:	230a      	movs	r3, #10
 800582e:	e7d3      	b.n	80057d8 <__ssvfiscanf_r+0x198>
 8005830:	0029      	movs	r1, r5
 8005832:	a803      	add	r0, sp, #12
 8005834:	f000 fda5 	bl	8006382 <__sccl>
 8005838:	2340      	movs	r3, #64	@ 0x40
 800583a:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800583c:	0005      	movs	r5, r0
 800583e:	4313      	orrs	r3, r2
 8005840:	9343      	str	r3, [sp, #268]	@ 0x10c
 8005842:	2301      	movs	r3, #1
 8005844:	e7d3      	b.n	80057ee <__ssvfiscanf_r+0x1ae>
 8005846:	2340      	movs	r3, #64	@ 0x40
 8005848:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800584a:	4313      	orrs	r3, r2
 800584c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800584e:	2300      	movs	r3, #0
 8005850:	e7cd      	b.n	80057ee <__ssvfiscanf_r+0x1ae>
 8005852:	2302      	movs	r3, #2
 8005854:	e7cb      	b.n	80057ee <__ssvfiscanf_r+0x1ae>
 8005856:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8005858:	06d3      	lsls	r3, r2, #27
 800585a:	d500      	bpl.n	800585e <__ssvfiscanf_r+0x21e>
 800585c:	e718      	b.n	8005690 <__ssvfiscanf_r+0x50>
 800585e:	9b02      	ldr	r3, [sp, #8]
 8005860:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 8005862:	1d18      	adds	r0, r3, #4
 8005864:	9002      	str	r0, [sp, #8]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	07d6      	lsls	r6, r2, #31
 800586a:	d501      	bpl.n	8005870 <__ssvfiscanf_r+0x230>
 800586c:	8019      	strh	r1, [r3, #0]
 800586e:	e70f      	b.n	8005690 <__ssvfiscanf_r+0x50>
 8005870:	6019      	str	r1, [r3, #0]
 8005872:	e70d      	b.n	8005690 <__ssvfiscanf_r+0x50>
 8005874:	23c0      	movs	r3, #192	@ 0xc0
 8005876:	aa43      	add	r2, sp, #268	@ 0x10c
 8005878:	005b      	lsls	r3, r3, #1
 800587a:	0021      	movs	r1, r4
 800587c:	58d3      	ldr	r3, [r2, r3]
 800587e:	9801      	ldr	r0, [sp, #4]
 8005880:	4798      	blx	r3
 8005882:	2800      	cmp	r0, #0
 8005884:	d0b7      	beq.n	80057f6 <__ssvfiscanf_r+0x1b6>
 8005886:	e796      	b.n	80057b6 <__ssvfiscanf_r+0x176>
 8005888:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800588a:	3201      	adds	r2, #1
 800588c:	9247      	str	r2, [sp, #284]	@ 0x11c
 800588e:	6862      	ldr	r2, [r4, #4]
 8005890:	3a01      	subs	r2, #1
 8005892:	6062      	str	r2, [r4, #4]
 8005894:	2a00      	cmp	r2, #0
 8005896:	dd02      	ble.n	800589e <__ssvfiscanf_r+0x25e>
 8005898:	3301      	adds	r3, #1
 800589a:	6023      	str	r3, [r4, #0]
 800589c:	e7b1      	b.n	8005802 <__ssvfiscanf_r+0x1c2>
 800589e:	ab43      	add	r3, sp, #268	@ 0x10c
 80058a0:	0021      	movs	r1, r4
 80058a2:	59db      	ldr	r3, [r3, r7]
 80058a4:	9801      	ldr	r0, [sp, #4]
 80058a6:	4798      	blx	r3
 80058a8:	2800      	cmp	r0, #0
 80058aa:	d0aa      	beq.n	8005802 <__ssvfiscanf_r+0x1c2>
 80058ac:	e783      	b.n	80057b6 <__ssvfiscanf_r+0x176>
 80058ae:	2b04      	cmp	r3, #4
 80058b0:	dc06      	bgt.n	80058c0 <__ssvfiscanf_r+0x280>
 80058b2:	0022      	movs	r2, r4
 80058b4:	9801      	ldr	r0, [sp, #4]
 80058b6:	ab02      	add	r3, sp, #8
 80058b8:	a943      	add	r1, sp, #268	@ 0x10c
 80058ba:	f000 fb45 	bl	8005f48 <_scanf_i>
 80058be:	e7af      	b.n	8005820 <__ssvfiscanf_r+0x1e0>
 80058c0:	4b0f      	ldr	r3, [pc, #60]	@ (8005900 <__ssvfiscanf_r+0x2c0>)
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d100      	bne.n	80058c8 <__ssvfiscanf_r+0x288>
 80058c6:	e6e3      	b.n	8005690 <__ssvfiscanf_r+0x50>
 80058c8:	0022      	movs	r2, r4
 80058ca:	9801      	ldr	r0, [sp, #4]
 80058cc:	ab02      	add	r3, sp, #8
 80058ce:	a943      	add	r1, sp, #268	@ 0x10c
 80058d0:	e000      	b.n	80058d4 <__ssvfiscanf_r+0x294>
 80058d2:	bf00      	nop
 80058d4:	e7a4      	b.n	8005820 <__ssvfiscanf_r+0x1e0>
 80058d6:	89a3      	ldrh	r3, [r4, #12]
 80058d8:	065b      	lsls	r3, r3, #25
 80058da:	d500      	bpl.n	80058de <__ssvfiscanf_r+0x29e>
 80058dc:	e76f      	b.n	80057be <__ssvfiscanf_r+0x17e>
 80058de:	23a5      	movs	r3, #165	@ 0xa5
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	449d      	add	sp, r3
 80058e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058e6:	9846      	ldr	r0, [sp, #280]	@ 0x118
 80058e8:	e7f9      	b.n	80058de <__ssvfiscanf_r+0x29e>
 80058ea:	46c0      	nop			@ (mov r8, r8)
 80058ec:	fffffd6c 	.word	0xfffffd6c
 80058f0:	08005589 	.word	0x08005589
 80058f4:	08005601 	.word	0x08005601
 80058f8:	08006c03 	.word	0x08006c03
 80058fc:	08006bba 	.word	0x08006bba
 8005900:	00000000 	.word	0x00000000

08005904 <__sfputc_r>:
 8005904:	6893      	ldr	r3, [r2, #8]
 8005906:	b510      	push	{r4, lr}
 8005908:	3b01      	subs	r3, #1
 800590a:	6093      	str	r3, [r2, #8]
 800590c:	2b00      	cmp	r3, #0
 800590e:	da04      	bge.n	800591a <__sfputc_r+0x16>
 8005910:	6994      	ldr	r4, [r2, #24]
 8005912:	42a3      	cmp	r3, r4
 8005914:	db07      	blt.n	8005926 <__sfputc_r+0x22>
 8005916:	290a      	cmp	r1, #10
 8005918:	d005      	beq.n	8005926 <__sfputc_r+0x22>
 800591a:	6813      	ldr	r3, [r2, #0]
 800591c:	1c58      	adds	r0, r3, #1
 800591e:	6010      	str	r0, [r2, #0]
 8005920:	7019      	strb	r1, [r3, #0]
 8005922:	0008      	movs	r0, r1
 8005924:	bd10      	pop	{r4, pc}
 8005926:	f7ff fa85 	bl	8004e34 <__swbuf_r>
 800592a:	0001      	movs	r1, r0
 800592c:	e7f9      	b.n	8005922 <__sfputc_r+0x1e>

0800592e <__sfputs_r>:
 800592e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005930:	0006      	movs	r6, r0
 8005932:	000f      	movs	r7, r1
 8005934:	0014      	movs	r4, r2
 8005936:	18d5      	adds	r5, r2, r3
 8005938:	42ac      	cmp	r4, r5
 800593a:	d101      	bne.n	8005940 <__sfputs_r+0x12>
 800593c:	2000      	movs	r0, #0
 800593e:	e007      	b.n	8005950 <__sfputs_r+0x22>
 8005940:	7821      	ldrb	r1, [r4, #0]
 8005942:	003a      	movs	r2, r7
 8005944:	0030      	movs	r0, r6
 8005946:	f7ff ffdd 	bl	8005904 <__sfputc_r>
 800594a:	3401      	adds	r4, #1
 800594c:	1c43      	adds	r3, r0, #1
 800594e:	d1f3      	bne.n	8005938 <__sfputs_r+0xa>
 8005950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005954 <_vfiprintf_r>:
 8005954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005956:	b0a1      	sub	sp, #132	@ 0x84
 8005958:	000f      	movs	r7, r1
 800595a:	0015      	movs	r5, r2
 800595c:	001e      	movs	r6, r3
 800595e:	9003      	str	r0, [sp, #12]
 8005960:	2800      	cmp	r0, #0
 8005962:	d004      	beq.n	800596e <_vfiprintf_r+0x1a>
 8005964:	6a03      	ldr	r3, [r0, #32]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <_vfiprintf_r+0x1a>
 800596a:	f7ff f915 	bl	8004b98 <__sinit>
 800596e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005970:	07db      	lsls	r3, r3, #31
 8005972:	d405      	bmi.n	8005980 <_vfiprintf_r+0x2c>
 8005974:	89bb      	ldrh	r3, [r7, #12]
 8005976:	059b      	lsls	r3, r3, #22
 8005978:	d402      	bmi.n	8005980 <_vfiprintf_r+0x2c>
 800597a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800597c:	f7ff fb9f 	bl	80050be <__retarget_lock_acquire_recursive>
 8005980:	89bb      	ldrh	r3, [r7, #12]
 8005982:	071b      	lsls	r3, r3, #28
 8005984:	d502      	bpl.n	800598c <_vfiprintf_r+0x38>
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d113      	bne.n	80059b4 <_vfiprintf_r+0x60>
 800598c:	0039      	movs	r1, r7
 800598e:	9803      	ldr	r0, [sp, #12]
 8005990:	f7ff fa92 	bl	8004eb8 <__swsetup_r>
 8005994:	2800      	cmp	r0, #0
 8005996:	d00d      	beq.n	80059b4 <_vfiprintf_r+0x60>
 8005998:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800599a:	07db      	lsls	r3, r3, #31
 800599c:	d503      	bpl.n	80059a6 <_vfiprintf_r+0x52>
 800599e:	2001      	movs	r0, #1
 80059a0:	4240      	negs	r0, r0
 80059a2:	b021      	add	sp, #132	@ 0x84
 80059a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059a6:	89bb      	ldrh	r3, [r7, #12]
 80059a8:	059b      	lsls	r3, r3, #22
 80059aa:	d4f8      	bmi.n	800599e <_vfiprintf_r+0x4a>
 80059ac:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80059ae:	f7ff fb87 	bl	80050c0 <__retarget_lock_release_recursive>
 80059b2:	e7f4      	b.n	800599e <_vfiprintf_r+0x4a>
 80059b4:	2300      	movs	r3, #0
 80059b6:	ac08      	add	r4, sp, #32
 80059b8:	6163      	str	r3, [r4, #20]
 80059ba:	3320      	adds	r3, #32
 80059bc:	7663      	strb	r3, [r4, #25]
 80059be:	3310      	adds	r3, #16
 80059c0:	76a3      	strb	r3, [r4, #26]
 80059c2:	9607      	str	r6, [sp, #28]
 80059c4:	002e      	movs	r6, r5
 80059c6:	7833      	ldrb	r3, [r6, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d001      	beq.n	80059d0 <_vfiprintf_r+0x7c>
 80059cc:	2b25      	cmp	r3, #37	@ 0x25
 80059ce:	d148      	bne.n	8005a62 <_vfiprintf_r+0x10e>
 80059d0:	1b73      	subs	r3, r6, r5
 80059d2:	9305      	str	r3, [sp, #20]
 80059d4:	42ae      	cmp	r6, r5
 80059d6:	d00b      	beq.n	80059f0 <_vfiprintf_r+0x9c>
 80059d8:	002a      	movs	r2, r5
 80059da:	0039      	movs	r1, r7
 80059dc:	9803      	ldr	r0, [sp, #12]
 80059de:	f7ff ffa6 	bl	800592e <__sfputs_r>
 80059e2:	3001      	adds	r0, #1
 80059e4:	d100      	bne.n	80059e8 <_vfiprintf_r+0x94>
 80059e6:	e0ae      	b.n	8005b46 <_vfiprintf_r+0x1f2>
 80059e8:	6963      	ldr	r3, [r4, #20]
 80059ea:	9a05      	ldr	r2, [sp, #20]
 80059ec:	189b      	adds	r3, r3, r2
 80059ee:	6163      	str	r3, [r4, #20]
 80059f0:	7833      	ldrb	r3, [r6, #0]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d100      	bne.n	80059f8 <_vfiprintf_r+0xa4>
 80059f6:	e0a6      	b.n	8005b46 <_vfiprintf_r+0x1f2>
 80059f8:	2201      	movs	r2, #1
 80059fa:	2300      	movs	r3, #0
 80059fc:	4252      	negs	r2, r2
 80059fe:	6062      	str	r2, [r4, #4]
 8005a00:	a904      	add	r1, sp, #16
 8005a02:	3254      	adds	r2, #84	@ 0x54
 8005a04:	1852      	adds	r2, r2, r1
 8005a06:	1c75      	adds	r5, r6, #1
 8005a08:	6023      	str	r3, [r4, #0]
 8005a0a:	60e3      	str	r3, [r4, #12]
 8005a0c:	60a3      	str	r3, [r4, #8]
 8005a0e:	7013      	strb	r3, [r2, #0]
 8005a10:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005a12:	4b59      	ldr	r3, [pc, #356]	@ (8005b78 <_vfiprintf_r+0x224>)
 8005a14:	2205      	movs	r2, #5
 8005a16:	0018      	movs	r0, r3
 8005a18:	7829      	ldrb	r1, [r5, #0]
 8005a1a:	9305      	str	r3, [sp, #20]
 8005a1c:	f000 fd72 	bl	8006504 <memchr>
 8005a20:	1c6e      	adds	r6, r5, #1
 8005a22:	2800      	cmp	r0, #0
 8005a24:	d11f      	bne.n	8005a66 <_vfiprintf_r+0x112>
 8005a26:	6822      	ldr	r2, [r4, #0]
 8005a28:	06d3      	lsls	r3, r2, #27
 8005a2a:	d504      	bpl.n	8005a36 <_vfiprintf_r+0xe2>
 8005a2c:	2353      	movs	r3, #83	@ 0x53
 8005a2e:	a904      	add	r1, sp, #16
 8005a30:	185b      	adds	r3, r3, r1
 8005a32:	2120      	movs	r1, #32
 8005a34:	7019      	strb	r1, [r3, #0]
 8005a36:	0713      	lsls	r3, r2, #28
 8005a38:	d504      	bpl.n	8005a44 <_vfiprintf_r+0xf0>
 8005a3a:	2353      	movs	r3, #83	@ 0x53
 8005a3c:	a904      	add	r1, sp, #16
 8005a3e:	185b      	adds	r3, r3, r1
 8005a40:	212b      	movs	r1, #43	@ 0x2b
 8005a42:	7019      	strb	r1, [r3, #0]
 8005a44:	782b      	ldrb	r3, [r5, #0]
 8005a46:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a48:	d016      	beq.n	8005a78 <_vfiprintf_r+0x124>
 8005a4a:	002e      	movs	r6, r5
 8005a4c:	2100      	movs	r1, #0
 8005a4e:	200a      	movs	r0, #10
 8005a50:	68e3      	ldr	r3, [r4, #12]
 8005a52:	7832      	ldrb	r2, [r6, #0]
 8005a54:	1c75      	adds	r5, r6, #1
 8005a56:	3a30      	subs	r2, #48	@ 0x30
 8005a58:	2a09      	cmp	r2, #9
 8005a5a:	d950      	bls.n	8005afe <_vfiprintf_r+0x1aa>
 8005a5c:	2900      	cmp	r1, #0
 8005a5e:	d111      	bne.n	8005a84 <_vfiprintf_r+0x130>
 8005a60:	e017      	b.n	8005a92 <_vfiprintf_r+0x13e>
 8005a62:	3601      	adds	r6, #1
 8005a64:	e7af      	b.n	80059c6 <_vfiprintf_r+0x72>
 8005a66:	9b05      	ldr	r3, [sp, #20]
 8005a68:	6822      	ldr	r2, [r4, #0]
 8005a6a:	1ac0      	subs	r0, r0, r3
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	4083      	lsls	r3, r0
 8005a70:	4313      	orrs	r3, r2
 8005a72:	0035      	movs	r5, r6
 8005a74:	6023      	str	r3, [r4, #0]
 8005a76:	e7cc      	b.n	8005a12 <_vfiprintf_r+0xbe>
 8005a78:	9b07      	ldr	r3, [sp, #28]
 8005a7a:	1d19      	adds	r1, r3, #4
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	9107      	str	r1, [sp, #28]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	db01      	blt.n	8005a88 <_vfiprintf_r+0x134>
 8005a84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a86:	e004      	b.n	8005a92 <_vfiprintf_r+0x13e>
 8005a88:	425b      	negs	r3, r3
 8005a8a:	60e3      	str	r3, [r4, #12]
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	6023      	str	r3, [r4, #0]
 8005a92:	7833      	ldrb	r3, [r6, #0]
 8005a94:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a96:	d10c      	bne.n	8005ab2 <_vfiprintf_r+0x15e>
 8005a98:	7873      	ldrb	r3, [r6, #1]
 8005a9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a9c:	d134      	bne.n	8005b08 <_vfiprintf_r+0x1b4>
 8005a9e:	9b07      	ldr	r3, [sp, #28]
 8005aa0:	3602      	adds	r6, #2
 8005aa2:	1d1a      	adds	r2, r3, #4
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	9207      	str	r2, [sp, #28]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	da01      	bge.n	8005ab0 <_vfiprintf_r+0x15c>
 8005aac:	2301      	movs	r3, #1
 8005aae:	425b      	negs	r3, r3
 8005ab0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ab2:	4d32      	ldr	r5, [pc, #200]	@ (8005b7c <_vfiprintf_r+0x228>)
 8005ab4:	2203      	movs	r2, #3
 8005ab6:	0028      	movs	r0, r5
 8005ab8:	7831      	ldrb	r1, [r6, #0]
 8005aba:	f000 fd23 	bl	8006504 <memchr>
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	d006      	beq.n	8005ad0 <_vfiprintf_r+0x17c>
 8005ac2:	2340      	movs	r3, #64	@ 0x40
 8005ac4:	1b40      	subs	r0, r0, r5
 8005ac6:	4083      	lsls	r3, r0
 8005ac8:	6822      	ldr	r2, [r4, #0]
 8005aca:	3601      	adds	r6, #1
 8005acc:	4313      	orrs	r3, r2
 8005ace:	6023      	str	r3, [r4, #0]
 8005ad0:	7831      	ldrb	r1, [r6, #0]
 8005ad2:	2206      	movs	r2, #6
 8005ad4:	482a      	ldr	r0, [pc, #168]	@ (8005b80 <_vfiprintf_r+0x22c>)
 8005ad6:	1c75      	adds	r5, r6, #1
 8005ad8:	7621      	strb	r1, [r4, #24]
 8005ada:	f000 fd13 	bl	8006504 <memchr>
 8005ade:	2800      	cmp	r0, #0
 8005ae0:	d040      	beq.n	8005b64 <_vfiprintf_r+0x210>
 8005ae2:	4b28      	ldr	r3, [pc, #160]	@ (8005b84 <_vfiprintf_r+0x230>)
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d122      	bne.n	8005b2e <_vfiprintf_r+0x1da>
 8005ae8:	2207      	movs	r2, #7
 8005aea:	9b07      	ldr	r3, [sp, #28]
 8005aec:	3307      	adds	r3, #7
 8005aee:	4393      	bics	r3, r2
 8005af0:	3308      	adds	r3, #8
 8005af2:	9307      	str	r3, [sp, #28]
 8005af4:	6963      	ldr	r3, [r4, #20]
 8005af6:	9a04      	ldr	r2, [sp, #16]
 8005af8:	189b      	adds	r3, r3, r2
 8005afa:	6163      	str	r3, [r4, #20]
 8005afc:	e762      	b.n	80059c4 <_vfiprintf_r+0x70>
 8005afe:	4343      	muls	r3, r0
 8005b00:	002e      	movs	r6, r5
 8005b02:	2101      	movs	r1, #1
 8005b04:	189b      	adds	r3, r3, r2
 8005b06:	e7a4      	b.n	8005a52 <_vfiprintf_r+0xfe>
 8005b08:	2300      	movs	r3, #0
 8005b0a:	200a      	movs	r0, #10
 8005b0c:	0019      	movs	r1, r3
 8005b0e:	3601      	adds	r6, #1
 8005b10:	6063      	str	r3, [r4, #4]
 8005b12:	7832      	ldrb	r2, [r6, #0]
 8005b14:	1c75      	adds	r5, r6, #1
 8005b16:	3a30      	subs	r2, #48	@ 0x30
 8005b18:	2a09      	cmp	r2, #9
 8005b1a:	d903      	bls.n	8005b24 <_vfiprintf_r+0x1d0>
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0c8      	beq.n	8005ab2 <_vfiprintf_r+0x15e>
 8005b20:	9109      	str	r1, [sp, #36]	@ 0x24
 8005b22:	e7c6      	b.n	8005ab2 <_vfiprintf_r+0x15e>
 8005b24:	4341      	muls	r1, r0
 8005b26:	002e      	movs	r6, r5
 8005b28:	2301      	movs	r3, #1
 8005b2a:	1889      	adds	r1, r1, r2
 8005b2c:	e7f1      	b.n	8005b12 <_vfiprintf_r+0x1be>
 8005b2e:	aa07      	add	r2, sp, #28
 8005b30:	9200      	str	r2, [sp, #0]
 8005b32:	0021      	movs	r1, r4
 8005b34:	003a      	movs	r2, r7
 8005b36:	4b14      	ldr	r3, [pc, #80]	@ (8005b88 <_vfiprintf_r+0x234>)
 8005b38:	9803      	ldr	r0, [sp, #12]
 8005b3a:	e000      	b.n	8005b3e <_vfiprintf_r+0x1ea>
 8005b3c:	bf00      	nop
 8005b3e:	9004      	str	r0, [sp, #16]
 8005b40:	9b04      	ldr	r3, [sp, #16]
 8005b42:	3301      	adds	r3, #1
 8005b44:	d1d6      	bne.n	8005af4 <_vfiprintf_r+0x1a0>
 8005b46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b48:	07db      	lsls	r3, r3, #31
 8005b4a:	d405      	bmi.n	8005b58 <_vfiprintf_r+0x204>
 8005b4c:	89bb      	ldrh	r3, [r7, #12]
 8005b4e:	059b      	lsls	r3, r3, #22
 8005b50:	d402      	bmi.n	8005b58 <_vfiprintf_r+0x204>
 8005b52:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005b54:	f7ff fab4 	bl	80050c0 <__retarget_lock_release_recursive>
 8005b58:	89bb      	ldrh	r3, [r7, #12]
 8005b5a:	065b      	lsls	r3, r3, #25
 8005b5c:	d500      	bpl.n	8005b60 <_vfiprintf_r+0x20c>
 8005b5e:	e71e      	b.n	800599e <_vfiprintf_r+0x4a>
 8005b60:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005b62:	e71e      	b.n	80059a2 <_vfiprintf_r+0x4e>
 8005b64:	aa07      	add	r2, sp, #28
 8005b66:	9200      	str	r2, [sp, #0]
 8005b68:	0021      	movs	r1, r4
 8005b6a:	003a      	movs	r2, r7
 8005b6c:	4b06      	ldr	r3, [pc, #24]	@ (8005b88 <_vfiprintf_r+0x234>)
 8005b6e:	9803      	ldr	r0, [sp, #12]
 8005b70:	f000 f87c 	bl	8005c6c <_printf_i>
 8005b74:	e7e3      	b.n	8005b3e <_vfiprintf_r+0x1ea>
 8005b76:	46c0      	nop			@ (mov r8, r8)
 8005b78:	08006bb4 	.word	0x08006bb4
 8005b7c:	08006bba 	.word	0x08006bba
 8005b80:	08006bbe 	.word	0x08006bbe
 8005b84:	00000000 	.word	0x00000000
 8005b88:	0800592f 	.word	0x0800592f

08005b8c <_printf_common>:
 8005b8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b8e:	0016      	movs	r6, r2
 8005b90:	9301      	str	r3, [sp, #4]
 8005b92:	688a      	ldr	r2, [r1, #8]
 8005b94:	690b      	ldr	r3, [r1, #16]
 8005b96:	000c      	movs	r4, r1
 8005b98:	9000      	str	r0, [sp, #0]
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	da00      	bge.n	8005ba0 <_printf_common+0x14>
 8005b9e:	0013      	movs	r3, r2
 8005ba0:	0022      	movs	r2, r4
 8005ba2:	6033      	str	r3, [r6, #0]
 8005ba4:	3243      	adds	r2, #67	@ 0x43
 8005ba6:	7812      	ldrb	r2, [r2, #0]
 8005ba8:	2a00      	cmp	r2, #0
 8005baa:	d001      	beq.n	8005bb0 <_printf_common+0x24>
 8005bac:	3301      	adds	r3, #1
 8005bae:	6033      	str	r3, [r6, #0]
 8005bb0:	6823      	ldr	r3, [r4, #0]
 8005bb2:	069b      	lsls	r3, r3, #26
 8005bb4:	d502      	bpl.n	8005bbc <_printf_common+0x30>
 8005bb6:	6833      	ldr	r3, [r6, #0]
 8005bb8:	3302      	adds	r3, #2
 8005bba:	6033      	str	r3, [r6, #0]
 8005bbc:	6822      	ldr	r2, [r4, #0]
 8005bbe:	2306      	movs	r3, #6
 8005bc0:	0015      	movs	r5, r2
 8005bc2:	401d      	ands	r5, r3
 8005bc4:	421a      	tst	r2, r3
 8005bc6:	d027      	beq.n	8005c18 <_printf_common+0x8c>
 8005bc8:	0023      	movs	r3, r4
 8005bca:	3343      	adds	r3, #67	@ 0x43
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	1e5a      	subs	r2, r3, #1
 8005bd0:	4193      	sbcs	r3, r2
 8005bd2:	6822      	ldr	r2, [r4, #0]
 8005bd4:	0692      	lsls	r2, r2, #26
 8005bd6:	d430      	bmi.n	8005c3a <_printf_common+0xae>
 8005bd8:	0022      	movs	r2, r4
 8005bda:	9901      	ldr	r1, [sp, #4]
 8005bdc:	9800      	ldr	r0, [sp, #0]
 8005bde:	9d08      	ldr	r5, [sp, #32]
 8005be0:	3243      	adds	r2, #67	@ 0x43
 8005be2:	47a8      	blx	r5
 8005be4:	3001      	adds	r0, #1
 8005be6:	d025      	beq.n	8005c34 <_printf_common+0xa8>
 8005be8:	2206      	movs	r2, #6
 8005bea:	6823      	ldr	r3, [r4, #0]
 8005bec:	2500      	movs	r5, #0
 8005bee:	4013      	ands	r3, r2
 8005bf0:	2b04      	cmp	r3, #4
 8005bf2:	d105      	bne.n	8005c00 <_printf_common+0x74>
 8005bf4:	6833      	ldr	r3, [r6, #0]
 8005bf6:	68e5      	ldr	r5, [r4, #12]
 8005bf8:	1aed      	subs	r5, r5, r3
 8005bfa:	43eb      	mvns	r3, r5
 8005bfc:	17db      	asrs	r3, r3, #31
 8005bfe:	401d      	ands	r5, r3
 8005c00:	68a3      	ldr	r3, [r4, #8]
 8005c02:	6922      	ldr	r2, [r4, #16]
 8005c04:	4293      	cmp	r3, r2
 8005c06:	dd01      	ble.n	8005c0c <_printf_common+0x80>
 8005c08:	1a9b      	subs	r3, r3, r2
 8005c0a:	18ed      	adds	r5, r5, r3
 8005c0c:	2600      	movs	r6, #0
 8005c0e:	42b5      	cmp	r5, r6
 8005c10:	d120      	bne.n	8005c54 <_printf_common+0xc8>
 8005c12:	2000      	movs	r0, #0
 8005c14:	e010      	b.n	8005c38 <_printf_common+0xac>
 8005c16:	3501      	adds	r5, #1
 8005c18:	68e3      	ldr	r3, [r4, #12]
 8005c1a:	6832      	ldr	r2, [r6, #0]
 8005c1c:	1a9b      	subs	r3, r3, r2
 8005c1e:	42ab      	cmp	r3, r5
 8005c20:	ddd2      	ble.n	8005bc8 <_printf_common+0x3c>
 8005c22:	0022      	movs	r2, r4
 8005c24:	2301      	movs	r3, #1
 8005c26:	9901      	ldr	r1, [sp, #4]
 8005c28:	9800      	ldr	r0, [sp, #0]
 8005c2a:	9f08      	ldr	r7, [sp, #32]
 8005c2c:	3219      	adds	r2, #25
 8005c2e:	47b8      	blx	r7
 8005c30:	3001      	adds	r0, #1
 8005c32:	d1f0      	bne.n	8005c16 <_printf_common+0x8a>
 8005c34:	2001      	movs	r0, #1
 8005c36:	4240      	negs	r0, r0
 8005c38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005c3a:	2030      	movs	r0, #48	@ 0x30
 8005c3c:	18e1      	adds	r1, r4, r3
 8005c3e:	3143      	adds	r1, #67	@ 0x43
 8005c40:	7008      	strb	r0, [r1, #0]
 8005c42:	0021      	movs	r1, r4
 8005c44:	1c5a      	adds	r2, r3, #1
 8005c46:	3145      	adds	r1, #69	@ 0x45
 8005c48:	7809      	ldrb	r1, [r1, #0]
 8005c4a:	18a2      	adds	r2, r4, r2
 8005c4c:	3243      	adds	r2, #67	@ 0x43
 8005c4e:	3302      	adds	r3, #2
 8005c50:	7011      	strb	r1, [r2, #0]
 8005c52:	e7c1      	b.n	8005bd8 <_printf_common+0x4c>
 8005c54:	0022      	movs	r2, r4
 8005c56:	2301      	movs	r3, #1
 8005c58:	9901      	ldr	r1, [sp, #4]
 8005c5a:	9800      	ldr	r0, [sp, #0]
 8005c5c:	9f08      	ldr	r7, [sp, #32]
 8005c5e:	321a      	adds	r2, #26
 8005c60:	47b8      	blx	r7
 8005c62:	3001      	adds	r0, #1
 8005c64:	d0e6      	beq.n	8005c34 <_printf_common+0xa8>
 8005c66:	3601      	adds	r6, #1
 8005c68:	e7d1      	b.n	8005c0e <_printf_common+0x82>
	...

08005c6c <_printf_i>:
 8005c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c6e:	b08b      	sub	sp, #44	@ 0x2c
 8005c70:	9206      	str	r2, [sp, #24]
 8005c72:	000a      	movs	r2, r1
 8005c74:	3243      	adds	r2, #67	@ 0x43
 8005c76:	9307      	str	r3, [sp, #28]
 8005c78:	9005      	str	r0, [sp, #20]
 8005c7a:	9203      	str	r2, [sp, #12]
 8005c7c:	7e0a      	ldrb	r2, [r1, #24]
 8005c7e:	000c      	movs	r4, r1
 8005c80:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005c82:	2a78      	cmp	r2, #120	@ 0x78
 8005c84:	d809      	bhi.n	8005c9a <_printf_i+0x2e>
 8005c86:	2a62      	cmp	r2, #98	@ 0x62
 8005c88:	d80b      	bhi.n	8005ca2 <_printf_i+0x36>
 8005c8a:	2a00      	cmp	r2, #0
 8005c8c:	d100      	bne.n	8005c90 <_printf_i+0x24>
 8005c8e:	e0bc      	b.n	8005e0a <_printf_i+0x19e>
 8005c90:	497b      	ldr	r1, [pc, #492]	@ (8005e80 <_printf_i+0x214>)
 8005c92:	9104      	str	r1, [sp, #16]
 8005c94:	2a58      	cmp	r2, #88	@ 0x58
 8005c96:	d100      	bne.n	8005c9a <_printf_i+0x2e>
 8005c98:	e090      	b.n	8005dbc <_printf_i+0x150>
 8005c9a:	0025      	movs	r5, r4
 8005c9c:	3542      	adds	r5, #66	@ 0x42
 8005c9e:	702a      	strb	r2, [r5, #0]
 8005ca0:	e022      	b.n	8005ce8 <_printf_i+0x7c>
 8005ca2:	0010      	movs	r0, r2
 8005ca4:	3863      	subs	r0, #99	@ 0x63
 8005ca6:	2815      	cmp	r0, #21
 8005ca8:	d8f7      	bhi.n	8005c9a <_printf_i+0x2e>
 8005caa:	f7fa fa35 	bl	8000118 <__gnu_thumb1_case_shi>
 8005cae:	0016      	.short	0x0016
 8005cb0:	fff6001f 	.word	0xfff6001f
 8005cb4:	fff6fff6 	.word	0xfff6fff6
 8005cb8:	001ffff6 	.word	0x001ffff6
 8005cbc:	fff6fff6 	.word	0xfff6fff6
 8005cc0:	fff6fff6 	.word	0xfff6fff6
 8005cc4:	003600a1 	.word	0x003600a1
 8005cc8:	fff60080 	.word	0xfff60080
 8005ccc:	00b2fff6 	.word	0x00b2fff6
 8005cd0:	0036fff6 	.word	0x0036fff6
 8005cd4:	fff6fff6 	.word	0xfff6fff6
 8005cd8:	0084      	.short	0x0084
 8005cda:	0025      	movs	r5, r4
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	3542      	adds	r5, #66	@ 0x42
 8005ce0:	1d11      	adds	r1, r2, #4
 8005ce2:	6019      	str	r1, [r3, #0]
 8005ce4:	6813      	ldr	r3, [r2, #0]
 8005ce6:	702b      	strb	r3, [r5, #0]
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e0a0      	b.n	8005e2e <_printf_i+0x1c2>
 8005cec:	6818      	ldr	r0, [r3, #0]
 8005cee:	6809      	ldr	r1, [r1, #0]
 8005cf0:	1d02      	adds	r2, r0, #4
 8005cf2:	060d      	lsls	r5, r1, #24
 8005cf4:	d50b      	bpl.n	8005d0e <_printf_i+0xa2>
 8005cf6:	6806      	ldr	r6, [r0, #0]
 8005cf8:	601a      	str	r2, [r3, #0]
 8005cfa:	2e00      	cmp	r6, #0
 8005cfc:	da03      	bge.n	8005d06 <_printf_i+0x9a>
 8005cfe:	232d      	movs	r3, #45	@ 0x2d
 8005d00:	9a03      	ldr	r2, [sp, #12]
 8005d02:	4276      	negs	r6, r6
 8005d04:	7013      	strb	r3, [r2, #0]
 8005d06:	4b5e      	ldr	r3, [pc, #376]	@ (8005e80 <_printf_i+0x214>)
 8005d08:	270a      	movs	r7, #10
 8005d0a:	9304      	str	r3, [sp, #16]
 8005d0c:	e018      	b.n	8005d40 <_printf_i+0xd4>
 8005d0e:	6806      	ldr	r6, [r0, #0]
 8005d10:	601a      	str	r2, [r3, #0]
 8005d12:	0649      	lsls	r1, r1, #25
 8005d14:	d5f1      	bpl.n	8005cfa <_printf_i+0x8e>
 8005d16:	b236      	sxth	r6, r6
 8005d18:	e7ef      	b.n	8005cfa <_printf_i+0x8e>
 8005d1a:	6808      	ldr	r0, [r1, #0]
 8005d1c:	6819      	ldr	r1, [r3, #0]
 8005d1e:	c940      	ldmia	r1!, {r6}
 8005d20:	0605      	lsls	r5, r0, #24
 8005d22:	d402      	bmi.n	8005d2a <_printf_i+0xbe>
 8005d24:	0640      	lsls	r0, r0, #25
 8005d26:	d500      	bpl.n	8005d2a <_printf_i+0xbe>
 8005d28:	b2b6      	uxth	r6, r6
 8005d2a:	6019      	str	r1, [r3, #0]
 8005d2c:	4b54      	ldr	r3, [pc, #336]	@ (8005e80 <_printf_i+0x214>)
 8005d2e:	270a      	movs	r7, #10
 8005d30:	9304      	str	r3, [sp, #16]
 8005d32:	2a6f      	cmp	r2, #111	@ 0x6f
 8005d34:	d100      	bne.n	8005d38 <_printf_i+0xcc>
 8005d36:	3f02      	subs	r7, #2
 8005d38:	0023      	movs	r3, r4
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	3343      	adds	r3, #67	@ 0x43
 8005d3e:	701a      	strb	r2, [r3, #0]
 8005d40:	6863      	ldr	r3, [r4, #4]
 8005d42:	60a3      	str	r3, [r4, #8]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	db03      	blt.n	8005d50 <_printf_i+0xe4>
 8005d48:	2104      	movs	r1, #4
 8005d4a:	6822      	ldr	r2, [r4, #0]
 8005d4c:	438a      	bics	r2, r1
 8005d4e:	6022      	str	r2, [r4, #0]
 8005d50:	2e00      	cmp	r6, #0
 8005d52:	d102      	bne.n	8005d5a <_printf_i+0xee>
 8005d54:	9d03      	ldr	r5, [sp, #12]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d00c      	beq.n	8005d74 <_printf_i+0x108>
 8005d5a:	9d03      	ldr	r5, [sp, #12]
 8005d5c:	0030      	movs	r0, r6
 8005d5e:	0039      	movs	r1, r7
 8005d60:	f7fa fa6a 	bl	8000238 <__aeabi_uidivmod>
 8005d64:	9b04      	ldr	r3, [sp, #16]
 8005d66:	3d01      	subs	r5, #1
 8005d68:	5c5b      	ldrb	r3, [r3, r1]
 8005d6a:	702b      	strb	r3, [r5, #0]
 8005d6c:	0033      	movs	r3, r6
 8005d6e:	0006      	movs	r6, r0
 8005d70:	429f      	cmp	r7, r3
 8005d72:	d9f3      	bls.n	8005d5c <_printf_i+0xf0>
 8005d74:	2f08      	cmp	r7, #8
 8005d76:	d109      	bne.n	8005d8c <_printf_i+0x120>
 8005d78:	6823      	ldr	r3, [r4, #0]
 8005d7a:	07db      	lsls	r3, r3, #31
 8005d7c:	d506      	bpl.n	8005d8c <_printf_i+0x120>
 8005d7e:	6862      	ldr	r2, [r4, #4]
 8005d80:	6923      	ldr	r3, [r4, #16]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	dc02      	bgt.n	8005d8c <_printf_i+0x120>
 8005d86:	2330      	movs	r3, #48	@ 0x30
 8005d88:	3d01      	subs	r5, #1
 8005d8a:	702b      	strb	r3, [r5, #0]
 8005d8c:	9b03      	ldr	r3, [sp, #12]
 8005d8e:	1b5b      	subs	r3, r3, r5
 8005d90:	6123      	str	r3, [r4, #16]
 8005d92:	9b07      	ldr	r3, [sp, #28]
 8005d94:	0021      	movs	r1, r4
 8005d96:	9300      	str	r3, [sp, #0]
 8005d98:	9805      	ldr	r0, [sp, #20]
 8005d9a:	9b06      	ldr	r3, [sp, #24]
 8005d9c:	aa09      	add	r2, sp, #36	@ 0x24
 8005d9e:	f7ff fef5 	bl	8005b8c <_printf_common>
 8005da2:	3001      	adds	r0, #1
 8005da4:	d148      	bne.n	8005e38 <_printf_i+0x1cc>
 8005da6:	2001      	movs	r0, #1
 8005da8:	4240      	negs	r0, r0
 8005daa:	b00b      	add	sp, #44	@ 0x2c
 8005dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dae:	2220      	movs	r2, #32
 8005db0:	6809      	ldr	r1, [r1, #0]
 8005db2:	430a      	orrs	r2, r1
 8005db4:	6022      	str	r2, [r4, #0]
 8005db6:	2278      	movs	r2, #120	@ 0x78
 8005db8:	4932      	ldr	r1, [pc, #200]	@ (8005e84 <_printf_i+0x218>)
 8005dba:	9104      	str	r1, [sp, #16]
 8005dbc:	0021      	movs	r1, r4
 8005dbe:	3145      	adds	r1, #69	@ 0x45
 8005dc0:	700a      	strb	r2, [r1, #0]
 8005dc2:	6819      	ldr	r1, [r3, #0]
 8005dc4:	6822      	ldr	r2, [r4, #0]
 8005dc6:	c940      	ldmia	r1!, {r6}
 8005dc8:	0610      	lsls	r0, r2, #24
 8005dca:	d402      	bmi.n	8005dd2 <_printf_i+0x166>
 8005dcc:	0650      	lsls	r0, r2, #25
 8005dce:	d500      	bpl.n	8005dd2 <_printf_i+0x166>
 8005dd0:	b2b6      	uxth	r6, r6
 8005dd2:	6019      	str	r1, [r3, #0]
 8005dd4:	07d3      	lsls	r3, r2, #31
 8005dd6:	d502      	bpl.n	8005dde <_printf_i+0x172>
 8005dd8:	2320      	movs	r3, #32
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	6023      	str	r3, [r4, #0]
 8005dde:	2e00      	cmp	r6, #0
 8005de0:	d001      	beq.n	8005de6 <_printf_i+0x17a>
 8005de2:	2710      	movs	r7, #16
 8005de4:	e7a8      	b.n	8005d38 <_printf_i+0xcc>
 8005de6:	2220      	movs	r2, #32
 8005de8:	6823      	ldr	r3, [r4, #0]
 8005dea:	4393      	bics	r3, r2
 8005dec:	6023      	str	r3, [r4, #0]
 8005dee:	e7f8      	b.n	8005de2 <_printf_i+0x176>
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	680d      	ldr	r5, [r1, #0]
 8005df4:	1d10      	adds	r0, r2, #4
 8005df6:	6949      	ldr	r1, [r1, #20]
 8005df8:	6018      	str	r0, [r3, #0]
 8005dfa:	6813      	ldr	r3, [r2, #0]
 8005dfc:	062e      	lsls	r6, r5, #24
 8005dfe:	d501      	bpl.n	8005e04 <_printf_i+0x198>
 8005e00:	6019      	str	r1, [r3, #0]
 8005e02:	e002      	b.n	8005e0a <_printf_i+0x19e>
 8005e04:	066d      	lsls	r5, r5, #25
 8005e06:	d5fb      	bpl.n	8005e00 <_printf_i+0x194>
 8005e08:	8019      	strh	r1, [r3, #0]
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	9d03      	ldr	r5, [sp, #12]
 8005e0e:	6123      	str	r3, [r4, #16]
 8005e10:	e7bf      	b.n	8005d92 <_printf_i+0x126>
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	1d11      	adds	r1, r2, #4
 8005e16:	6019      	str	r1, [r3, #0]
 8005e18:	6815      	ldr	r5, [r2, #0]
 8005e1a:	2100      	movs	r1, #0
 8005e1c:	0028      	movs	r0, r5
 8005e1e:	6862      	ldr	r2, [r4, #4]
 8005e20:	f000 fb70 	bl	8006504 <memchr>
 8005e24:	2800      	cmp	r0, #0
 8005e26:	d001      	beq.n	8005e2c <_printf_i+0x1c0>
 8005e28:	1b40      	subs	r0, r0, r5
 8005e2a:	6060      	str	r0, [r4, #4]
 8005e2c:	6863      	ldr	r3, [r4, #4]
 8005e2e:	6123      	str	r3, [r4, #16]
 8005e30:	2300      	movs	r3, #0
 8005e32:	9a03      	ldr	r2, [sp, #12]
 8005e34:	7013      	strb	r3, [r2, #0]
 8005e36:	e7ac      	b.n	8005d92 <_printf_i+0x126>
 8005e38:	002a      	movs	r2, r5
 8005e3a:	6923      	ldr	r3, [r4, #16]
 8005e3c:	9906      	ldr	r1, [sp, #24]
 8005e3e:	9805      	ldr	r0, [sp, #20]
 8005e40:	9d07      	ldr	r5, [sp, #28]
 8005e42:	47a8      	blx	r5
 8005e44:	3001      	adds	r0, #1
 8005e46:	d0ae      	beq.n	8005da6 <_printf_i+0x13a>
 8005e48:	6823      	ldr	r3, [r4, #0]
 8005e4a:	079b      	lsls	r3, r3, #30
 8005e4c:	d415      	bmi.n	8005e7a <_printf_i+0x20e>
 8005e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e50:	68e0      	ldr	r0, [r4, #12]
 8005e52:	4298      	cmp	r0, r3
 8005e54:	daa9      	bge.n	8005daa <_printf_i+0x13e>
 8005e56:	0018      	movs	r0, r3
 8005e58:	e7a7      	b.n	8005daa <_printf_i+0x13e>
 8005e5a:	0022      	movs	r2, r4
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	9906      	ldr	r1, [sp, #24]
 8005e60:	9805      	ldr	r0, [sp, #20]
 8005e62:	9e07      	ldr	r6, [sp, #28]
 8005e64:	3219      	adds	r2, #25
 8005e66:	47b0      	blx	r6
 8005e68:	3001      	adds	r0, #1
 8005e6a:	d09c      	beq.n	8005da6 <_printf_i+0x13a>
 8005e6c:	3501      	adds	r5, #1
 8005e6e:	68e3      	ldr	r3, [r4, #12]
 8005e70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e72:	1a9b      	subs	r3, r3, r2
 8005e74:	42ab      	cmp	r3, r5
 8005e76:	dcf0      	bgt.n	8005e5a <_printf_i+0x1ee>
 8005e78:	e7e9      	b.n	8005e4e <_printf_i+0x1e2>
 8005e7a:	2500      	movs	r5, #0
 8005e7c:	e7f7      	b.n	8005e6e <_printf_i+0x202>
 8005e7e:	46c0      	nop			@ (mov r8, r8)
 8005e80:	08006bc5 	.word	0x08006bc5
 8005e84:	08006bd6 	.word	0x08006bd6

08005e88 <_scanf_chars>:
 8005e88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e8a:	0015      	movs	r5, r2
 8005e8c:	688a      	ldr	r2, [r1, #8]
 8005e8e:	000c      	movs	r4, r1
 8005e90:	9001      	str	r0, [sp, #4]
 8005e92:	2a00      	cmp	r2, #0
 8005e94:	d104      	bne.n	8005ea0 <_scanf_chars+0x18>
 8005e96:	698a      	ldr	r2, [r1, #24]
 8005e98:	2a00      	cmp	r2, #0
 8005e9a:	d117      	bne.n	8005ecc <_scanf_chars+0x44>
 8005e9c:	3201      	adds	r2, #1
 8005e9e:	60a2      	str	r2, [r4, #8]
 8005ea0:	6822      	ldr	r2, [r4, #0]
 8005ea2:	06d2      	lsls	r2, r2, #27
 8005ea4:	d403      	bmi.n	8005eae <_scanf_chars+0x26>
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	1d11      	adds	r1, r2, #4
 8005eaa:	6019      	str	r1, [r3, #0]
 8005eac:	6817      	ldr	r7, [r2, #0]
 8005eae:	2600      	movs	r6, #0
 8005eb0:	69a0      	ldr	r0, [r4, #24]
 8005eb2:	2800      	cmp	r0, #0
 8005eb4:	d016      	beq.n	8005ee4 <_scanf_chars+0x5c>
 8005eb6:	2801      	cmp	r0, #1
 8005eb8:	d10b      	bne.n	8005ed2 <_scanf_chars+0x4a>
 8005eba:	682b      	ldr	r3, [r5, #0]
 8005ebc:	6962      	ldr	r2, [r4, #20]
 8005ebe:	781b      	ldrb	r3, [r3, #0]
 8005ec0:	5cd3      	ldrb	r3, [r2, r3]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10e      	bne.n	8005ee4 <_scanf_chars+0x5c>
 8005ec6:	2e00      	cmp	r6, #0
 8005ec8:	d03b      	beq.n	8005f42 <_scanf_chars+0xba>
 8005eca:	e029      	b.n	8005f20 <_scanf_chars+0x98>
 8005ecc:	2201      	movs	r2, #1
 8005ece:	4252      	negs	r2, r2
 8005ed0:	e7e5      	b.n	8005e9e <_scanf_chars+0x16>
 8005ed2:	2802      	cmp	r0, #2
 8005ed4:	d124      	bne.n	8005f20 <_scanf_chars+0x98>
 8005ed6:	682b      	ldr	r3, [r5, #0]
 8005ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8005f44 <_scanf_chars+0xbc>)
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	5cd3      	ldrb	r3, [r2, r3]
 8005ede:	2208      	movs	r2, #8
 8005ee0:	4213      	tst	r3, r2
 8005ee2:	d11d      	bne.n	8005f20 <_scanf_chars+0x98>
 8005ee4:	2210      	movs	r2, #16
 8005ee6:	6823      	ldr	r3, [r4, #0]
 8005ee8:	3601      	adds	r6, #1
 8005eea:	4213      	tst	r3, r2
 8005eec:	d103      	bne.n	8005ef6 <_scanf_chars+0x6e>
 8005eee:	682b      	ldr	r3, [r5, #0]
 8005ef0:	781b      	ldrb	r3, [r3, #0]
 8005ef2:	703b      	strb	r3, [r7, #0]
 8005ef4:	3701      	adds	r7, #1
 8005ef6:	682a      	ldr	r2, [r5, #0]
 8005ef8:	686b      	ldr	r3, [r5, #4]
 8005efa:	3201      	adds	r2, #1
 8005efc:	602a      	str	r2, [r5, #0]
 8005efe:	68a2      	ldr	r2, [r4, #8]
 8005f00:	3b01      	subs	r3, #1
 8005f02:	3a01      	subs	r2, #1
 8005f04:	606b      	str	r3, [r5, #4]
 8005f06:	60a2      	str	r2, [r4, #8]
 8005f08:	2a00      	cmp	r2, #0
 8005f0a:	d009      	beq.n	8005f20 <_scanf_chars+0x98>
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	dccf      	bgt.n	8005eb0 <_scanf_chars+0x28>
 8005f10:	23c0      	movs	r3, #192	@ 0xc0
 8005f12:	005b      	lsls	r3, r3, #1
 8005f14:	0029      	movs	r1, r5
 8005f16:	58e3      	ldr	r3, [r4, r3]
 8005f18:	9801      	ldr	r0, [sp, #4]
 8005f1a:	4798      	blx	r3
 8005f1c:	2800      	cmp	r0, #0
 8005f1e:	d0c7      	beq.n	8005eb0 <_scanf_chars+0x28>
 8005f20:	6822      	ldr	r2, [r4, #0]
 8005f22:	2310      	movs	r3, #16
 8005f24:	0011      	movs	r1, r2
 8005f26:	4019      	ands	r1, r3
 8005f28:	421a      	tst	r2, r3
 8005f2a:	d106      	bne.n	8005f3a <_scanf_chars+0xb2>
 8005f2c:	68e3      	ldr	r3, [r4, #12]
 8005f2e:	3301      	adds	r3, #1
 8005f30:	60e3      	str	r3, [r4, #12]
 8005f32:	69a3      	ldr	r3, [r4, #24]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d000      	beq.n	8005f3a <_scanf_chars+0xb2>
 8005f38:	7039      	strb	r1, [r7, #0]
 8005f3a:	2000      	movs	r0, #0
 8005f3c:	6923      	ldr	r3, [r4, #16]
 8005f3e:	199b      	adds	r3, r3, r6
 8005f40:	6123      	str	r3, [r4, #16]
 8005f42:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f44:	08006c03 	.word	0x08006c03

08005f48 <_scanf_i>:
 8005f48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f4a:	b08b      	sub	sp, #44	@ 0x2c
 8005f4c:	9301      	str	r3, [sp, #4]
 8005f4e:	4b78      	ldr	r3, [pc, #480]	@ (8006130 <_scanf_i+0x1e8>)
 8005f50:	0016      	movs	r6, r2
 8005f52:	9004      	str	r0, [sp, #16]
 8005f54:	aa07      	add	r2, sp, #28
 8005f56:	cba1      	ldmia	r3!, {r0, r5, r7}
 8005f58:	c2a1      	stmia	r2!, {r0, r5, r7}
 8005f5a:	4a76      	ldr	r2, [pc, #472]	@ (8006134 <_scanf_i+0x1ec>)
 8005f5c:	698b      	ldr	r3, [r1, #24]
 8005f5e:	000c      	movs	r4, r1
 8005f60:	9205      	str	r2, [sp, #20]
 8005f62:	2b03      	cmp	r3, #3
 8005f64:	d101      	bne.n	8005f6a <_scanf_i+0x22>
 8005f66:	4b74      	ldr	r3, [pc, #464]	@ (8006138 <_scanf_i+0x1f0>)
 8005f68:	9305      	str	r3, [sp, #20]
 8005f6a:	22ae      	movs	r2, #174	@ 0xae
 8005f6c:	2000      	movs	r0, #0
 8005f6e:	68a3      	ldr	r3, [r4, #8]
 8005f70:	0052      	lsls	r2, r2, #1
 8005f72:	1e59      	subs	r1, r3, #1
 8005f74:	9003      	str	r0, [sp, #12]
 8005f76:	4291      	cmp	r1, r2
 8005f78:	d905      	bls.n	8005f86 <_scanf_i+0x3e>
 8005f7a:	3b5e      	subs	r3, #94	@ 0x5e
 8005f7c:	3bff      	subs	r3, #255	@ 0xff
 8005f7e:	9303      	str	r3, [sp, #12]
 8005f80:	235e      	movs	r3, #94	@ 0x5e
 8005f82:	33ff      	adds	r3, #255	@ 0xff
 8005f84:	60a3      	str	r3, [r4, #8]
 8005f86:	0023      	movs	r3, r4
 8005f88:	331c      	adds	r3, #28
 8005f8a:	9300      	str	r3, [sp, #0]
 8005f8c:	23d0      	movs	r3, #208	@ 0xd0
 8005f8e:	2700      	movs	r7, #0
 8005f90:	6822      	ldr	r2, [r4, #0]
 8005f92:	011b      	lsls	r3, r3, #4
 8005f94:	4313      	orrs	r3, r2
 8005f96:	6023      	str	r3, [r4, #0]
 8005f98:	9b00      	ldr	r3, [sp, #0]
 8005f9a:	9302      	str	r3, [sp, #8]
 8005f9c:	6833      	ldr	r3, [r6, #0]
 8005f9e:	a807      	add	r0, sp, #28
 8005fa0:	7819      	ldrb	r1, [r3, #0]
 8005fa2:	00bb      	lsls	r3, r7, #2
 8005fa4:	2202      	movs	r2, #2
 8005fa6:	5818      	ldr	r0, [r3, r0]
 8005fa8:	f000 faac 	bl	8006504 <memchr>
 8005fac:	2800      	cmp	r0, #0
 8005fae:	d029      	beq.n	8006004 <_scanf_i+0xbc>
 8005fb0:	2f01      	cmp	r7, #1
 8005fb2:	d15e      	bne.n	8006072 <_scanf_i+0x12a>
 8005fb4:	6863      	ldr	r3, [r4, #4]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d106      	bne.n	8005fc8 <_scanf_i+0x80>
 8005fba:	3308      	adds	r3, #8
 8005fbc:	6822      	ldr	r2, [r4, #0]
 8005fbe:	6063      	str	r3, [r4, #4]
 8005fc0:	33f9      	adds	r3, #249	@ 0xf9
 8005fc2:	33ff      	adds	r3, #255	@ 0xff
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	6023      	str	r3, [r4, #0]
 8005fc8:	6823      	ldr	r3, [r4, #0]
 8005fca:	4a5c      	ldr	r2, [pc, #368]	@ (800613c <_scanf_i+0x1f4>)
 8005fcc:	4013      	ands	r3, r2
 8005fce:	6023      	str	r3, [r4, #0]
 8005fd0:	68a3      	ldr	r3, [r4, #8]
 8005fd2:	1e5a      	subs	r2, r3, #1
 8005fd4:	60a2      	str	r2, [r4, #8]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d014      	beq.n	8006004 <_scanf_i+0xbc>
 8005fda:	6833      	ldr	r3, [r6, #0]
 8005fdc:	1c5a      	adds	r2, r3, #1
 8005fde:	6032      	str	r2, [r6, #0]
 8005fe0:	781b      	ldrb	r3, [r3, #0]
 8005fe2:	9a02      	ldr	r2, [sp, #8]
 8005fe4:	7013      	strb	r3, [r2, #0]
 8005fe6:	6873      	ldr	r3, [r6, #4]
 8005fe8:	1c55      	adds	r5, r2, #1
 8005fea:	3b01      	subs	r3, #1
 8005fec:	6073      	str	r3, [r6, #4]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	dc07      	bgt.n	8006002 <_scanf_i+0xba>
 8005ff2:	23c0      	movs	r3, #192	@ 0xc0
 8005ff4:	005b      	lsls	r3, r3, #1
 8005ff6:	0031      	movs	r1, r6
 8005ff8:	58e3      	ldr	r3, [r4, r3]
 8005ffa:	9804      	ldr	r0, [sp, #16]
 8005ffc:	4798      	blx	r3
 8005ffe:	2800      	cmp	r0, #0
 8006000:	d17e      	bne.n	8006100 <_scanf_i+0x1b8>
 8006002:	9502      	str	r5, [sp, #8]
 8006004:	3701      	adds	r7, #1
 8006006:	2f03      	cmp	r7, #3
 8006008:	d1c8      	bne.n	8005f9c <_scanf_i+0x54>
 800600a:	6863      	ldr	r3, [r4, #4]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d101      	bne.n	8006014 <_scanf_i+0xcc>
 8006010:	330a      	adds	r3, #10
 8006012:	6063      	str	r3, [r4, #4]
 8006014:	2700      	movs	r7, #0
 8006016:	6863      	ldr	r3, [r4, #4]
 8006018:	4949      	ldr	r1, [pc, #292]	@ (8006140 <_scanf_i+0x1f8>)
 800601a:	6960      	ldr	r0, [r4, #20]
 800601c:	1ac9      	subs	r1, r1, r3
 800601e:	f000 f9b0 	bl	8006382 <__sccl>
 8006022:	9d02      	ldr	r5, [sp, #8]
 8006024:	68a3      	ldr	r3, [r4, #8]
 8006026:	6820      	ldr	r0, [r4, #0]
 8006028:	9302      	str	r3, [sp, #8]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d03f      	beq.n	80060ae <_scanf_i+0x166>
 800602e:	6831      	ldr	r1, [r6, #0]
 8006030:	6963      	ldr	r3, [r4, #20]
 8006032:	780a      	ldrb	r2, [r1, #0]
 8006034:	5c9b      	ldrb	r3, [r3, r2]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d039      	beq.n	80060ae <_scanf_i+0x166>
 800603a:	2a30      	cmp	r2, #48	@ 0x30
 800603c:	d128      	bne.n	8006090 <_scanf_i+0x148>
 800603e:	2380      	movs	r3, #128	@ 0x80
 8006040:	011b      	lsls	r3, r3, #4
 8006042:	4218      	tst	r0, r3
 8006044:	d024      	beq.n	8006090 <_scanf_i+0x148>
 8006046:	9b03      	ldr	r3, [sp, #12]
 8006048:	3701      	adds	r7, #1
 800604a:	2b00      	cmp	r3, #0
 800604c:	d005      	beq.n	800605a <_scanf_i+0x112>
 800604e:	001a      	movs	r2, r3
 8006050:	9b02      	ldr	r3, [sp, #8]
 8006052:	3a01      	subs	r2, #1
 8006054:	3301      	adds	r3, #1
 8006056:	9203      	str	r2, [sp, #12]
 8006058:	60a3      	str	r3, [r4, #8]
 800605a:	6873      	ldr	r3, [r6, #4]
 800605c:	3b01      	subs	r3, #1
 800605e:	6073      	str	r3, [r6, #4]
 8006060:	2b00      	cmp	r3, #0
 8006062:	dd1c      	ble.n	800609e <_scanf_i+0x156>
 8006064:	6833      	ldr	r3, [r6, #0]
 8006066:	3301      	adds	r3, #1
 8006068:	6033      	str	r3, [r6, #0]
 800606a:	68a3      	ldr	r3, [r4, #8]
 800606c:	3b01      	subs	r3, #1
 800606e:	60a3      	str	r3, [r4, #8]
 8006070:	e7d8      	b.n	8006024 <_scanf_i+0xdc>
 8006072:	2f02      	cmp	r7, #2
 8006074:	d1ac      	bne.n	8005fd0 <_scanf_i+0x88>
 8006076:	23c0      	movs	r3, #192	@ 0xc0
 8006078:	2180      	movs	r1, #128	@ 0x80
 800607a:	6822      	ldr	r2, [r4, #0]
 800607c:	00db      	lsls	r3, r3, #3
 800607e:	4013      	ands	r3, r2
 8006080:	0089      	lsls	r1, r1, #2
 8006082:	428b      	cmp	r3, r1
 8006084:	d1c1      	bne.n	800600a <_scanf_i+0xc2>
 8006086:	2310      	movs	r3, #16
 8006088:	6063      	str	r3, [r4, #4]
 800608a:	33f0      	adds	r3, #240	@ 0xf0
 800608c:	4313      	orrs	r3, r2
 800608e:	e79e      	b.n	8005fce <_scanf_i+0x86>
 8006090:	4b2c      	ldr	r3, [pc, #176]	@ (8006144 <_scanf_i+0x1fc>)
 8006092:	4003      	ands	r3, r0
 8006094:	6023      	str	r3, [r4, #0]
 8006096:	780b      	ldrb	r3, [r1, #0]
 8006098:	702b      	strb	r3, [r5, #0]
 800609a:	3501      	adds	r5, #1
 800609c:	e7dd      	b.n	800605a <_scanf_i+0x112>
 800609e:	23c0      	movs	r3, #192	@ 0xc0
 80060a0:	005b      	lsls	r3, r3, #1
 80060a2:	0031      	movs	r1, r6
 80060a4:	58e3      	ldr	r3, [r4, r3]
 80060a6:	9804      	ldr	r0, [sp, #16]
 80060a8:	4798      	blx	r3
 80060aa:	2800      	cmp	r0, #0
 80060ac:	d0dd      	beq.n	800606a <_scanf_i+0x122>
 80060ae:	6823      	ldr	r3, [r4, #0]
 80060b0:	05db      	lsls	r3, r3, #23
 80060b2:	d50e      	bpl.n	80060d2 <_scanf_i+0x18a>
 80060b4:	9b00      	ldr	r3, [sp, #0]
 80060b6:	429d      	cmp	r5, r3
 80060b8:	d907      	bls.n	80060ca <_scanf_i+0x182>
 80060ba:	23be      	movs	r3, #190	@ 0xbe
 80060bc:	3d01      	subs	r5, #1
 80060be:	005b      	lsls	r3, r3, #1
 80060c0:	0032      	movs	r2, r6
 80060c2:	7829      	ldrb	r1, [r5, #0]
 80060c4:	58e3      	ldr	r3, [r4, r3]
 80060c6:	9804      	ldr	r0, [sp, #16]
 80060c8:	4798      	blx	r3
 80060ca:	9b00      	ldr	r3, [sp, #0]
 80060cc:	2001      	movs	r0, #1
 80060ce:	429d      	cmp	r5, r3
 80060d0:	d029      	beq.n	8006126 <_scanf_i+0x1de>
 80060d2:	6821      	ldr	r1, [r4, #0]
 80060d4:	2310      	movs	r3, #16
 80060d6:	000a      	movs	r2, r1
 80060d8:	401a      	ands	r2, r3
 80060da:	4219      	tst	r1, r3
 80060dc:	d11c      	bne.n	8006118 <_scanf_i+0x1d0>
 80060de:	702a      	strb	r2, [r5, #0]
 80060e0:	6863      	ldr	r3, [r4, #4]
 80060e2:	9900      	ldr	r1, [sp, #0]
 80060e4:	9804      	ldr	r0, [sp, #16]
 80060e6:	9e05      	ldr	r6, [sp, #20]
 80060e8:	47b0      	blx	r6
 80060ea:	9b01      	ldr	r3, [sp, #4]
 80060ec:	6822      	ldr	r2, [r4, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	0691      	lsls	r1, r2, #26
 80060f2:	d507      	bpl.n	8006104 <_scanf_i+0x1bc>
 80060f4:	9901      	ldr	r1, [sp, #4]
 80060f6:	1d1a      	adds	r2, r3, #4
 80060f8:	600a      	str	r2, [r1, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	6018      	str	r0, [r3, #0]
 80060fe:	e008      	b.n	8006112 <_scanf_i+0x1ca>
 8006100:	2700      	movs	r7, #0
 8006102:	e7d4      	b.n	80060ae <_scanf_i+0x166>
 8006104:	1d19      	adds	r1, r3, #4
 8006106:	07d6      	lsls	r6, r2, #31
 8006108:	d50f      	bpl.n	800612a <_scanf_i+0x1e2>
 800610a:	9a01      	ldr	r2, [sp, #4]
 800610c:	6011      	str	r1, [r2, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	8018      	strh	r0, [r3, #0]
 8006112:	68e3      	ldr	r3, [r4, #12]
 8006114:	3301      	adds	r3, #1
 8006116:	60e3      	str	r3, [r4, #12]
 8006118:	2000      	movs	r0, #0
 800611a:	9b00      	ldr	r3, [sp, #0]
 800611c:	1aed      	subs	r5, r5, r3
 800611e:	6923      	ldr	r3, [r4, #16]
 8006120:	19ed      	adds	r5, r5, r7
 8006122:	195b      	adds	r3, r3, r5
 8006124:	6123      	str	r3, [r4, #16]
 8006126:	b00b      	add	sp, #44	@ 0x2c
 8006128:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800612a:	9a01      	ldr	r2, [sp, #4]
 800612c:	6011      	str	r1, [r2, #0]
 800612e:	e7e4      	b.n	80060fa <_scanf_i+0x1b2>
 8006130:	08006b30 	.word	0x08006b30
 8006134:	08006799 	.word	0x08006799
 8006138:	0800668d 	.word	0x0800668d
 800613c:	fffffaff 	.word	0xfffffaff
 8006140:	08006bf7 	.word	0x08006bf7
 8006144:	fffff6ff 	.word	0xfffff6ff

08006148 <__sflush_r>:
 8006148:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800614a:	220c      	movs	r2, #12
 800614c:	5e8b      	ldrsh	r3, [r1, r2]
 800614e:	0005      	movs	r5, r0
 8006150:	000c      	movs	r4, r1
 8006152:	071a      	lsls	r2, r3, #28
 8006154:	d456      	bmi.n	8006204 <__sflush_r+0xbc>
 8006156:	684a      	ldr	r2, [r1, #4]
 8006158:	2a00      	cmp	r2, #0
 800615a:	dc02      	bgt.n	8006162 <__sflush_r+0x1a>
 800615c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800615e:	2a00      	cmp	r2, #0
 8006160:	dd4e      	ble.n	8006200 <__sflush_r+0xb8>
 8006162:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006164:	2f00      	cmp	r7, #0
 8006166:	d04b      	beq.n	8006200 <__sflush_r+0xb8>
 8006168:	2200      	movs	r2, #0
 800616a:	2080      	movs	r0, #128	@ 0x80
 800616c:	682e      	ldr	r6, [r5, #0]
 800616e:	602a      	str	r2, [r5, #0]
 8006170:	001a      	movs	r2, r3
 8006172:	0140      	lsls	r0, r0, #5
 8006174:	6a21      	ldr	r1, [r4, #32]
 8006176:	4002      	ands	r2, r0
 8006178:	4203      	tst	r3, r0
 800617a:	d033      	beq.n	80061e4 <__sflush_r+0x9c>
 800617c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800617e:	89a3      	ldrh	r3, [r4, #12]
 8006180:	075b      	lsls	r3, r3, #29
 8006182:	d506      	bpl.n	8006192 <__sflush_r+0x4a>
 8006184:	6863      	ldr	r3, [r4, #4]
 8006186:	1ad2      	subs	r2, r2, r3
 8006188:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800618a:	2b00      	cmp	r3, #0
 800618c:	d001      	beq.n	8006192 <__sflush_r+0x4a>
 800618e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006190:	1ad2      	subs	r2, r2, r3
 8006192:	2300      	movs	r3, #0
 8006194:	0028      	movs	r0, r5
 8006196:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006198:	6a21      	ldr	r1, [r4, #32]
 800619a:	47b8      	blx	r7
 800619c:	89a2      	ldrh	r2, [r4, #12]
 800619e:	1c43      	adds	r3, r0, #1
 80061a0:	d106      	bne.n	80061b0 <__sflush_r+0x68>
 80061a2:	6829      	ldr	r1, [r5, #0]
 80061a4:	291d      	cmp	r1, #29
 80061a6:	d846      	bhi.n	8006236 <__sflush_r+0xee>
 80061a8:	4b29      	ldr	r3, [pc, #164]	@ (8006250 <__sflush_r+0x108>)
 80061aa:	410b      	asrs	r3, r1
 80061ac:	07db      	lsls	r3, r3, #31
 80061ae:	d442      	bmi.n	8006236 <__sflush_r+0xee>
 80061b0:	2300      	movs	r3, #0
 80061b2:	6063      	str	r3, [r4, #4]
 80061b4:	6923      	ldr	r3, [r4, #16]
 80061b6:	6023      	str	r3, [r4, #0]
 80061b8:	04d2      	lsls	r2, r2, #19
 80061ba:	d505      	bpl.n	80061c8 <__sflush_r+0x80>
 80061bc:	1c43      	adds	r3, r0, #1
 80061be:	d102      	bne.n	80061c6 <__sflush_r+0x7e>
 80061c0:	682b      	ldr	r3, [r5, #0]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d100      	bne.n	80061c8 <__sflush_r+0x80>
 80061c6:	6560      	str	r0, [r4, #84]	@ 0x54
 80061c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061ca:	602e      	str	r6, [r5, #0]
 80061cc:	2900      	cmp	r1, #0
 80061ce:	d017      	beq.n	8006200 <__sflush_r+0xb8>
 80061d0:	0023      	movs	r3, r4
 80061d2:	3344      	adds	r3, #68	@ 0x44
 80061d4:	4299      	cmp	r1, r3
 80061d6:	d002      	beq.n	80061de <__sflush_r+0x96>
 80061d8:	0028      	movs	r0, r5
 80061da:	f7fe ff7b 	bl	80050d4 <_free_r>
 80061de:	2300      	movs	r3, #0
 80061e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80061e2:	e00d      	b.n	8006200 <__sflush_r+0xb8>
 80061e4:	2301      	movs	r3, #1
 80061e6:	0028      	movs	r0, r5
 80061e8:	47b8      	blx	r7
 80061ea:	0002      	movs	r2, r0
 80061ec:	1c43      	adds	r3, r0, #1
 80061ee:	d1c6      	bne.n	800617e <__sflush_r+0x36>
 80061f0:	682b      	ldr	r3, [r5, #0]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d0c3      	beq.n	800617e <__sflush_r+0x36>
 80061f6:	2b1d      	cmp	r3, #29
 80061f8:	d001      	beq.n	80061fe <__sflush_r+0xb6>
 80061fa:	2b16      	cmp	r3, #22
 80061fc:	d11a      	bne.n	8006234 <__sflush_r+0xec>
 80061fe:	602e      	str	r6, [r5, #0]
 8006200:	2000      	movs	r0, #0
 8006202:	e01e      	b.n	8006242 <__sflush_r+0xfa>
 8006204:	690e      	ldr	r6, [r1, #16]
 8006206:	2e00      	cmp	r6, #0
 8006208:	d0fa      	beq.n	8006200 <__sflush_r+0xb8>
 800620a:	680f      	ldr	r7, [r1, #0]
 800620c:	600e      	str	r6, [r1, #0]
 800620e:	1bba      	subs	r2, r7, r6
 8006210:	9201      	str	r2, [sp, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	079b      	lsls	r3, r3, #30
 8006216:	d100      	bne.n	800621a <__sflush_r+0xd2>
 8006218:	694a      	ldr	r2, [r1, #20]
 800621a:	60a2      	str	r2, [r4, #8]
 800621c:	9b01      	ldr	r3, [sp, #4]
 800621e:	2b00      	cmp	r3, #0
 8006220:	ddee      	ble.n	8006200 <__sflush_r+0xb8>
 8006222:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006224:	0032      	movs	r2, r6
 8006226:	001f      	movs	r7, r3
 8006228:	0028      	movs	r0, r5
 800622a:	9b01      	ldr	r3, [sp, #4]
 800622c:	6a21      	ldr	r1, [r4, #32]
 800622e:	47b8      	blx	r7
 8006230:	2800      	cmp	r0, #0
 8006232:	dc07      	bgt.n	8006244 <__sflush_r+0xfc>
 8006234:	89a2      	ldrh	r2, [r4, #12]
 8006236:	2340      	movs	r3, #64	@ 0x40
 8006238:	2001      	movs	r0, #1
 800623a:	4313      	orrs	r3, r2
 800623c:	b21b      	sxth	r3, r3
 800623e:	81a3      	strh	r3, [r4, #12]
 8006240:	4240      	negs	r0, r0
 8006242:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006244:	9b01      	ldr	r3, [sp, #4]
 8006246:	1836      	adds	r6, r6, r0
 8006248:	1a1b      	subs	r3, r3, r0
 800624a:	9301      	str	r3, [sp, #4]
 800624c:	e7e6      	b.n	800621c <__sflush_r+0xd4>
 800624e:	46c0      	nop			@ (mov r8, r8)
 8006250:	dfbffffe 	.word	0xdfbffffe

08006254 <_fflush_r>:
 8006254:	690b      	ldr	r3, [r1, #16]
 8006256:	b570      	push	{r4, r5, r6, lr}
 8006258:	0005      	movs	r5, r0
 800625a:	000c      	movs	r4, r1
 800625c:	2b00      	cmp	r3, #0
 800625e:	d102      	bne.n	8006266 <_fflush_r+0x12>
 8006260:	2500      	movs	r5, #0
 8006262:	0028      	movs	r0, r5
 8006264:	bd70      	pop	{r4, r5, r6, pc}
 8006266:	2800      	cmp	r0, #0
 8006268:	d004      	beq.n	8006274 <_fflush_r+0x20>
 800626a:	6a03      	ldr	r3, [r0, #32]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d101      	bne.n	8006274 <_fflush_r+0x20>
 8006270:	f7fe fc92 	bl	8004b98 <__sinit>
 8006274:	220c      	movs	r2, #12
 8006276:	5ea3      	ldrsh	r3, [r4, r2]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d0f1      	beq.n	8006260 <_fflush_r+0xc>
 800627c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800627e:	07d2      	lsls	r2, r2, #31
 8006280:	d404      	bmi.n	800628c <_fflush_r+0x38>
 8006282:	059b      	lsls	r3, r3, #22
 8006284:	d402      	bmi.n	800628c <_fflush_r+0x38>
 8006286:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006288:	f7fe ff19 	bl	80050be <__retarget_lock_acquire_recursive>
 800628c:	0028      	movs	r0, r5
 800628e:	0021      	movs	r1, r4
 8006290:	f7ff ff5a 	bl	8006148 <__sflush_r>
 8006294:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006296:	0005      	movs	r5, r0
 8006298:	07db      	lsls	r3, r3, #31
 800629a:	d4e2      	bmi.n	8006262 <_fflush_r+0xe>
 800629c:	89a3      	ldrh	r3, [r4, #12]
 800629e:	059b      	lsls	r3, r3, #22
 80062a0:	d4df      	bmi.n	8006262 <_fflush_r+0xe>
 80062a2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062a4:	f7fe ff0c 	bl	80050c0 <__retarget_lock_release_recursive>
 80062a8:	e7db      	b.n	8006262 <_fflush_r+0xe>
	...

080062ac <__swhatbuf_r>:
 80062ac:	b570      	push	{r4, r5, r6, lr}
 80062ae:	000e      	movs	r6, r1
 80062b0:	001d      	movs	r5, r3
 80062b2:	230e      	movs	r3, #14
 80062b4:	5ec9      	ldrsh	r1, [r1, r3]
 80062b6:	0014      	movs	r4, r2
 80062b8:	b096      	sub	sp, #88	@ 0x58
 80062ba:	2900      	cmp	r1, #0
 80062bc:	da0c      	bge.n	80062d8 <__swhatbuf_r+0x2c>
 80062be:	89b2      	ldrh	r2, [r6, #12]
 80062c0:	2380      	movs	r3, #128	@ 0x80
 80062c2:	0011      	movs	r1, r2
 80062c4:	4019      	ands	r1, r3
 80062c6:	421a      	tst	r2, r3
 80062c8:	d114      	bne.n	80062f4 <__swhatbuf_r+0x48>
 80062ca:	2380      	movs	r3, #128	@ 0x80
 80062cc:	00db      	lsls	r3, r3, #3
 80062ce:	2000      	movs	r0, #0
 80062d0:	6029      	str	r1, [r5, #0]
 80062d2:	6023      	str	r3, [r4, #0]
 80062d4:	b016      	add	sp, #88	@ 0x58
 80062d6:	bd70      	pop	{r4, r5, r6, pc}
 80062d8:	466a      	mov	r2, sp
 80062da:	f000 f8dd 	bl	8006498 <_fstat_r>
 80062de:	2800      	cmp	r0, #0
 80062e0:	dbed      	blt.n	80062be <__swhatbuf_r+0x12>
 80062e2:	23f0      	movs	r3, #240	@ 0xf0
 80062e4:	9901      	ldr	r1, [sp, #4]
 80062e6:	021b      	lsls	r3, r3, #8
 80062e8:	4019      	ands	r1, r3
 80062ea:	4b04      	ldr	r3, [pc, #16]	@ (80062fc <__swhatbuf_r+0x50>)
 80062ec:	18c9      	adds	r1, r1, r3
 80062ee:	424b      	negs	r3, r1
 80062f0:	4159      	adcs	r1, r3
 80062f2:	e7ea      	b.n	80062ca <__swhatbuf_r+0x1e>
 80062f4:	2100      	movs	r1, #0
 80062f6:	2340      	movs	r3, #64	@ 0x40
 80062f8:	e7e9      	b.n	80062ce <__swhatbuf_r+0x22>
 80062fa:	46c0      	nop			@ (mov r8, r8)
 80062fc:	ffffe000 	.word	0xffffe000

08006300 <__smakebuf_r>:
 8006300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006302:	2602      	movs	r6, #2
 8006304:	898b      	ldrh	r3, [r1, #12]
 8006306:	0005      	movs	r5, r0
 8006308:	000c      	movs	r4, r1
 800630a:	b085      	sub	sp, #20
 800630c:	4233      	tst	r3, r6
 800630e:	d007      	beq.n	8006320 <__smakebuf_r+0x20>
 8006310:	0023      	movs	r3, r4
 8006312:	3347      	adds	r3, #71	@ 0x47
 8006314:	6023      	str	r3, [r4, #0]
 8006316:	6123      	str	r3, [r4, #16]
 8006318:	2301      	movs	r3, #1
 800631a:	6163      	str	r3, [r4, #20]
 800631c:	b005      	add	sp, #20
 800631e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006320:	ab03      	add	r3, sp, #12
 8006322:	aa02      	add	r2, sp, #8
 8006324:	f7ff ffc2 	bl	80062ac <__swhatbuf_r>
 8006328:	9f02      	ldr	r7, [sp, #8]
 800632a:	9001      	str	r0, [sp, #4]
 800632c:	0039      	movs	r1, r7
 800632e:	0028      	movs	r0, r5
 8006330:	f7fe ff3c 	bl	80051ac <_malloc_r>
 8006334:	2800      	cmp	r0, #0
 8006336:	d108      	bne.n	800634a <__smakebuf_r+0x4a>
 8006338:	220c      	movs	r2, #12
 800633a:	5ea3      	ldrsh	r3, [r4, r2]
 800633c:	059a      	lsls	r2, r3, #22
 800633e:	d4ed      	bmi.n	800631c <__smakebuf_r+0x1c>
 8006340:	2203      	movs	r2, #3
 8006342:	4393      	bics	r3, r2
 8006344:	431e      	orrs	r6, r3
 8006346:	81a6      	strh	r6, [r4, #12]
 8006348:	e7e2      	b.n	8006310 <__smakebuf_r+0x10>
 800634a:	2380      	movs	r3, #128	@ 0x80
 800634c:	89a2      	ldrh	r2, [r4, #12]
 800634e:	6020      	str	r0, [r4, #0]
 8006350:	4313      	orrs	r3, r2
 8006352:	81a3      	strh	r3, [r4, #12]
 8006354:	9b03      	ldr	r3, [sp, #12]
 8006356:	6120      	str	r0, [r4, #16]
 8006358:	6167      	str	r7, [r4, #20]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00c      	beq.n	8006378 <__smakebuf_r+0x78>
 800635e:	0028      	movs	r0, r5
 8006360:	230e      	movs	r3, #14
 8006362:	5ee1      	ldrsh	r1, [r4, r3]
 8006364:	f000 f8aa 	bl	80064bc <_isatty_r>
 8006368:	2800      	cmp	r0, #0
 800636a:	d005      	beq.n	8006378 <__smakebuf_r+0x78>
 800636c:	2303      	movs	r3, #3
 800636e:	89a2      	ldrh	r2, [r4, #12]
 8006370:	439a      	bics	r2, r3
 8006372:	3b02      	subs	r3, #2
 8006374:	4313      	orrs	r3, r2
 8006376:	81a3      	strh	r3, [r4, #12]
 8006378:	89a3      	ldrh	r3, [r4, #12]
 800637a:	9a01      	ldr	r2, [sp, #4]
 800637c:	4313      	orrs	r3, r2
 800637e:	81a3      	strh	r3, [r4, #12]
 8006380:	e7cc      	b.n	800631c <__smakebuf_r+0x1c>

08006382 <__sccl>:
 8006382:	b570      	push	{r4, r5, r6, lr}
 8006384:	780b      	ldrb	r3, [r1, #0]
 8006386:	0004      	movs	r4, r0
 8006388:	2b5e      	cmp	r3, #94	@ 0x5e
 800638a:	d018      	beq.n	80063be <__sccl+0x3c>
 800638c:	2200      	movs	r2, #0
 800638e:	1c4d      	adds	r5, r1, #1
 8006390:	0021      	movs	r1, r4
 8006392:	1c60      	adds	r0, r4, #1
 8006394:	30ff      	adds	r0, #255	@ 0xff
 8006396:	700a      	strb	r2, [r1, #0]
 8006398:	3101      	adds	r1, #1
 800639a:	4281      	cmp	r1, r0
 800639c:	d1fb      	bne.n	8006396 <__sccl+0x14>
 800639e:	1e68      	subs	r0, r5, #1
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d00b      	beq.n	80063bc <__sccl+0x3a>
 80063a4:	2101      	movs	r1, #1
 80063a6:	404a      	eors	r2, r1
 80063a8:	0028      	movs	r0, r5
 80063aa:	54e2      	strb	r2, [r4, r3]
 80063ac:	7801      	ldrb	r1, [r0, #0]
 80063ae:	1c45      	adds	r5, r0, #1
 80063b0:	292d      	cmp	r1, #45	@ 0x2d
 80063b2:	d00a      	beq.n	80063ca <__sccl+0x48>
 80063b4:	295d      	cmp	r1, #93	@ 0x5d
 80063b6:	d01b      	beq.n	80063f0 <__sccl+0x6e>
 80063b8:	2900      	cmp	r1, #0
 80063ba:	d104      	bne.n	80063c6 <__sccl+0x44>
 80063bc:	bd70      	pop	{r4, r5, r6, pc}
 80063be:	2201      	movs	r2, #1
 80063c0:	784b      	ldrb	r3, [r1, #1]
 80063c2:	1c8d      	adds	r5, r1, #2
 80063c4:	e7e4      	b.n	8006390 <__sccl+0xe>
 80063c6:	000b      	movs	r3, r1
 80063c8:	e7ee      	b.n	80063a8 <__sccl+0x26>
 80063ca:	7846      	ldrb	r6, [r0, #1]
 80063cc:	2e5d      	cmp	r6, #93	@ 0x5d
 80063ce:	d0fa      	beq.n	80063c6 <__sccl+0x44>
 80063d0:	42b3      	cmp	r3, r6
 80063d2:	dcf8      	bgt.n	80063c6 <__sccl+0x44>
 80063d4:	0019      	movs	r1, r3
 80063d6:	3002      	adds	r0, #2
 80063d8:	3101      	adds	r1, #1
 80063da:	5462      	strb	r2, [r4, r1]
 80063dc:	428e      	cmp	r6, r1
 80063de:	dcfb      	bgt.n	80063d8 <__sccl+0x56>
 80063e0:	2100      	movs	r1, #0
 80063e2:	1c5d      	adds	r5, r3, #1
 80063e4:	42b3      	cmp	r3, r6
 80063e6:	da01      	bge.n	80063ec <__sccl+0x6a>
 80063e8:	1af1      	subs	r1, r6, r3
 80063ea:	3901      	subs	r1, #1
 80063ec:	186b      	adds	r3, r5, r1
 80063ee:	e7dd      	b.n	80063ac <__sccl+0x2a>
 80063f0:	0028      	movs	r0, r5
 80063f2:	e7e3      	b.n	80063bc <__sccl+0x3a>

080063f4 <__submore>:
 80063f4:	000b      	movs	r3, r1
 80063f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063f8:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 80063fa:	3344      	adds	r3, #68	@ 0x44
 80063fc:	000c      	movs	r4, r1
 80063fe:	429d      	cmp	r5, r3
 8006400:	d11c      	bne.n	800643c <__submore+0x48>
 8006402:	2680      	movs	r6, #128	@ 0x80
 8006404:	00f6      	lsls	r6, r6, #3
 8006406:	0031      	movs	r1, r6
 8006408:	f7fe fed0 	bl	80051ac <_malloc_r>
 800640c:	2800      	cmp	r0, #0
 800640e:	d102      	bne.n	8006416 <__submore+0x22>
 8006410:	2001      	movs	r0, #1
 8006412:	4240      	negs	r0, r0
 8006414:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006416:	0023      	movs	r3, r4
 8006418:	6360      	str	r0, [r4, #52]	@ 0x34
 800641a:	63a6      	str	r6, [r4, #56]	@ 0x38
 800641c:	3346      	adds	r3, #70	@ 0x46
 800641e:	781a      	ldrb	r2, [r3, #0]
 8006420:	4b10      	ldr	r3, [pc, #64]	@ (8006464 <__submore+0x70>)
 8006422:	54c2      	strb	r2, [r0, r3]
 8006424:	0023      	movs	r3, r4
 8006426:	3345      	adds	r3, #69	@ 0x45
 8006428:	781a      	ldrb	r2, [r3, #0]
 800642a:	4b0f      	ldr	r3, [pc, #60]	@ (8006468 <__submore+0x74>)
 800642c:	54c2      	strb	r2, [r0, r3]
 800642e:	782a      	ldrb	r2, [r5, #0]
 8006430:	4b0e      	ldr	r3, [pc, #56]	@ (800646c <__submore+0x78>)
 8006432:	54c2      	strb	r2, [r0, r3]
 8006434:	18c0      	adds	r0, r0, r3
 8006436:	6020      	str	r0, [r4, #0]
 8006438:	2000      	movs	r0, #0
 800643a:	e7eb      	b.n	8006414 <__submore+0x20>
 800643c:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 800643e:	0029      	movs	r1, r5
 8006440:	0073      	lsls	r3, r6, #1
 8006442:	001a      	movs	r2, r3
 8006444:	9301      	str	r3, [sp, #4]
 8006446:	f000 f868 	bl	800651a <_realloc_r>
 800644a:	1e05      	subs	r5, r0, #0
 800644c:	d0e0      	beq.n	8006410 <__submore+0x1c>
 800644e:	1987      	adds	r7, r0, r6
 8006450:	0001      	movs	r1, r0
 8006452:	0032      	movs	r2, r6
 8006454:	0038      	movs	r0, r7
 8006456:	f7fe fe34 	bl	80050c2 <memcpy>
 800645a:	9b01      	ldr	r3, [sp, #4]
 800645c:	6027      	str	r7, [r4, #0]
 800645e:	6365      	str	r5, [r4, #52]	@ 0x34
 8006460:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006462:	e7e9      	b.n	8006438 <__submore+0x44>
 8006464:	000003ff 	.word	0x000003ff
 8006468:	000003fe 	.word	0x000003fe
 800646c:	000003fd 	.word	0x000003fd

08006470 <memmove>:
 8006470:	b510      	push	{r4, lr}
 8006472:	4288      	cmp	r0, r1
 8006474:	d806      	bhi.n	8006484 <memmove+0x14>
 8006476:	2300      	movs	r3, #0
 8006478:	429a      	cmp	r2, r3
 800647a:	d008      	beq.n	800648e <memmove+0x1e>
 800647c:	5ccc      	ldrb	r4, [r1, r3]
 800647e:	54c4      	strb	r4, [r0, r3]
 8006480:	3301      	adds	r3, #1
 8006482:	e7f9      	b.n	8006478 <memmove+0x8>
 8006484:	188b      	adds	r3, r1, r2
 8006486:	4298      	cmp	r0, r3
 8006488:	d2f5      	bcs.n	8006476 <memmove+0x6>
 800648a:	3a01      	subs	r2, #1
 800648c:	d200      	bcs.n	8006490 <memmove+0x20>
 800648e:	bd10      	pop	{r4, pc}
 8006490:	5c8b      	ldrb	r3, [r1, r2]
 8006492:	5483      	strb	r3, [r0, r2]
 8006494:	e7f9      	b.n	800648a <memmove+0x1a>
	...

08006498 <_fstat_r>:
 8006498:	2300      	movs	r3, #0
 800649a:	b570      	push	{r4, r5, r6, lr}
 800649c:	4d06      	ldr	r5, [pc, #24]	@ (80064b8 <_fstat_r+0x20>)
 800649e:	0004      	movs	r4, r0
 80064a0:	0008      	movs	r0, r1
 80064a2:	0011      	movs	r1, r2
 80064a4:	602b      	str	r3, [r5, #0]
 80064a6:	f7fa fd10 	bl	8000eca <_fstat>
 80064aa:	1c43      	adds	r3, r0, #1
 80064ac:	d103      	bne.n	80064b6 <_fstat_r+0x1e>
 80064ae:	682b      	ldr	r3, [r5, #0]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d000      	beq.n	80064b6 <_fstat_r+0x1e>
 80064b4:	6023      	str	r3, [r4, #0]
 80064b6:	bd70      	pop	{r4, r5, r6, pc}
 80064b8:	20000388 	.word	0x20000388

080064bc <_isatty_r>:
 80064bc:	2300      	movs	r3, #0
 80064be:	b570      	push	{r4, r5, r6, lr}
 80064c0:	4d06      	ldr	r5, [pc, #24]	@ (80064dc <_isatty_r+0x20>)
 80064c2:	0004      	movs	r4, r0
 80064c4:	0008      	movs	r0, r1
 80064c6:	602b      	str	r3, [r5, #0]
 80064c8:	f7fa fd0d 	bl	8000ee6 <_isatty>
 80064cc:	1c43      	adds	r3, r0, #1
 80064ce:	d103      	bne.n	80064d8 <_isatty_r+0x1c>
 80064d0:	682b      	ldr	r3, [r5, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d000      	beq.n	80064d8 <_isatty_r+0x1c>
 80064d6:	6023      	str	r3, [r4, #0]
 80064d8:	bd70      	pop	{r4, r5, r6, pc}
 80064da:	46c0      	nop			@ (mov r8, r8)
 80064dc:	20000388 	.word	0x20000388

080064e0 <_sbrk_r>:
 80064e0:	2300      	movs	r3, #0
 80064e2:	b570      	push	{r4, r5, r6, lr}
 80064e4:	4d06      	ldr	r5, [pc, #24]	@ (8006500 <_sbrk_r+0x20>)
 80064e6:	0004      	movs	r4, r0
 80064e8:	0008      	movs	r0, r1
 80064ea:	602b      	str	r3, [r5, #0]
 80064ec:	f7fa fd10 	bl	8000f10 <_sbrk>
 80064f0:	1c43      	adds	r3, r0, #1
 80064f2:	d103      	bne.n	80064fc <_sbrk_r+0x1c>
 80064f4:	682b      	ldr	r3, [r5, #0]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d000      	beq.n	80064fc <_sbrk_r+0x1c>
 80064fa:	6023      	str	r3, [r4, #0]
 80064fc:	bd70      	pop	{r4, r5, r6, pc}
 80064fe:	46c0      	nop			@ (mov r8, r8)
 8006500:	20000388 	.word	0x20000388

08006504 <memchr>:
 8006504:	b2c9      	uxtb	r1, r1
 8006506:	1882      	adds	r2, r0, r2
 8006508:	4290      	cmp	r0, r2
 800650a:	d101      	bne.n	8006510 <memchr+0xc>
 800650c:	2000      	movs	r0, #0
 800650e:	4770      	bx	lr
 8006510:	7803      	ldrb	r3, [r0, #0]
 8006512:	428b      	cmp	r3, r1
 8006514:	d0fb      	beq.n	800650e <memchr+0xa>
 8006516:	3001      	adds	r0, #1
 8006518:	e7f6      	b.n	8006508 <memchr+0x4>

0800651a <_realloc_r>:
 800651a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800651c:	0006      	movs	r6, r0
 800651e:	000c      	movs	r4, r1
 8006520:	0015      	movs	r5, r2
 8006522:	2900      	cmp	r1, #0
 8006524:	d105      	bne.n	8006532 <_realloc_r+0x18>
 8006526:	0011      	movs	r1, r2
 8006528:	f7fe fe40 	bl	80051ac <_malloc_r>
 800652c:	0004      	movs	r4, r0
 800652e:	0020      	movs	r0, r4
 8006530:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006532:	2a00      	cmp	r2, #0
 8006534:	d103      	bne.n	800653e <_realloc_r+0x24>
 8006536:	f7fe fdcd 	bl	80050d4 <_free_r>
 800653a:	2400      	movs	r4, #0
 800653c:	e7f7      	b.n	800652e <_realloc_r+0x14>
 800653e:	f000 f92f 	bl	80067a0 <_malloc_usable_size_r>
 8006542:	0007      	movs	r7, r0
 8006544:	4285      	cmp	r5, r0
 8006546:	d802      	bhi.n	800654e <_realloc_r+0x34>
 8006548:	0843      	lsrs	r3, r0, #1
 800654a:	42ab      	cmp	r3, r5
 800654c:	d3ef      	bcc.n	800652e <_realloc_r+0x14>
 800654e:	0029      	movs	r1, r5
 8006550:	0030      	movs	r0, r6
 8006552:	f7fe fe2b 	bl	80051ac <_malloc_r>
 8006556:	9001      	str	r0, [sp, #4]
 8006558:	2800      	cmp	r0, #0
 800655a:	d0ee      	beq.n	800653a <_realloc_r+0x20>
 800655c:	002a      	movs	r2, r5
 800655e:	42bd      	cmp	r5, r7
 8006560:	d900      	bls.n	8006564 <_realloc_r+0x4a>
 8006562:	003a      	movs	r2, r7
 8006564:	0021      	movs	r1, r4
 8006566:	9801      	ldr	r0, [sp, #4]
 8006568:	f7fe fdab 	bl	80050c2 <memcpy>
 800656c:	0021      	movs	r1, r4
 800656e:	0030      	movs	r0, r6
 8006570:	f7fe fdb0 	bl	80050d4 <_free_r>
 8006574:	9c01      	ldr	r4, [sp, #4]
 8006576:	e7da      	b.n	800652e <_realloc_r+0x14>

08006578 <_strtol_l.constprop.0>:
 8006578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800657a:	b085      	sub	sp, #20
 800657c:	0017      	movs	r7, r2
 800657e:	001e      	movs	r6, r3
 8006580:	9003      	str	r0, [sp, #12]
 8006582:	9101      	str	r1, [sp, #4]
 8006584:	2b24      	cmp	r3, #36	@ 0x24
 8006586:	d844      	bhi.n	8006612 <_strtol_l.constprop.0+0x9a>
 8006588:	000c      	movs	r4, r1
 800658a:	2b01      	cmp	r3, #1
 800658c:	d041      	beq.n	8006612 <_strtol_l.constprop.0+0x9a>
 800658e:	4b3d      	ldr	r3, [pc, #244]	@ (8006684 <_strtol_l.constprop.0+0x10c>)
 8006590:	2208      	movs	r2, #8
 8006592:	469c      	mov	ip, r3
 8006594:	0023      	movs	r3, r4
 8006596:	4661      	mov	r1, ip
 8006598:	781d      	ldrb	r5, [r3, #0]
 800659a:	3401      	adds	r4, #1
 800659c:	5d48      	ldrb	r0, [r1, r5]
 800659e:	0001      	movs	r1, r0
 80065a0:	4011      	ands	r1, r2
 80065a2:	4210      	tst	r0, r2
 80065a4:	d1f6      	bne.n	8006594 <_strtol_l.constprop.0+0x1c>
 80065a6:	2d2d      	cmp	r5, #45	@ 0x2d
 80065a8:	d13a      	bne.n	8006620 <_strtol_l.constprop.0+0xa8>
 80065aa:	7825      	ldrb	r5, [r4, #0]
 80065ac:	1c9c      	adds	r4, r3, #2
 80065ae:	2301      	movs	r3, #1
 80065b0:	9300      	str	r3, [sp, #0]
 80065b2:	2210      	movs	r2, #16
 80065b4:	0033      	movs	r3, r6
 80065b6:	4393      	bics	r3, r2
 80065b8:	d109      	bne.n	80065ce <_strtol_l.constprop.0+0x56>
 80065ba:	2d30      	cmp	r5, #48	@ 0x30
 80065bc:	d136      	bne.n	800662c <_strtol_l.constprop.0+0xb4>
 80065be:	2120      	movs	r1, #32
 80065c0:	7823      	ldrb	r3, [r4, #0]
 80065c2:	438b      	bics	r3, r1
 80065c4:	2b58      	cmp	r3, #88	@ 0x58
 80065c6:	d131      	bne.n	800662c <_strtol_l.constprop.0+0xb4>
 80065c8:	0016      	movs	r6, r2
 80065ca:	7865      	ldrb	r5, [r4, #1]
 80065cc:	3402      	adds	r4, #2
 80065ce:	4a2e      	ldr	r2, [pc, #184]	@ (8006688 <_strtol_l.constprop.0+0x110>)
 80065d0:	9b00      	ldr	r3, [sp, #0]
 80065d2:	4694      	mov	ip, r2
 80065d4:	4463      	add	r3, ip
 80065d6:	0031      	movs	r1, r6
 80065d8:	0018      	movs	r0, r3
 80065da:	9302      	str	r3, [sp, #8]
 80065dc:	f7f9 fe2c 	bl	8000238 <__aeabi_uidivmod>
 80065e0:	2200      	movs	r2, #0
 80065e2:	4684      	mov	ip, r0
 80065e4:	0010      	movs	r0, r2
 80065e6:	002b      	movs	r3, r5
 80065e8:	3b30      	subs	r3, #48	@ 0x30
 80065ea:	2b09      	cmp	r3, #9
 80065ec:	d825      	bhi.n	800663a <_strtol_l.constprop.0+0xc2>
 80065ee:	001d      	movs	r5, r3
 80065f0:	42ae      	cmp	r6, r5
 80065f2:	dd31      	ble.n	8006658 <_strtol_l.constprop.0+0xe0>
 80065f4:	1c53      	adds	r3, r2, #1
 80065f6:	d009      	beq.n	800660c <_strtol_l.constprop.0+0x94>
 80065f8:	2201      	movs	r2, #1
 80065fa:	4252      	negs	r2, r2
 80065fc:	4584      	cmp	ip, r0
 80065fe:	d305      	bcc.n	800660c <_strtol_l.constprop.0+0x94>
 8006600:	d101      	bne.n	8006606 <_strtol_l.constprop.0+0x8e>
 8006602:	42a9      	cmp	r1, r5
 8006604:	db25      	blt.n	8006652 <_strtol_l.constprop.0+0xda>
 8006606:	2201      	movs	r2, #1
 8006608:	4370      	muls	r0, r6
 800660a:	1828      	adds	r0, r5, r0
 800660c:	7825      	ldrb	r5, [r4, #0]
 800660e:	3401      	adds	r4, #1
 8006610:	e7e9      	b.n	80065e6 <_strtol_l.constprop.0+0x6e>
 8006612:	f7fe fd29 	bl	8005068 <__errno>
 8006616:	2316      	movs	r3, #22
 8006618:	6003      	str	r3, [r0, #0]
 800661a:	2000      	movs	r0, #0
 800661c:	b005      	add	sp, #20
 800661e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006620:	9100      	str	r1, [sp, #0]
 8006622:	2d2b      	cmp	r5, #43	@ 0x2b
 8006624:	d1c5      	bne.n	80065b2 <_strtol_l.constprop.0+0x3a>
 8006626:	7825      	ldrb	r5, [r4, #0]
 8006628:	1c9c      	adds	r4, r3, #2
 800662a:	e7c2      	b.n	80065b2 <_strtol_l.constprop.0+0x3a>
 800662c:	2e00      	cmp	r6, #0
 800662e:	d1ce      	bne.n	80065ce <_strtol_l.constprop.0+0x56>
 8006630:	3608      	adds	r6, #8
 8006632:	2d30      	cmp	r5, #48	@ 0x30
 8006634:	d0cb      	beq.n	80065ce <_strtol_l.constprop.0+0x56>
 8006636:	3602      	adds	r6, #2
 8006638:	e7c9      	b.n	80065ce <_strtol_l.constprop.0+0x56>
 800663a:	002b      	movs	r3, r5
 800663c:	3b41      	subs	r3, #65	@ 0x41
 800663e:	2b19      	cmp	r3, #25
 8006640:	d801      	bhi.n	8006646 <_strtol_l.constprop.0+0xce>
 8006642:	3d37      	subs	r5, #55	@ 0x37
 8006644:	e7d4      	b.n	80065f0 <_strtol_l.constprop.0+0x78>
 8006646:	002b      	movs	r3, r5
 8006648:	3b61      	subs	r3, #97	@ 0x61
 800664a:	2b19      	cmp	r3, #25
 800664c:	d804      	bhi.n	8006658 <_strtol_l.constprop.0+0xe0>
 800664e:	3d57      	subs	r5, #87	@ 0x57
 8006650:	e7ce      	b.n	80065f0 <_strtol_l.constprop.0+0x78>
 8006652:	2201      	movs	r2, #1
 8006654:	4252      	negs	r2, r2
 8006656:	e7d9      	b.n	800660c <_strtol_l.constprop.0+0x94>
 8006658:	1c53      	adds	r3, r2, #1
 800665a:	d108      	bne.n	800666e <_strtol_l.constprop.0+0xf6>
 800665c:	2322      	movs	r3, #34	@ 0x22
 800665e:	9a03      	ldr	r2, [sp, #12]
 8006660:	9802      	ldr	r0, [sp, #8]
 8006662:	6013      	str	r3, [r2, #0]
 8006664:	2f00      	cmp	r7, #0
 8006666:	d0d9      	beq.n	800661c <_strtol_l.constprop.0+0xa4>
 8006668:	1e63      	subs	r3, r4, #1
 800666a:	9301      	str	r3, [sp, #4]
 800666c:	e007      	b.n	800667e <_strtol_l.constprop.0+0x106>
 800666e:	9b00      	ldr	r3, [sp, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d000      	beq.n	8006676 <_strtol_l.constprop.0+0xfe>
 8006674:	4240      	negs	r0, r0
 8006676:	2f00      	cmp	r7, #0
 8006678:	d0d0      	beq.n	800661c <_strtol_l.constprop.0+0xa4>
 800667a:	2a00      	cmp	r2, #0
 800667c:	d1f4      	bne.n	8006668 <_strtol_l.constprop.0+0xf0>
 800667e:	9b01      	ldr	r3, [sp, #4]
 8006680:	603b      	str	r3, [r7, #0]
 8006682:	e7cb      	b.n	800661c <_strtol_l.constprop.0+0xa4>
 8006684:	08006c03 	.word	0x08006c03
 8006688:	7fffffff 	.word	0x7fffffff

0800668c <_strtol_r>:
 800668c:	b510      	push	{r4, lr}
 800668e:	f7ff ff73 	bl	8006578 <_strtol_l.constprop.0>
 8006692:	bd10      	pop	{r4, pc}

08006694 <_strtoul_l.constprop.0>:
 8006694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006696:	001e      	movs	r6, r3
 8006698:	4b3e      	ldr	r3, [pc, #248]	@ (8006794 <_strtoul_l.constprop.0+0x100>)
 800669a:	0017      	movs	r7, r2
 800669c:	000c      	movs	r4, r1
 800669e:	469c      	mov	ip, r3
 80066a0:	2208      	movs	r2, #8
 80066a2:	b085      	sub	sp, #20
 80066a4:	9003      	str	r0, [sp, #12]
 80066a6:	9100      	str	r1, [sp, #0]
 80066a8:	0023      	movs	r3, r4
 80066aa:	4661      	mov	r1, ip
 80066ac:	781d      	ldrb	r5, [r3, #0]
 80066ae:	3401      	adds	r4, #1
 80066b0:	5d48      	ldrb	r0, [r1, r5]
 80066b2:	0001      	movs	r1, r0
 80066b4:	4011      	ands	r1, r2
 80066b6:	4210      	tst	r0, r2
 80066b8:	d1f6      	bne.n	80066a8 <_strtoul_l.constprop.0+0x14>
 80066ba:	2d2d      	cmp	r5, #45	@ 0x2d
 80066bc:	d137      	bne.n	800672e <_strtoul_l.constprop.0+0x9a>
 80066be:	7825      	ldrb	r5, [r4, #0]
 80066c0:	1c9c      	adds	r4, r3, #2
 80066c2:	2301      	movs	r3, #1
 80066c4:	9302      	str	r3, [sp, #8]
 80066c6:	2210      	movs	r2, #16
 80066c8:	0033      	movs	r3, r6
 80066ca:	4393      	bics	r3, r2
 80066cc:	d109      	bne.n	80066e2 <_strtoul_l.constprop.0+0x4e>
 80066ce:	2d30      	cmp	r5, #48	@ 0x30
 80066d0:	d133      	bne.n	800673a <_strtoul_l.constprop.0+0xa6>
 80066d2:	2120      	movs	r1, #32
 80066d4:	7823      	ldrb	r3, [r4, #0]
 80066d6:	438b      	bics	r3, r1
 80066d8:	2b58      	cmp	r3, #88	@ 0x58
 80066da:	d12e      	bne.n	800673a <_strtoul_l.constprop.0+0xa6>
 80066dc:	0016      	movs	r6, r2
 80066de:	7865      	ldrb	r5, [r4, #1]
 80066e0:	3402      	adds	r4, #2
 80066e2:	2001      	movs	r0, #1
 80066e4:	0031      	movs	r1, r6
 80066e6:	4240      	negs	r0, r0
 80066e8:	f7f9 fd20 	bl	800012c <__udivsi3>
 80066ec:	9001      	str	r0, [sp, #4]
 80066ee:	2001      	movs	r0, #1
 80066f0:	0031      	movs	r1, r6
 80066f2:	4240      	negs	r0, r0
 80066f4:	f7f9 fda0 	bl	8000238 <__aeabi_uidivmod>
 80066f8:	2300      	movs	r3, #0
 80066fa:	2201      	movs	r2, #1
 80066fc:	0018      	movs	r0, r3
 80066fe:	4694      	mov	ip, r2
 8006700:	002a      	movs	r2, r5
 8006702:	3a30      	subs	r2, #48	@ 0x30
 8006704:	2a09      	cmp	r2, #9
 8006706:	d81f      	bhi.n	8006748 <_strtoul_l.constprop.0+0xb4>
 8006708:	0015      	movs	r5, r2
 800670a:	42ae      	cmp	r6, r5
 800670c:	dd2b      	ble.n	8006766 <_strtoul_l.constprop.0+0xd2>
 800670e:	1c5a      	adds	r2, r3, #1
 8006710:	d00a      	beq.n	8006728 <_strtoul_l.constprop.0+0x94>
 8006712:	2301      	movs	r3, #1
 8006714:	9a01      	ldr	r2, [sp, #4]
 8006716:	425b      	negs	r3, r3
 8006718:	4282      	cmp	r2, r0
 800671a:	d305      	bcc.n	8006728 <_strtoul_l.constprop.0+0x94>
 800671c:	d101      	bne.n	8006722 <_strtoul_l.constprop.0+0x8e>
 800671e:	42a9      	cmp	r1, r5
 8006720:	db1e      	blt.n	8006760 <_strtoul_l.constprop.0+0xcc>
 8006722:	4663      	mov	r3, ip
 8006724:	4370      	muls	r0, r6
 8006726:	1828      	adds	r0, r5, r0
 8006728:	7825      	ldrb	r5, [r4, #0]
 800672a:	3401      	adds	r4, #1
 800672c:	e7e8      	b.n	8006700 <_strtoul_l.constprop.0+0x6c>
 800672e:	9102      	str	r1, [sp, #8]
 8006730:	2d2b      	cmp	r5, #43	@ 0x2b
 8006732:	d1c8      	bne.n	80066c6 <_strtoul_l.constprop.0+0x32>
 8006734:	7825      	ldrb	r5, [r4, #0]
 8006736:	1c9c      	adds	r4, r3, #2
 8006738:	e7c5      	b.n	80066c6 <_strtoul_l.constprop.0+0x32>
 800673a:	2e00      	cmp	r6, #0
 800673c:	d1d1      	bne.n	80066e2 <_strtoul_l.constprop.0+0x4e>
 800673e:	3608      	adds	r6, #8
 8006740:	2d30      	cmp	r5, #48	@ 0x30
 8006742:	d0ce      	beq.n	80066e2 <_strtoul_l.constprop.0+0x4e>
 8006744:	3602      	adds	r6, #2
 8006746:	e7cc      	b.n	80066e2 <_strtoul_l.constprop.0+0x4e>
 8006748:	002a      	movs	r2, r5
 800674a:	3a41      	subs	r2, #65	@ 0x41
 800674c:	2a19      	cmp	r2, #25
 800674e:	d801      	bhi.n	8006754 <_strtoul_l.constprop.0+0xc0>
 8006750:	3d37      	subs	r5, #55	@ 0x37
 8006752:	e7da      	b.n	800670a <_strtoul_l.constprop.0+0x76>
 8006754:	002a      	movs	r2, r5
 8006756:	3a61      	subs	r2, #97	@ 0x61
 8006758:	2a19      	cmp	r2, #25
 800675a:	d804      	bhi.n	8006766 <_strtoul_l.constprop.0+0xd2>
 800675c:	3d57      	subs	r5, #87	@ 0x57
 800675e:	e7d4      	b.n	800670a <_strtoul_l.constprop.0+0x76>
 8006760:	2301      	movs	r3, #1
 8006762:	425b      	negs	r3, r3
 8006764:	e7e0      	b.n	8006728 <_strtoul_l.constprop.0+0x94>
 8006766:	1c5a      	adds	r2, r3, #1
 8006768:	d107      	bne.n	800677a <_strtoul_l.constprop.0+0xe6>
 800676a:	2222      	movs	r2, #34	@ 0x22
 800676c:	9903      	ldr	r1, [sp, #12]
 800676e:	0018      	movs	r0, r3
 8006770:	600a      	str	r2, [r1, #0]
 8006772:	2f00      	cmp	r7, #0
 8006774:	d109      	bne.n	800678a <_strtoul_l.constprop.0+0xf6>
 8006776:	b005      	add	sp, #20
 8006778:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800677a:	9a02      	ldr	r2, [sp, #8]
 800677c:	2a00      	cmp	r2, #0
 800677e:	d000      	beq.n	8006782 <_strtoul_l.constprop.0+0xee>
 8006780:	4240      	negs	r0, r0
 8006782:	2f00      	cmp	r7, #0
 8006784:	d0f7      	beq.n	8006776 <_strtoul_l.constprop.0+0xe2>
 8006786:	2b00      	cmp	r3, #0
 8006788:	d001      	beq.n	800678e <_strtoul_l.constprop.0+0xfa>
 800678a:	1e63      	subs	r3, r4, #1
 800678c:	9300      	str	r3, [sp, #0]
 800678e:	9b00      	ldr	r3, [sp, #0]
 8006790:	603b      	str	r3, [r7, #0]
 8006792:	e7f0      	b.n	8006776 <_strtoul_l.constprop.0+0xe2>
 8006794:	08006c03 	.word	0x08006c03

08006798 <_strtoul_r>:
 8006798:	b510      	push	{r4, lr}
 800679a:	f7ff ff7b 	bl	8006694 <_strtoul_l.constprop.0>
 800679e:	bd10      	pop	{r4, pc}

080067a0 <_malloc_usable_size_r>:
 80067a0:	1f0b      	subs	r3, r1, #4
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	1f18      	subs	r0, r3, #4
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	da01      	bge.n	80067ae <_malloc_usable_size_r+0xe>
 80067aa:	580b      	ldr	r3, [r1, r0]
 80067ac:	18c0      	adds	r0, r0, r3
 80067ae:	4770      	bx	lr

080067b0 <_init>:
 80067b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067b2:	46c0      	nop			@ (mov r8, r8)
 80067b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067b6:	bc08      	pop	{r3}
 80067b8:	469e      	mov	lr, r3
 80067ba:	4770      	bx	lr

080067bc <_fini>:
 80067bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067be:	46c0      	nop			@ (mov r8, r8)
 80067c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067c2:	bc08      	pop	{r3}
 80067c4:	469e      	mov	lr, r3
 80067c6:	4770      	bx	lr
