---
tabTrigger: 
scope: source.vhdl, meta.block.architecture
description: VHDL clocked process - async reset
---

  ------------------------------------------------------------------
  -- ${3:Description}
  ------------------------------------------------------------------
  proc_${1:name} : PROCESS (clk_${2:g}, arstz_${2}q)
  BEGIN
    IF (arstz_${2}q = '0') THEN

    ELSIF RISING_EDGE(clk_${2}) THEN

    END IF;
  END PROCESS proc_${1};
$0
