operators:
assemble # NI.recv 33
assemble # NI.recv 0
assemble # CPU.sleep 32
assemble # NI.send 96 0
assemble # NI.recv 35
assemble # NI.recv 1
assemble # CPU.sleep 32
assemble # NI.send 97 0
assemble # NI.recv 37
assemble # NI.recv 2
assemble # CPU.sleep 32
assemble # NI.send 98 0
assemble # NI.recv 39
assemble # NI.recv 3
assemble # CPU.sleep 32
assemble # NI.send 99 0
assemble # NI.recv 41
assemble # NI.recv 4
assemble # CPU.sleep 32
assemble # NI.send 100 0
assemble # NI.recv 43
assemble # NI.recv 5
assemble # CPU.sleep 32
assemble # NI.send 101 0
assemble # NI.recv 45
assemble # NI.recv 6
assemble # CPU.sleep 32
assemble # NI.send 102 0
assemble # NI.recv 47
assemble # NI.recv 7
assemble # CPU.sleep 32
assemble # NI.send 103 0
assemble # NI.recv 49
assemble # NI.recv 8
assemble # CPU.sleep 32
assemble # NI.send 104 0
assemble # NI.recv 51
assemble # NI.recv 9
assemble # CPU.sleep 32
assemble # NI.send 105 0
assemble # NI.recv 53
assemble # NI.recv 10
assemble # CPU.sleep 32
assemble # NI.send 106 0
assemble # NI.recv 55
assemble # NI.recv 11
assemble # CPU.sleep 32
assemble # NI.send 107 0
assemble # NI.recv 57
assemble # NI.recv 12
assemble # CPU.sleep 32
assemble # NI.send 108 0
assemble # NI.recv 59
assemble # NI.recv 13
assemble # CPU.sleep 32
assemble # NI.send 109 0
assemble # NI.recv 61
assemble # NI.recv 14
assemble # CPU.sleep 32
assemble # NI.send 110 0
assemble # NI.recv 63
assemble # NI.recv 15
assemble # CPU.sleep 32
assemble # NI.send 111 0
assemble # NI.recv 65
assemble # NI.recv 16
assemble # CPU.sleep 32
assemble # NI.send 112 0
assemble # NI.recv 67
assemble # NI.recv 17
assemble # CPU.sleep 32
assemble # NI.send 113 0
assemble # NI.recv 69
assemble # NI.recv 18
assemble # CPU.sleep 32
assemble # NI.send 114 0
assemble # NI.recv 71
assemble # NI.recv 19
assemble # CPU.sleep 32
assemble # NI.send 115 0
assemble # NI.recv 73
assemble # NI.recv 20
assemble # CPU.sleep 32
assemble # NI.send 116 0
assemble # NI.recv 75
assemble # NI.recv 21
assemble # CPU.sleep 32
assemble # NI.send 117 0
assemble # NI.recv 77
assemble # NI.recv 22
assemble # CPU.sleep 32
assemble # NI.send 118 0
assemble # NI.recv 79
assemble # NI.recv 23
assemble # CPU.sleep 32
assemble # NI.send 119 0
assemble # NI.recv 81
assemble # NI.recv 24
assemble # CPU.sleep 32
assemble # NI.send 120 0
assemble # NI.recv 83
assemble # NI.recv 25
assemble # CPU.sleep 32
assemble # NI.send 121 0
assemble # NI.recv 85
assemble # NI.recv 26
assemble # CPU.sleep 32
assemble # NI.send 122 0
assemble # NI.recv 87
assemble # NI.recv 27
assemble # CPU.sleep 32
assemble # NI.send 123 0
assemble # NI.recv 89
assemble # NI.recv 28
assemble # CPU.sleep 32
assemble # NI.send 124 0
assemble # NI.recv 91
assemble # NI.recv 29
assemble # CPU.sleep 32
assemble # NI.send 125 0
assemble # NI.recv 93
assemble # NI.recv 30
assemble # CPU.sleep 32
assemble # NI.send 126 0
assemble # NI.recv 95
assemble # NI.recv 31
assemble # CPU.sleep 32
assemble # NI.send 127 0


data:
96 # 0 # 5
97 # 0 # 5
98 # 0 # 5
99 # 0 # 5
100 # 0 # 5
101 # 0 # 5
102 # 0 # 5
103 # 0 # 5
104 # 0 # 5
105 # 0 # 5
106 # 0 # 5
107 # 0 # 5
108 # 0 # 5
109 # 0 # 5
110 # 0 # 5
111 # 0 # 5
112 # 0 # 5
113 # 0 # 5
114 # 0 # 5
115 # 0 # 5
116 # 0 # 5
117 # 0 # 5
118 # 0 # 5
119 # 0 # 5
120 # 0 # 5
121 # 0 # 5
122 # 0 # 5
123 # 0 # 5
124 # 0 # 5
125 # 0 # 5
126 # 0 # 5
127 # 0 # 5
