# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->SCAN_CLK(R)	0.671    0.046/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.046/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.052/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.057/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.059/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.059/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.060/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.063/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.063/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.661    0.064/*         0.060/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.064/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.068/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.068/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.069/*         0.060/*         U0_RegFile/\regArr_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.069/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.070/*         0.060/*         U0_RegFile/RdData_VLD_reg/RN    1
@(R)->SCAN_CLK(R)	0.658    0.070/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.071/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.071/*         0.060/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.071/*         0.060/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.072/*         0.060/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.073/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.073/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.073/*         0.060/*         U0_ref_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.659    0.073/*         0.060/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.073/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.074/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.074/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.074/*         0.060/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.075/*         0.060/*         U0_ref_sync/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.660    0.076/*         0.060/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.076/*         0.060/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.076/*         0.060/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.681    0.077/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
@(R)->SCAN_CLK(R)	0.660    0.077/*         0.060/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.077/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.077/*         0.064/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.077/*         0.060/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.077/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.078/*         0.060/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.078/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.680    0.078/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
@(R)->SCAN_CLK(R)	0.657    0.078/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.681    0.078/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
@(R)->SCAN_CLK(R)	0.659    0.078/*         0.060/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.681    0.078/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
@(R)->SCAN_CLK(R)	0.659    0.078/*         0.060/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.078/*         0.068/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.079/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.083/*         0.060/*         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.088/*         0.048/*         U0_ClkDiv/odd_edge_tog_reg/SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.680    0.088/*         0.053/*         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.091/*         0.049/*         U1_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.099/*         0.052/*         U0_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.106/*         0.060/*         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.107/*         0.059/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.108/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.108/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.109/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.109/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.109/*         0.053/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.109/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.109/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.110/*         0.056/*         U1_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.110/*         0.056/*         U0_ref_sync/\sync_reg_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.678    0.111/*         0.055/*         U0_PULSE_GEN/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.111/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.115/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.115/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.115/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.116/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.116/*         0.060/*         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.116/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.117/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.117/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.117/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.117/*         0.063/*         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.117/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.118/*         0.063/*         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.118/*         0.061/*         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.119/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.120/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.120/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.120/*         0.060/*         U0_PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.120/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.121/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.122/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.122/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.675    0.122/*         0.057/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.122/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.123/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.045    0.123/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.124/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.125/*         0.061/*         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.125/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.125/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.126/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.126/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.126/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.127/*         0.061/*         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.127/*         0.061/*         U0_RegFile/\regArr_reg[13][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.127/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.127/*         0.061/*         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.128/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.128/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.128/*         0.060/*         U0_RegFile/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.128/*         0.061/*         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.128/*         0.060/*         U0_RegFile/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.129/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.129/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.129/*         0.061/*         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.129/*         0.061/*         U0_RegFile/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.129/*         0.061/*         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.129/*         0.061/*         U0_RegFile/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.129/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.129/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.129/*         0.061/*         U0_RegFile/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.129/*         0.061/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.129/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.129/*         0.061/*         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.130/*         0.061/*         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.130/*         0.055/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.130/*         0.061/*         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.130/*         0.060/*         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.130/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.130/*         0.061/*         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.130/*         0.061/*         U0_RegFile/\regArr_reg[10][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.130/*         0.061/*         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.130/*         0.061/*         U0_ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.130/*         0.061/*         U0_RegFile/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.130/*         0.061/*         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.130/*         0.061/*         U0_RegFile/\regArr_reg[8][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.131/*         0.061/*         U0_ALU/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.131/*         0.061/*         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.131/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.131/*         0.061/*         U0_RegFile/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.131/*         0.061/*         U0_RegFile/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.131/*         0.061/*         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.131/*         0.061/*         U0_RegFile/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.131/*         0.061/*         U0_RegFile/\regArr_reg[12][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.131/*         0.061/*         U0_ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.131/*         0.061/*         U0_RegFile/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.131/*         0.061/*         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.132/*         0.061/*         U0_RegFile/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.132/*         0.061/*         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.132/*         0.063/*         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.132/*         0.061/*         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.132/*         0.061/*         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.132/*         0.061/*         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.132/*         0.061/*         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.132/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.132/*         0.061/*         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.132/*         0.061/*         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.132/*         0.061/*         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.132/*         0.061/*         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.132/*         0.056/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.132/*         0.061/*         U0_ALU/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.133/*         0.061/*         U0_RegFile/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.133/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.133/*         0.061/*         U0_RegFile/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.133/*         0.061/*         U0_ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.133/*         0.061/*         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.133/*         0.061/*         U0_ALU/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.133/*         0.061/*         U0_RegFile/\regArr_reg[5][2] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.682    0.133/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.133/*         0.061/*         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.133/*         0.061/*         U0_RegFile/\regArr_reg[7][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.133/*         0.061/*         U0_ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.134/*         0.061/*         U0_RegFile/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.134/*         0.061/*         U0_RegFile/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.134/*         0.061/*         U0_RegFile/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.134/*         0.061/*         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.134/*         0.055/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.134/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.134/*         0.061/*         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.134/*         0.061/*         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.134/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.134/*         0.061/*         U0_ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.134/*         0.056/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.134/*         0.061/*         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.135/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.135/*         0.061/*         U0_RegFile/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.135/*         0.061/*         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.135/*         0.061/*         U0_RegFile/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.135/*         0.061/*         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.135/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.135/*         0.061/*         U0_RegFile/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.135/*         0.061/*         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.136/*         0.061/*         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.136/*         0.061/*         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.136/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.136/*         0.061/*         U0_RegFile/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.136/*         0.061/*         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.136/*         0.061/*         U0_RegFile/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.136/*         0.062/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.136/*         0.061/*         U0_RegFile/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.136/*         0.061/*         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.136/*         0.061/*         U0_ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.137/*         0.061/*         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.137/*         0.061/*         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.137/*         0.061/*         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.137/*         0.061/*         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.137/*         0.061/*         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.137/*         0.061/*         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.137/*         0.061/*         U0_RegFile/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.138/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.138/*         0.061/*         U0_RegFile/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.138/*         0.061/*         U0_RegFile/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.138/*         0.061/*         U0_RegFile/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.138/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.138/*         0.061/*         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.138/*         0.061/*         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.138/*         0.061/*         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.138/*         0.061/*         U0_RegFile/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.138/*         0.061/*         U0_ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.138/*         0.061/*         U0_RegFile/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.138/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.138/*         0.061/*         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.138/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.139/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.139/*         0.061/*         U0_RegFile/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.139/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.139/*         0.055/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.139/*         0.061/*         U0_RegFile/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.139/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.687    0.140/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.140/*         0.061/*         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.140/*         0.060/*         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.140/*         0.061/*         U0_RegFile/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.140/*         0.061/*         U0_RegFile/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.140/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.140/*         0.061/*         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.140/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.140/*         0.062/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.141/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.141/*         0.061/*         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.141/*         0.061/*         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.141/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.141/*         0.061/*         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.141/*         0.062/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.141/*         0.065/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.141/*         0.061/*         U0_RegFile/\regArr_reg[9][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.687    0.141/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.141/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.141/*         0.061/*         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.141/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.141/*         0.061/*         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.141/*         0.061/*         U0_RegFile/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.142/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.142/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.142/*         0.061/*         U0_RegFile/\regArr_reg[7][7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.687    0.142/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.142/*         0.061/*         U0_RegFile/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.142/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.142/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.686    0.143/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.686    0.143/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.143/*         0.061/*         U0_RegFile/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.143/*         0.062/*         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.143/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.686    0.143/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.144/*         0.062/*         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.144/*         0.062/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.145/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.683    0.145/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.145/*         0.061/*         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.146/*         0.063/*         U0_ClkDiv/\count_reg[4] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.687    0.147/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.685    0.148/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.687    0.148/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.687    0.148/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.148/*         0.063/*         U0_ClkDiv/\count_reg[3] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.688    0.148/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.685    0.149/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.149/*         0.062/*         U0_RegFile/\regArr_reg[0][0] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.686    0.149/*         0.051/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.150/*         0.063/*         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.150/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.150/*         0.062/*         U0_RegFile/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.151/*         0.063/*         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.151/*         0.063/*         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.151/*         0.063/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.686    0.151/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.152/*         0.061/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.152/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.152/*         0.063/*         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.152/*         0.063/*         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.153/*         0.062/*         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.153/*         0.063/*         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.154/*         0.062/*         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.154/*         0.062/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.155/*         0.063/*         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.155/*         0.063/*         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.155/*         0.063/*         U1_ClkDiv/\count_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.686    0.156/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.157/*         0.064/*         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.157/*         0.064/*         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.157/*         0.061/*         U0_RegFile/RdData_VLD_reg/SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.684    0.157/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.158/*         0.063/*         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.158/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.159/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.159/*         0.057/*         U0_ref_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.160/*         0.063/*         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.160/*         0.063/*         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.161/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.162/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.688    0.162/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.163/*         0.063/*         U0_ref_sync/\sync_bus_reg[7] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.353    0.163/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.165/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.681    0.165/*         0.053/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.166/*         0.063/*         U0_SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.167/*         0.063/*         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.167/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.167/*         0.064/*         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.167/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
ALU_CLK(R)->REF_CLK(R)	0.347    0.168/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.169/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.677    0.169/*         0.055/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.686    0.170/*         0.054/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.170/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    */0.171         */0.092         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.171/*         0.064/*         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    */0.172         */0.092         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.172/*         0.064/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.172/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
ALU_CLK(R)->REF_CLK(R)	0.347    0.173/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.174/*         0.058/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
ALU_CLK(R)->REF_CLK(R)	0.353    0.174/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
ALU_CLK(R)->REF_CLK(R)	0.353    0.175/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
ALU_CLK(R)->REF_CLK(R)	0.353    0.175/*         0.051/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.176/*         0.057/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.176/*         0.064/*         U0_RegFile/\regArr_reg[3][1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.687    0.177/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.178/*         0.052/*         U0_RegFile/\regArr_reg[14][5] /D    1
ALU_CLK(R)->REF_CLK(R)	0.350    0.178/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.178/*         0.052/*         U0_RegFile/\regArr_reg[3][5] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.353    0.178/*         0.051/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.179/*         0.052/*         U0_RegFile/\regArr_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.179/*         0.052/*         U0_RegFile/\regArr_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.179/*         0.053/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.180/*         0.052/*         U0_RegFile/\regArr_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.180/*         0.066/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.180/*         0.052/*         U0_RegFile/\regArr_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.180/*         0.052/*         U0_RegFile/\regArr_reg[10][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.647    */0.181         */0.085         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.181/*         0.052/*         U0_RegFile/\regArr_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.181/*         0.052/*         U0_RegFile/\regArr_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.181/*         0.052/*         U0_RegFile/\regArr_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.181/*         0.052/*         U0_RegFile/\regArr_reg[12][2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.651    */0.181         */0.087         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.181/*         0.052/*         U0_RegFile/\regArr_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.182/*         0.053/*         U0_RegFile/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.182/*         0.052/*         U0_RegFile/\regArr_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.182/*         0.052/*         U0_RegFile/\regArr_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.183/*         0.052/*         U0_RegFile/\regArr_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.183/*         0.052/*         U0_RegFile/\regArr_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.183/*         0.052/*         U0_RegFile/\regArr_reg[14][4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.650    */0.183         */0.088         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.183/*         0.052/*         U0_RegFile/\regArr_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.183/*         0.053/*         U0_RegFile/\regArr_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.183/*         0.052/*         U0_RegFile/\regArr_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.183/*         0.052/*         U0_RegFile/\regArr_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.184/*         0.052/*         U0_RegFile/\regArr_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.184/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.184/*         0.053/*         U0_RegFile/\regArr_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.184/*         0.053/*         U0_RegFile/\regArr_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.184/*         0.052/*         U0_RegFile/\regArr_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.184/*         0.052/*         U0_RegFile/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.184/*         0.053/*         U0_RegFile/\regArr_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.184/*         0.052/*         U0_RegFile/\regArr_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.184/*         0.052/*         U0_RegFile/\regArr_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.184/*         0.052/*         U0_RegFile/\regArr_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.184/*         0.052/*         U0_RegFile/\regArr_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.185/*         0.053/*         U0_RegFile/\regArr_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.185/*         0.052/*         U0_RegFile/\regArr_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.185/*         0.052/*         U0_RegFile/\regArr_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.185/*         0.053/*         U0_RegFile/\regArr_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.185/*         0.052/*         U0_RegFile/\regArr_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.185/*         0.053/*         U0_RegFile/\regArr_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.185/*         0.053/*         U0_RegFile/\regArr_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.185/*         0.053/*         U0_RegFile/\regArr_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.185/*         0.052/*         U0_RegFile/\regArr_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.306    */0.186         */0.092         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.186/*         0.053/*         U0_RegFile/\regArr_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.186/*         0.052/*         U0_RegFile/\regArr_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.186/*         0.052/*         U0_RegFile/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.186/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.186/*         0.053/*         U0_RegFile/\regArr_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.186/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.186/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.186/*         0.052/*         U0_RegFile/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.186/*         0.052/*         U0_RegFile/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.187/*         0.052/*         U0_RegFile/\regArr_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.187/*         0.052/*         U0_RegFile/\regArr_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.187/*         0.052/*         U0_RegFile/\regArr_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.187/*         0.052/*         U0_RegFile/\regArr_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.187/*         0.052/*         U0_RegFile/\regArr_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.187/*         0.052/*         U0_RegFile/\regArr_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.188/*         0.053/*         U0_RegFile/\regArr_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.188/*         0.052/*         U0_RegFile/\regArr_reg[12][7] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.684    0.188/*         0.055/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.188/*         0.052/*         U0_RegFile/\regArr_reg[5][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.656    */0.188         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.188/*         0.053/*         U0_RegFile/\regArr_reg[13][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.685    0.188/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.188/*         0.052/*         U0_RegFile/\regArr_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.653    */0.188         */0.086         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.188/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.188/*         0.052/*         U0_RegFile/\regArr_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.188/*         0.052/*         U0_RegFile/\regArr_reg[7][0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.683    0.188/*         0.056/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.189/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.189/*         0.053/*         U0_RegFile/\regArr_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.189/*         0.052/*         U0_RegFile/\regArr_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.189/*         0.052/*         U0_RegFile/\regArr_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.189/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.189/*         0.052/*         U0_RegFile/\regArr_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.189/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.189/*         0.052/*         U0_RegFile/\regArr_reg[4][3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.685    0.189/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.682    0.189/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.189/*         0.052/*         U0_RegFile/\regArr_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.190/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.190/*         0.052/*         U0_RegFile/\regArr_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.190/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.190/*         0.052/*         U0_RegFile/\regArr_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.190/*         0.053/*         U0_RegFile/\regArr_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.190/*         0.053/*         U0_RegFile/\regArr_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.190/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.190/*         0.053/*         U0_RegFile/\regArr_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.190/*         0.052/*         U0_RegFile/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.190/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.190/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.190/*         0.052/*         U0_RegFile/\regArr_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.190/*         0.052/*         U0_RegFile/\regArr_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.191/*         0.052/*         U0_RegFile/\regArr_reg[7][6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.683    0.191/*         0.055/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.191/*         0.052/*         U0_RegFile/\regArr_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.191/*         0.052/*         U0_RegFile/\regArr_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.191/*         0.065/*         U0_RegFile/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.191/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.191/*         0.052/*         U0_RegFile/\regArr_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.191/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.192/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.192/*         0.053/*         U0_RegFile/\regArr_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.192/*         0.052/*         U0_RegFile/\regArr_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.192/*         0.053/*         U0_RegFile/\regArr_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.192/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.192/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.193/*         0.052/*         U0_RegFile/\regArr_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.193/*         0.053/*         U0_RegFile/\regArr_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.193/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.193/*         0.052/*         U0_RegFile/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.193/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.193/*         0.053/*         U0_RegFile/\regArr_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.193/*         0.053/*         U0_RegFile/\regArr_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.194/*         0.053/*         U0_RegFile/\regArr_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.194/*         0.053/*         U0_RegFile/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.194/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.194/*         0.053/*         U0_RegFile/\regArr_reg[9][2] /D    1
@(R)->UART_CLK(R)	0.670    0.194/*         0.073/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.194/*         0.053/*         U0_RegFile/\regArr_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.194/*         0.053/*         U0_RegFile/\regArr_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.194/*         0.066/*         U0_RegFile/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.194/*         0.053/*         U0_RegFile/\regArr_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.194/*         0.053/*         U0_RegFile/\regArr_reg[15][6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.683    0.194/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
@(R)->UART_CLK(R)	0.670    0.194/*         0.073/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.196/*         0.053/*         U0_RegFile/\regArr_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.196/*         0.052/*         U0_RegFile/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.196/*         0.052/*         U0_RegFile/\regArr_reg[6][5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.679    0.196/*         0.052/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.196/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.196/*         0.053/*         U0_RegFile/\regArr_reg[5][3] /D    1
UART_CLK(R)->UART_CLK(R)	0.689    0.196/*         0.052/*         U0_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.196/*         0.053/*         U0_RegFile/\regArr_reg[10][4] /D    1
UART_CLK(R)->UART_CLK(R)	0.689    0.197/*         0.052/*         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.197/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.197/*         0.066/*         U0_RegFile/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.197/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.693    0.197/*         0.052/*         U1_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.197/*         0.052/*         U0_RegFile/\regArr_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.198/*         0.063/*         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.198/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.654    */0.198         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.198/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
UART_CLK(R)->UART_CLK(R)	0.693    0.199/*         0.052/*         U1_ClkDiv/\count_reg[4] /D    1
UART_CLK(R)->UART_CLK(R)	0.689    0.199/*         0.052/*         U0_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.199/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
UART_CLK(R)->UART_CLK(R)	0.689    0.199/*         0.052/*         U0_ClkDiv/\count_reg[2] /D    1
UART_CLK(R)->UART_CLK(R)	0.689    0.199/*         0.052/*         U0_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.199/*         0.052/*         U0_RegFile/\RdData_reg[7] /D    1
UART_CLK(R)->UART_CLK(R)	0.689    0.199/*         0.052/*         U0_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.200/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.200/*         0.052/*         U0_RegFile/\regArr_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.200/*         0.063/*         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
UART_CLK(R)->UART_CLK(R)	0.692    0.200/*         0.053/*         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.200/*         0.053/*         U0_RegFile/\regArr_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.200/*         0.066/*         U0_RegFile/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.201/*         0.066/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.201/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.201/*         0.052/*         U0_RegFile/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.201/*         0.052/*         U0_ref_sync/\sync_bus_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.692    0.201/*         0.052/*         U1_ClkDiv/\count_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.688    0.201/*         0.052/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.201/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.687    0.202/*         0.052/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.202/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.685    0.202/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
UART_CLK(R)->UART_CLK(R)	0.693    0.202/*         0.052/*         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.202/*         0.053/*         U0_RegFile/\regArr_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.203/*         0.052/*         U0_RegFile/RdData_VLD_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.204/*         0.066/*         U0_RegFile/\regArr_reg[3][2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.689    0.204/*         0.052/*         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.205/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.678    0.205/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.684    0.205/*         0.056/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.206/*         0.065/*         U0_RegFile/\regArr_reg[3][6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.683    0.206/*         0.057/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.686    0.206/*         0.053/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.686    0.206/*         0.053/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.206/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.207/*         0.053/*         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.208/*         0.053/*         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.208/*         0.052/*         U0_ref_sync/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.209/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
REF_CLK(R)->REF_CLK(R)	0.342    0.209/*         0.052/*         U0_ref_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.209/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.210/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.210/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
UART_CLK(R)->UART_CLK(R)	0.691    0.210/*         0.053/*         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.211/*         0.052/*         U0_ref_sync/\sync_bus_reg[3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.677    0.213/*         0.058/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.213/*         0.052/*         U0_ref_sync/\sync_bus_reg[6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.654    */0.214         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.214/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.215/*         0.052/*         U0_ref_sync/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.215/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.691    0.217/*         0.054/*         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.218/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.219/*         0.052/*         U0_ref_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.219/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.220/*         0.053/*         U0_ref_sync/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.223/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.225/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.225/*         0.065/*         U0_RegFile/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.227/*         0.052/*         U0_RegFile/\regArr_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.227/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.227/*         0.065/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.228/*         0.065/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.230/*         0.065/*         U0_RegFile/\regArr_reg[1][3] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.684    0.231/*         0.053/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.688    0.232/*         0.054/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.232/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.234/*         0.065/*         U0_RegFile/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    */0.236         */0.083         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.238/*         0.052/*         U0_RegFile/\regArr_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.241/*         0.052/*         U0_RegFile/\regArr_reg[3][2] /D    1
@(R)->SCAN_CLK(R)	0.645    0.242/*         0.072/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    */0.243         */0.084         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.245/*         0.052/*         U0_RegFile/\regArr_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    */0.245         */0.084         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.641    0.245/*         0.075/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.245/*         0.052/*         U0_RegFile/\regArr_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.245/*         0.064/*         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.248/*         0.065/*         U0_RegFile/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.248/*         0.064/*         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.249/*         0.046/*         U0_RegFile/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.251/*         0.052/*         U0_RegFile/\regArr_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.252/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.253/*         0.049/*         U0_RegFile/\regArr_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.253/*         0.052/*         U0_RegFile/\regArr_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.255/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.257/*         0.064/*         U0_RegFile/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.257/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.685    0.258/*         0.052/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.259/*         0.053/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.261/*         0.063/*         U0_RegFile/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.262/*         0.062/*         U0_SYS_CTRL/\current_state_reg[1] /SI    1
UART_CLK(R)->UART_CLK(R)	0.226    0.264/*         0.053/*         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.267/*         0.044/*         U0_RegFile/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.267/*         0.061/*         U0_SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.271/*         0.063/*         U0_RegFile/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.273/*         0.063/*         U0_RegFile/\regArr_reg[1][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.680    0.273/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.274/*         0.052/*         U0_RegFile/\regArr_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.275/*         0.063/*         U0_RegFile/\regArr_reg[1][1] /SI    1
UART_CLK(R)->UART_CLK(R)	0.224    0.276/*         0.054/*         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.276/*         0.062/*         U0_RegFile/\regArr_reg[2][5] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.651    */0.276         */0.086         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.277/*         0.052/*         U0_RegFile/\regArr_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.278/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.688    0.279/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.279/*         0.062/*         U0_RegFile/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.280/*         0.056/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.281/*         0.052/*         U0_RegFile/\regArr_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.282/*         0.062/*         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.282/*         0.062/*         U0_RegFile/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    */0.285         */0.083         U0_SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.285/*         0.062/*         U0_RegFile/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.289/*         0.062/*         U0_RegFile/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    */0.292         */0.084         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.294/*         0.052/*         U0_RegFile/\regArr_reg[1][4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.688    0.294/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.679    0.294/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.687    0.297/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.297/*         0.061/*         U0_RegFile/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.297/*         0.061/*         U0_RegFile/\regArr_reg[0][4] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.656    */0.298         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.298/*         0.053/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.354    0.299/*         0.050/*         U0_RegFile/\regArr_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.299/*         0.053/*         U0_RegFile/\regArr_reg[1][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.687    0.302/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.302/*         0.061/*         U0_RegFile/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.305/*         0.052/*         U0_RegFile/\regArr_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.306/*         0.062/*         U0_RegFile/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.308/*         0.053/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.310/*         0.066/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.310/*         0.052/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.312/*         0.053/*         U0_RegFile/\regArr_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.313/*         0.052/*         U0_RegFile/\regArr_reg[1][7] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.678    0.313/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.315/*         0.052/*         U0_RegFile/\regArr_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.630    */0.315         */0.090         U0_ref_sync/enable_pulse_d_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    */0.318         */0.126         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    */0.319         */0.125         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.321/*         0.052/*         U0_RegFile/\regArr_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.323/*         0.053/*         U0_RegFile/\regArr_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.323/*         0.052/*         U0_RegFile/\regArr_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.324/*         0.060/*         U0_RegFile/\regArr_reg[2][4] /SI    1
@(R)->SCAN_CLK(R)	0.806    0.328/*         -0.057/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.328/*         0.053/*         U0_RegFile/\regArr_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.329/*         0.052/*         U0_RegFile/\regArr_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.329/*         0.053/*         U0_RegFile/\regArr_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.331/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.334/*         0.052/*         U0_RegFile/\regArr_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.336/*         0.053/*         U0_RegFile/\regArr_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.337/*         0.053/*         U0_RegFile/\regArr_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.343/*         0.052/*         U0_RegFile/\regArr_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.345/*         0.052/*         U0_RegFile/\regArr_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.348/*         0.052/*         U0_RegFile/\regArr_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.350/*         0.049/*         U0_RegFile/\regArr_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.368/*         0.052/*         U0_RegFile/\regArr_reg[2][3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.303    */0.368         */0.088         U0_ALU/OUT_VALID_reg/D    1
REF_CLK(R)->ALU_CLK(R)	0.340    0.423/*         0.054/*         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	0.340    0.429/*         0.054/*         U0_ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	0.308    */0.437         */0.087         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	0.308    */0.438         */0.087         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	0.340    0.444/*         0.054/*         U0_ALU/\ALU_OUT_reg[5] /D    1
@(R)->SCAN_CLK(R)	0.688    0.445/*         0.061/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.445/*         0.061/*         U0_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.445/*         0.061/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.446/*         0.061/*         U0_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.446/*         0.061/*         U0_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.446/*         0.061/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.446/*         0.061/*         U0_ClkDiv/\count_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.316    */0.452         */-0.054        U0_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->ALU_CLK(R)	0.339    0.456/*         0.055/*         U0_ALU/\ALU_OUT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.466/*         0.054/*         U0_RegFile/\regArr_reg[6][3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.308    */0.469         */0.086         U0_ALU/\ALU_OUT_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.655    0.473/*         0.060/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.473/*         0.060/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.473/*         0.060/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	0.657    0.474/*         0.060/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.474/*         0.060/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.311    */0.475         */0.083         U0_ALU/\ALU_OUT_reg[8] /D    1
@(R)->SCAN_CLK(R)	0.655    0.476/*         0.060/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.476/*         0.060/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.476/*         0.060/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.312    */0.477         */0.082         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	0.308    */0.479         */0.087         U0_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	0.311    */0.480         */0.082         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	0.311    */0.481         */0.082         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	0.311    */0.481         */0.082         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	0.311    */0.481         */0.082         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	0.311    */0.484         */0.083         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	0.310    */0.484         */0.083         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	0.333    0.554/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.554/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.331    0.555/*         0.060/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	0.670    0.555/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.555/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.555/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.555/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.556/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.556/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.557/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.557/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.557/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.557/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.557/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.557/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.558/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.558/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.559/*         0.060/*         U0_RegFile/\regArr_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.560/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.562/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.562/*         0.059/*         U0_RegFile/\regArr_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.562/*         0.059/*         U0_RegFile/\regArr_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.564/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.564/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.564/*         0.059/*         U0_RegFile/\regArr_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.565/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.565/*         0.059/*         U0_RegFile/\regArr_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.566/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.566/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.567/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.568/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.568/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.568/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.568/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.568/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.569/*         0.060/*         U0_RegFile/\regArr_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.571/*         0.059/*         U0_RegFile/\regArr_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.571/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.572/*         0.059/*         U0_RegFile/\regArr_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.572/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.572/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.573/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.573/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.574/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.574/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.575/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.575/*         0.059/*         U0_RegFile/\regArr_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.575/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.575/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.575/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.576/*         0.067/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.576/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.576/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.576/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.576/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.576/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.577/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.577/*         0.059/*         U0_RegFile/\regArr_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.577/*         0.067/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.577/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.577/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.577/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.577/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.577/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.577/*         0.067/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.578/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.578/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.578/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.578/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.578/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.578/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.578/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.578/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.578/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.579/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.579/*         0.059/*         U0_RegFile/\regArr_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.580/*         0.059/*         U0_RegFile/\regArr_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.580/*         0.059/*         U0_RegFile/\regArr_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.581/*         0.059/*         U0_RegFile/\regArr_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.582/*         0.059/*         U0_RegFile/\regArr_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.582/*         0.059/*         U0_RegFile/\regArr_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.582/*         0.059/*         U0_RegFile/\regArr_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.662    0.583/*         0.059/*         U0_RegFile/\regArr_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.583/*         0.059/*         U0_RegFile/\regArr_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.583/*         0.059/*         U0_RegFile/\regArr_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.584/*         0.059/*         U0_RegFile/\regArr_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.584/*         0.059/*         U0_RegFile/\regArr_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.584/*         0.059/*         U0_RegFile/\regArr_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.584/*         0.059/*         U0_RegFile/\regArr_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.585/*         0.059/*         U0_RegFile/\regArr_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.586/*         0.059/*         U0_RegFile/\regArr_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.586/*         0.059/*         U0_RegFile/\regArr_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.586/*         0.059/*         U0_RegFile/\regArr_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.586/*         0.059/*         U0_RegFile/\regArr_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.587/*         0.059/*         U0_RegFile/\regArr_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.587/*         0.059/*         U0_RegFile/\regArr_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.587/*         0.059/*         U0_RegFile/\regArr_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.587/*         0.059/*         U0_RegFile/\regArr_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.587/*         0.059/*         U0_RegFile/\regArr_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.587/*         0.059/*         U0_RegFile/\regArr_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.587/*         0.059/*         U0_RegFile/\regArr_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.587/*         0.059/*         U0_RegFile/\regArr_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.588/*         0.059/*         U0_RegFile/\regArr_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.589/*         0.059/*         U0_RegFile/\regArr_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.591/*         0.059/*         U0_RegFile/\regArr_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.591/*         0.059/*         U0_RegFile/\regArr_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.592/*         0.059/*         U0_RegFile/\regArr_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.594/*         0.059/*         U0_RegFile/\regArr_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.595/*         0.060/*         U0_RegFile/\regArr_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.596/*         0.060/*         U0_RegFile/\regArr_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.596/*         0.060/*         U0_RegFile/\regArr_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.596/*         0.060/*         U0_RegFile/\regArr_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.596/*         0.060/*         U0_RegFile/\regArr_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.596/*         0.059/*         U0_RegFile/\regArr_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.597/*         0.059/*         U0_RegFile/\regArr_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.597/*         0.059/*         U0_RegFile/\regArr_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.597/*         0.059/*         U0_RegFile/\regArr_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.597/*         0.059/*         U0_RegFile/\regArr_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.597/*         0.060/*         U0_RegFile/\regArr_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.597/*         0.059/*         U0_RegFile/\regArr_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.597/*         0.060/*         U0_RegFile/\regArr_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.662    0.597/*         0.059/*         U0_RegFile/\regArr_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.598/*         0.059/*         U0_RegFile/\regArr_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.661    0.598/*         0.059/*         U0_RegFile/\regArr_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.598/*         0.060/*         U0_RegFile/\regArr_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.598/*         0.059/*         U0_RegFile/\regArr_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.598/*         0.059/*         U0_RegFile/\regArr_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.598/*         0.059/*         U0_RegFile/\regArr_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.598/*         0.059/*         U0_RegFile/\regArr_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.598/*         0.059/*         U0_RegFile/\regArr_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.598/*         0.059/*         U0_RegFile/\regArr_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.598/*         0.059/*         U0_RegFile/\regArr_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.598/*         0.059/*         U0_RegFile/\regArr_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.599/*         0.060/*         U0_RegFile/\regArr_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.599/*         0.060/*         U0_RegFile/\regArr_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.600/*         0.060/*         U0_RegFile/\regArr_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.600/*         0.060/*         U0_RegFile/\regArr_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.600/*         0.060/*         U0_RegFile/\regArr_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.600/*         0.060/*         U0_RegFile/\regArr_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.600/*         0.060/*         U0_RegFile/\regArr_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.600/*         0.060/*         U0_RegFile/\regArr_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.600/*         0.060/*         U0_RegFile/\regArr_reg[7][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.222    0.613/*         0.064/*         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.222    0.614/*         0.064/*         U1_ClkDiv/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	0.804    0.620/*         -0.052/*        U1_ClkDiv/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	0.688    0.730/*         0.064/*         U1_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.739/*         0.064/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.740/*         0.063/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.740/*         0.063/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.740/*         0.063/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.740/*         0.063/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.741/*         0.063/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.741/*         0.063/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.743/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.745/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.747/*         0.063/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.651    0.748/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.751/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.751/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.751/*         0.064/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.680    0.753/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.753/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.681    0.754/*         0.063/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.754/*         0.063/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.754/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.755/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.755/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.755/*         0.063/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.755/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.755/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.756/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.756/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.652    0.756/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.756/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.756/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.757/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.757/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.757/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.757/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.758/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.759/*         0.064/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.652    0.759/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.652    0.759/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.652    0.761/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.652    0.763/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.763/*         0.070/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.653    0.765/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.652    0.765/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.653    0.766/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.767/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.771/*         0.062/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.773/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.775/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.778/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.779/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.780/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.780/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.780/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.780/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.780/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.780/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.781/*         0.062/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.781/*         0.062/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.781/*         0.062/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.782/*         0.062/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	0.658    0.782/*         0.062/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.782/*         0.062/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.782/*         0.062/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.798    0.785/*         -0.068/*        U0_RegFile/\regArr_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	0.798    0.786/*         -0.068/*        U0_RegFile/\regArr_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.658    0.786/*         0.062/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.786/*         0.062/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.787/*         0.062/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.788/*         0.062/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.789/*         0.062/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	0.653    0.790/*         0.062/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.654    0.790/*         0.062/*         U0_PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.799    0.793/*         -0.068/*        U0_RegFile/\regArr_reg[3][5] /SN    1
@(R)->SCAN_CLK(R)	0.664    0.903/*         0.059/*         U0_RegFile/\regArr_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.228    0.904/*         0.058/*         U0_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.663    0.906/*         0.059/*         U0_RegFile/\regArr_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.908/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.911/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.912/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.912/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.661    0.913/*         0.059/*         U0_RegFile/\regArr_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.913/*         0.059/*         U0_RegFile/\regArr_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.913/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.913/*         0.059/*         U0_RegFile/\regArr_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.913/*         0.059/*         U0_RegFile/\regArr_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.662    0.915/*         0.059/*         U0_RegFile/\regArr_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.916/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.916/*         0.059/*         U0_RegFile/\regArr_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.916/*         0.059/*         U0_RegFile/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.917/*         0.059/*         U0_RegFile/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.919/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.919/*         0.059/*         U0_RegFile/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.919/*         0.059/*         U0_RegFile/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.920/*         0.059/*         U0_RegFile/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.662    0.920/*         0.059/*         U0_RegFile/\regArr_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.920/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.920/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.921/*         0.059/*         U0_RegFile/\regArr_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.922/*         0.059/*         U0_RegFile/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.922/*         0.059/*         U0_RegFile/\regArr_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.922/*         0.059/*         U0_RegFile/\regArr_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.922/*         0.059/*         U0_RegFile/\regArr_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.922/*         0.059/*         U0_RegFile/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.923/*         0.059/*         U0_RegFile/\regArr_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.923/*         0.059/*         U0_RegFile/\regArr_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.923/*         0.058/*         U0_RegFile/\regArr_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.923/*         0.059/*         U0_RegFile/\regArr_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.923/*         0.059/*         U0_RegFile/\regArr_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.923/*         0.059/*         U0_RegFile/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.924/*         0.059/*         U0_RegFile/\regArr_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.924/*         0.059/*         U0_RegFile/\regArr_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.924/*         0.058/*         U0_RegFile/\regArr_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.924/*         0.059/*         U0_RegFile/\regArr_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.924/*         0.058/*         U0_RegFile/\regArr_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.924/*         0.059/*         U0_RegFile/\regArr_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.924/*         0.058/*         U0_RegFile/\regArr_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.925/*         0.058/*         U0_RegFile/\regArr_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.925/*         0.059/*         U0_RegFile/\regArr_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.925/*         0.059/*         U0_RegFile/\regArr_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.925/*         0.059/*         U0_RegFile/\regArr_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.925/*         0.059/*         U0_RegFile/\regArr_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.925/*         0.058/*         U0_RegFile/\regArr_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.926/*         0.059/*         U0_RegFile/\regArr_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.926/*         0.059/*         U0_RegFile/\regArr_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.926/*         0.058/*         U0_RegFile/\regArr_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.926/*         0.059/*         U0_RegFile/\regArr_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.926/*         0.058/*         U0_RegFile/\regArr_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.926/*         0.059/*         U0_RegFile/\regArr_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.926/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.926/*         0.058/*         U0_RegFile/\regArr_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.926/*         0.059/*         U0_RegFile/\regArr_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.927/*         0.058/*         U0_RegFile/\regArr_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.928/*         0.058/*         U0_RegFile/\regArr_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.928/*         0.058/*         U0_RegFile/\regArr_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.929/*         0.058/*         U0_RegFile/\regArr_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.930/*         0.058/*         U0_RegFile/\regArr_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.930/*         0.058/*         U0_RegFile/\regArr_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.930/*         0.058/*         U0_RegFile/\regArr_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.931/*         0.058/*         U0_RegFile/\regArr_reg[11][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.333    1.050/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.050/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.333    1.050/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.051/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.051/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.052/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.052/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.052/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.052/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.053/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.053/*         0.060/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.053/*         0.060/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.053/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.225    1.202/*         0.061/*         U1_ClkDiv/div_clk_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    1.396/*         0.059/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    1.396/*         0.059/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    19.333/*        0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    19.368/*        0.062/*         U0_RegFile/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    19.413/*        0.069/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.909        */20.000        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.918        */20.000        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.968        */20.000        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  21.149/*        20.000/*        SO[2]    1
UART_TX_CLK(R)->UART_TX_CLK(R)	-53.693  */54.924        */54.253        UART_TX_O    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  */55.157        */54.253        framing_error    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  */55.159        */54.253        parity_error    1
