-- VHDL for IBM SMS ALD page 16.30.07.1
-- Title: MQ LATCHES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/4/2020 1:28:24 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_30_07_1_MQ_LATCHES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_NEXT_TO_LAST_LOGIC_GATE:	 in STD_LOGIC;
		PS_SET_MQ_CTRL:	 in STD_LOGIC;
		MS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		MS_PROGRAM_RESET_5:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_B_1:	 in STD_LOGIC;
		MS_MQ_CTRL_LATCH:	 out STD_LOGIC;
		MS_MQ_LATCH:	 out STD_LOGIC;
		PS_MQ_LATCH:	 out STD_LOGIC;
		LAMP_15A1K08:	 out STD_LOGIC);
end ALD_16_30_07_1_MQ_LATCHES;

architecture behavioral of ALD_16_30_07_1_MQ_LATCHES is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_5C_C_Latch: STD_LOGIC;
	signal OUT_4C_F: STD_LOGIC;
	signal OUT_4C_F_Latch: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_2E_B: STD_LOGIC;
	signal OUT_3F_H: STD_LOGIC;
	signal OUT_3F_H_Latch: STD_LOGIC;
	signal OUT_2F_F: STD_LOGIC;
	signal OUT_2F_F_Latch: STD_LOGIC;
	signal OUT_1F_D: STD_LOGIC;
	signal OUT_2G_A: STD_LOGIC;

begin

	OUT_5A_NoPin <= NOT(PS_NEXT_TO_LAST_LOGIC_GATE AND PS_SET_MQ_CTRL );
	OUT_5C_C_Latch <= NOT(MS_LOGIC_GATE_D_1 AND MS_PROGRAM_RESET_5 AND OUT_4C_F );
	OUT_4C_F_Latch <= NOT(OUT_5A_NoPin AND OUT_5C_C );
	OUT_3E_NoPin <= NOT(OUT_4C_F AND PS_LOGIC_GATE_C_1 );
	OUT_2E_B <= NOT OUT_1F_D;
	LAMP_15A1K08 <= OUT_2E_B;
	OUT_3F_H_Latch <= NOT(MS_LOGIC_GATE_B_1 AND MS_PROGRAM_RESET_5 AND OUT_2F_F );
	OUT_2F_F_Latch <= NOT(OUT_3E_NoPin AND OUT_3F_H );
	OUT_1F_D <= NOT OUT_2F_F;
	OUT_2G_A <= NOT OUT_3F_H;

	MS_MQ_CTRL_LATCH <= OUT_5C_C;
	MS_MQ_LATCH <= OUT_1F_D;
	PS_MQ_LATCH <= OUT_2G_A;

	Latch_5C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5C_C_Latch,
		Q => OUT_5C_C,
		QBar => OPEN );

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_F_Latch,
		Q => OUT_4C_F,
		QBar => OPEN );

	Latch_3F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3F_H_Latch,
		Q => OUT_3F_H,
		QBar => OPEN );

	Latch_2F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2F_F_Latch,
		Q => OUT_2F_F,
		QBar => OPEN );


end;
