// Seed: 668718101
module module_0 ();
  assign id_1 = {id_1, -1 == 1'h0, id_1, 1'h0};
  assign module_1.id_1 = 0;
  wire id_3;
  assign id_1 = -1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1
);
  assign id_3 = id_1;
  logic id_4;
  assign id_3 = id_0;
  wire id_5;
  assign id_4 = id_1;
  module_0 modCall_1 ();
  always id_3 <= 1;
  assign id_4 = id_3 | 1;
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1,
    output supply0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    output supply0 id_6,
    input uwire id_7,
    output supply1 id_8,
    input uwire id_9
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
