# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 01:18:23 on Sep 27,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_single_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_single_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# 
# Top level modules:
# 	flopenr
# 	testbench
# End time: 01:18:23 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 01:18:23 on Sep 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "C:/Users/lucas/Desktop/AHA/single_cycle_RISCV/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 6
do run.do
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 01:18:32 on Sep 27,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_single_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_single_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# 
# Top level modules:
# 	flopenr
# 	testbench
# End time: 01:18:32 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 01:18:23 on Sep 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_single_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 9652
#           Attempting to use alternate WLF file "./wlftvkckwx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvkckwx
# [LDM Debug] Tiempo:                  145 llegué
# [LDM Debug] Tiempo:                  195 llegué
# Simulation succeeded
# ** Note: $stop    : testbench.sv(25)
#    Time: 195 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 25
add wave -position 16 sim:/testbench/dut/riscv_single_cycle/dp/ext/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/lucas/Desktop/AHA_f/Arquitectura-de-Hardware-Avanzada-optativa/single_cycle_RISCV/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/lucas/Desktop/AHA_f/Arquitectura-de-Hardware-Avanzada-optativa/single_cycle_RISCV/wave.do
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 01:20:36 on Sep 27,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_single_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_single_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# 
# Top level modules:
# 	flopenr
# 	testbench
# End time: 01:20:36 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:20:38 on Sep 27,2024, Elapsed time: 0:02:15
# Errors: 2, Warnings: 2
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 01:20:38 on Sep 27,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_single_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 9652
#           Attempting to use alternate WLF file "./wlft1m28zt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1m28zt
# [LDM Debug] Tiempo:                  145 llegué
# [LDM Debug] Tiempo:                  195 llegué
# Simulation succeeded
# ** Note: $stop    : testbench.sv(25)
#    Time: 195 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 25
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 01:52:27 on Sep 27,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_single_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module riscv_single_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# 
# Top level modules:
# 	flopenr
# 	testbench
# End time: 01:52:27 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:52:29 on Sep 27,2024, Elapsed time: 0:31:51
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 01:52:29 on Sep 27,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_single_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 9652
#           Attempting to use alternate WLF file "./wlftqws3jj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqws3jj
# [LDM Debug] Tiempo:                  145 llegué
# [LDM Debug] Tiempo:                  195 llegué
# Simulation succeeded
# ** Note: $stop    : testbench.sv(25)
#    Time: 195 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 25
