

================================================================
== Vitis HLS Report for 'save_variables_locally_Pipeline_VITIS_LOOP_41_8'
================================================================
* Date:           Tue Oct 18 21:02:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1283|     1283|  12.830 us|  12.830 us|  1283|  1283|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_8  |     1281|     1281|         3|          1|          1|  1280|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shiftreg2 = alloca i32 1"   --->   Operation 8 'alloca' 'shiftreg2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln41_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln41"   --->   Operation 10 'read' 'sext_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln41_cast = sext i58 %sext_ln41_read"   --->   Operation 11 'sext' 'sext_ln41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i22 0, i22 %phi_mul"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc83"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_13 = load i11 %i"   --->   Operation 18 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln41 = icmp_eq  i11 %i_13, i11 1280" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 19 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.96ns)   --->   "%add_ln41 = add i11 %i_13, i11 1" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 20 'add' 'add_ln41' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc83.split, void %for.inc95.preheader.exitStub" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 21 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_132 = trunc i11 %i_13"   --->   Operation 22 'trunc' 'empty_132' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.72ns)   --->   "%icmp_ln42 = icmp_eq  i4 %empty_132, i4 0" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 23 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln41 = store i11 %add_ln41, i11 %i" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 24 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln41_cast" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 25 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 28 'read' 'gmem_addr_read' <Predicate = (!icmp_ln41 & icmp_ln42)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shiftreg2_load = load i480 %shiftreg2"   --->   Operation 29 'load' 'shiftreg2_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shiftreg2_cast = zext i480 %shiftreg2_load"   --->   Operation 30 'zext' 'shiftreg2_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_54" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 31 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.46ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc83.split._crit_edge, void" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 32 'br' 'br_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.46>
ST_3 : Operation 33 [1/1] (0.46ns)   --->   "%br_ln42 = br void %for.inc83.split._crit_edge" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 33 'br' 'br_ln42' <Predicate = (!icmp_ln41 & icmp_ln42)> <Delay = 0.46>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_131 = phi i512 %gmem_addr_read, void, i512 %shiftreg2_cast, void %for.inc83.split" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 34 'phi' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%phi_urem_load = load i11 %phi_urem" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 35 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul_load = load i22 %phi_mul" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 36 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i512 %empty_131" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 37 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %trunc_ln42" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 38 'bitcast' 'bitcast_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_131, i32 32, i32 511" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 39 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.12ns)   --->   "%add_ln42 = add i22 %phi_mul_load, i22 2731" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 40 'add' 'add_ln42' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i22.i32.i32, i22 %phi_mul_load, i32 13, i32 21" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 41 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i9 %tmp" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 42 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%softmax_weights_0_addr = getelementptr i32 %softmax_weights_0, i64 0, i64 %zext_ln42" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 43 'getelementptr' 'softmax_weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%softmax_weights_1_addr = getelementptr i32 %softmax_weights_1, i64 0, i64 %zext_ln42" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 44 'getelementptr' 'softmax_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%softmax_weights_2_addr = getelementptr i32 %softmax_weights_2, i64 0, i64 %zext_ln42" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 45 'getelementptr' 'softmax_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i11 %phi_urem_load" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 46 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.39ns)   --->   "%switch_ln42 = switch i2 %trunc_ln42_1, void %arrayidx822.case.2, i2 0, void %arrayidx822.case.0, i2 1, void %arrayidx822.case.1" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 47 'switch' 'switch_ln42' <Predicate = true> <Delay = 0.39>
ST_3 : Operation 48 [1/1] (1.29ns)   --->   "%store_ln42 = store i32 %bitcast_ln42, i9 %softmax_weights_1_addr" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 48 'store' 'store_ln42' <Predicate = (trunc_ln42_1 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx822.exit" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 49 'br' 'br_ln42' <Predicate = (trunc_ln42_1 == 1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln42 = store i32 %bitcast_ln42, i9 %softmax_weights_0_addr" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 50 'store' 'store_ln42' <Predicate = (trunc_ln42_1 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx822.exit" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 51 'br' 'br_ln42' <Predicate = (trunc_ln42_1 == 0)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln42 = store i32 %bitcast_ln42, i9 %softmax_weights_2_addr" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 52 'store' 'store_ln42' <Predicate = (trunc_ln42_1 != 0 & trunc_ln42_1 != 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx822.exit" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 53 'br' 'br_ln42' <Predicate = (trunc_ln42_1 != 0 & trunc_ln42_1 != 1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%phi_urem_load_1 = load i11 %phi_urem" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 54 'load' 'phi_urem_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.96ns)   --->   "%add_ln41_1 = add i11 %phi_urem_load_1, i11 1" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 55 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln41_1 = icmp_ult  i11 %add_ln41_1, i11 3" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 56 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.37ns)   --->   "%select_ln41 = select i1 %icmp_ln41_1, i11 %add_ln41_1, i11 0" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 57 'select' 'select_ln41' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln41 = store i480 %trunc_ln42_2, i480 %shiftreg2" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 58 'store' 'store_ln41' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln41 = store i22 %add_ln42, i22 %phi_mul" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 59 'store' 'store_ln41' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln41 = store i11 %select_ln41, i11 %phi_urem" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 60 'store' 'store_ln41' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc83" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 61 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.42ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i') on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln41', forward_prop/src/forward_prop.cpp:41) [24]  (0.965 ns)
	'store' operation ('store_ln41', forward_prop/src/forward_prop.cpp:41) of variable 'add_ln41', forward_prop/src/forward_prop.cpp:41 on local variable 'i' [65]  (0.46 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', forward_prop/src/forward_prop.cpp:41) [20]  (0 ns)
	bus read operation ('gmem_addr_read', forward_prop/src/forward_prop.cpp:42) on port 'gmem' (forward_prop/src/forward_prop.cpp:42) [34]  (7.3 ns)

 <State 3>: 2.6ns
The critical path consists of the following:
	'load' operation ('phi_urem_load_1', forward_prop/src/forward_prop.cpp:41) on local variable 'phi_urem' [61]  (0 ns)
	'add' operation ('add_ln41_1', forward_prop/src/forward_prop.cpp:41) [62]  (0.965 ns)
	'icmp' operation ('icmp_ln41_1', forward_prop/src/forward_prop.cpp:41) [63]  (0.799 ns)
	'select' operation ('select_ln41', forward_prop/src/forward_prop.cpp:41) [64]  (0.371 ns)
	'store' operation ('store_ln41', forward_prop/src/forward_prop.cpp:41) of variable 'select_ln41', forward_prop/src/forward_prop.cpp:41 on local variable 'phi_urem' [68]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
