irq_set_handler	,	F_68
irq_set_chained_handler	,	F_79
spin_lock_init	,	F_73
sirfsoc_pinmux_request_gpio	,	F_17
ENOSYS	,	V_132
"%s: Failed to create irqdomain\n"	,	L_11
direction_output	,	V_122
bank	,	V_62
SIRFSOC_GPIO_CTRL	,	F_39
dev	,	V_47
to_of_mm_gpio_chip	,	F_34
irq_desc	,	V_93
"unable to find compatible rsc node in dtb\n"	,	L_3
pmx	,	V_53
SIRFSOC_GPIO_CTL_INTR_HIGH_MASK	,	V_85
ARRAY_SIZE	,	F_2
sirfsoc_pmx_functions	,	V_18
KERN_WARNING	,	V_98
__devinit	,	T_3
IRQ_TYPE_LEVEL_LOW	,	V_90
panic	,	F_20
sirfsoc_gpio_bank	,	V_61
full_name	,	V_127
domain	,	V_63
pr_err	,	F_77
gpio_virtbase	,	V_25
of_node	,	V_48
GFP_KERNEL	,	V_49
out_no_pmx	,	V_56
sirfsoc_gpio_set_output	,	F_62
parent_irq	,	V_128
sirfsoc_pinmux_get_groups	,	F_16
sirfsoc_gpio_free	,	F_59
funcval	,	V_31
sirfsoc_gpio_probe	,	F_71
ctrl	,	V_96
handle_level_irq	,	V_114
device_node	,	V_42
seq_printf	,	F_6
irq_hw_number_t	,	T_5
sirfsoc_gpio_set_pull	,	F_38
irq_data_get_irq_chip_data	,	F_44
func_en_val	,	V_28
IRQF_VALID	,	V_115
sirfsoc_pinmux_desc	,	V_54
chip	,	V_60
set	,	V_123
d	,	V_79
"can't map rsc registers\n"	,	L_5
seq_file	,	V_8
"initialized SIRFSOC pinmux driver\n"	,	L_7
pinctrl_request_gpio	,	F_58
i	,	V_15
irq	,	V_92
sirfsoc_gpio_set_value	,	F_65
regs	,	V_72
s	,	V_9
pinctrl_dev	,	V_1
"could not register SIRFSOC pinmux driver\n"	,	L_6
of_iomap	,	F_21
sirfsoc_muxmask	,	V_20
SIRFSOC_GPIO_PULL_DOWN	,	V_77
sirfsoc_gpio_direction_output	,	F_63
platform_device	,	V_44
muxmask_counts	,	V_23
sirfsoc_gpio_to_bank	,	F_37
__iomem	,	T_2
DRIVER_NAME	,	V_11
"%s: error in probe function with status %d\n"	,	L_10
sirfsoc_get_group_name	,	F_3
SIRFSOC_GPIO_CTL_INTR_STS_MASK	,	V_82
sirfsoc_pmx	,	V_12
platform_get_irq	,	F_75
sirfsoc_pinmux_probe	,	F_22
to_irq	,	V_124
ret	,	V_46
spin_unlock_irqrestore	,	F_41
SIRFSOC_GPIO_CTL_DATAIN_MASK	,	V_110
pctldev	,	V_2
name	,	V_5
generic_handle_irq	,	F_55
idx	,	V_68
desc	,	V_94
muxmask	,	V_22
of_find_device_by_node	,	F_72
iounmap	,	F_29
SIRFSOC_GPIO_CTL_INTR_TYPE_MASK	,	V_86
sgpio_lock	,	V_71
printk	,	F_52
SIRFSOC_GPIO_CTL_OUT_EN_MASK	,	V_104
dev_err	,	F_25
sirfsoc_gpio_irq_map	,	F_66
SIRFSOC_RSC_PIN_MUX	,	V_30
pinctrl_add_gpio_range	,	F_27
SIRFSOC_GPIO_CTL_PULL_HIGH	,	V_76
host_data	,	V_112
pinctrl_register	,	F_26
selector	,	V_4
of_device_id	,	V_39
gc	,	V_118
SIRFSOC_GPIO_PULL_NONE	,	V_73
mask	,	V_21
sirfsoc_pinmux_init	,	F_30
sirfsoc_gpio_init	,	F_81
SIRFSOC_GPIO_BANK_SIZE	,	V_65
set_irq_flags	,	F_70
label	,	V_126
sirfsoc_pin_dbg_show	,	F_5
padmux	,	V_19
sirfsoc_pinmux_enable	,	F_11
sirfsoc_gpio_handle_irq	,	F_49
spmx	,	V_13
base	,	V_105
pr_debug	,	F_54
sirfsoc_gpio_get_value	,	F_64
ENOMEM	,	V_50
sirfsoc_gpio_irq_ack	,	F_43
__sirfsoc_gpio_irq_mask	,	F_45
ngpio	,	V_125
pinctrl_gpio_range	,	V_35
hwirq	,	V_80
dev_info	,	F_28
irq_set_chip_data	,	F_69
sirfsoc_pinmux_disable	,	F_13
compatible	,	V_41
rsc_virtbase	,	V_29
enable	,	V_14
lock	,	V_103
irq_domain	,	V_111
id	,	V_37
"sirf,prima2-rsc"	,	L_2
val	,	V_69
SIRFSOC_GPIO_CTL_INTR_EN_MASK	,	V_81
pin_base	,	V_38
__func__	,	V_99
IRQ_TYPE_LEVEL_HIGH	,	V_91
sirfsoc_pin_groups	,	V_3
sirfsoc_gpio_irq_mask	,	F_46
irq_data	,	V_78
status	,	V_95
ctrl_offset	,	V_102
ENODEV	,	V_106
sirfsoc_gpio_to_offset	,	F_36
flags	,	V_70
IRQ_TYPE_NONE	,	V_83
range	,	V_36
kstrdup	,	F_74
pins	,	V_6
pmxdev	,	V_32
irq_domain_add_legacy	,	F_78
irq_get_handler_data	,	F_50
pinctrl_free_gpio	,	F_60
sirfsoc_rsc_of_iomap	,	F_18
out	,	V_129
revmap_data	,	V_100
IRQ_TYPE_EDGE_BOTH	,	V_89
get	,	V_121
rsc_ids	,	V_40
handle_bad_irq	,	F_53
SIRFSOC_GPIO_NO_OF_BANKS	,	V_117
sirfsoc_gpio_irq_simple_ops	,	V_131
err	,	V_116
"%s: gpio id %d idx %d happens\n"	,	L_9
IRQ_TYPE_EDGE_RISING	,	V_84
EINVAL	,	V_55
__init	,	T_4
SIRFSOC_GPIO_IRQ_START	,	V_130
direction_input	,	V_120
sirfsoc_get_group_pins	,	F_4
of_find_matching_node	,	F_19
out_ctrl	,	V_108
IRQ_TYPE_EDGE_FALLING	,	V_88
pinctrl_dev_get_drvdata	,	F_12
gpiochip_add	,	F_76
mode	,	V_67
pdev	,	V_45
sirfsoc_pinmux_get_func_name	,	F_15
u32	,	T_1
sirfsoc_gpio_ranges	,	V_57
out_no_gpio_remap	,	V_51
sirfsoc_gpio_request	,	F_57
"can't map gpio registers\n"	,	L_4
group	,	V_26
sirfsoc_irqchip_to_bank	,	F_42
offset	,	V_10
" "	,	L_1
platform_driver_register	,	F_31
first_irq	,	V_97
sirfsoc_pinmux_driver	,	V_58
SIRFSOC_GPIO_INT_STATUS	,	F_51
spin_lock_irqsave	,	F_40
SIRFSOC_GPIO_CTL_PULL_MASK	,	V_74
sirfsoc_gpio_irq_unmask	,	F_47
SIRFSOC_GPIO_PAD_EN	,	F_9
platform_set_drvdata	,	F_24
devm_kzalloc	,	F_23
sirfsoc_pinmux_endisable	,	F_7
request	,	V_119
np	,	V_43
legacy	,	V_101
sirfsoc_pinmux_get_funcs_count	,	F_14
num_groups	,	V_34
mux	,	V_17
sgpio_bank	,	V_66
SIRFSOC_GPIO_PULL_UP	,	V_75
SIRFSOC_GPIO_CTL_DATAOUT_MASK	,	V_109
irq_find_mapping	,	F_35
sirfsoc_irq_chip	,	V_113
irq_set_chip	,	F_67
"%s: gpio id %d status %#x no interrupt is flaged\n"	,	L_8
value	,	V_107
SIRFSOC_GPIO_CTL_INTR_LOW_MASK	,	V_87
sirfsoc_gpio_set_input	,	F_56
readl	,	F_8
writel	,	F_10
sirfsoc_gpio_to_irq	,	F_32
groups	,	V_33
gpio_chip	,	V_59
sirfsoc_padmux	,	V_16
container_of	,	F_33
sirfsoc_gpio_irq_type	,	F_48
sirfsoc_gpio_direction_input	,	F_61
muxval	,	V_24
sirfsoc_get_groups_count	,	F_1
irq_set_handler_data	,	F_80
funcmask	,	V_27
num_pins	,	V_7
pinmux_ids	,	V_133
out_no_rsc_remap	,	V_52
gpio	,	V_64
