# Project-FPGA-adders-ripple-vs-lookahead
VHDL implementations of a 4-bit Ripple-Carry Adder and Carry Lookahead Adder with testbenches. Includes functional and post-synthesis timing comparisons in Vivado, highlighting FPGA carry-chain effects on propagation delay.
