s         clk_sys           out50      11850 -2147483648 -2147483648      11850
s         clk_sys           out60      11850 -2147483648 -2147483648      11850
s         clk_sys        out59[0]       4450 -2147483648 -2147483648       4450
s         clk_sys        out59[1]       4450 -2147483648 -2147483648       4450
s         clk_sys        out59[2]       4450 -2147483648 -2147483648       4450
s         clk_sys        out59[3]       4450 -2147483648 -2147483648       4450
s         clk_sys        out59[4]       4450 -2147483648 -2147483648       4450
s         clk_sys        out59[5]       4450 -2147483648 -2147483648       4450
s         clk_sys        out59[6]       4450 -2147483648 -2147483648       4450
s         clk_sys        out59[7]       4450 -2147483648 -2147483648       4450
s         clk_sys        out59[8]       4450 -2147483648 -2147483648       4450
s         clk_sys        out59[9]       4450 -2147483648 -2147483648       4450
s         clk_sys       out59[10]       4450 -2147483648 -2147483648       4450
s         clk_sys       out59[11]       4450 -2147483648 -2147483648       4450
s         clk_sys       out59[12]       4450 -2147483648 -2147483648       4450
s         clk_sys       out59[13]       4450 -2147483648 -2147483648       4450
s         clk_sys       out59[14]       4450 -2147483648 -2147483648       4450
s         clk_sys       out59[15]       4450 -2147483648 -2147483648       4450
s         clk_sys           out53      11850 -2147483648 -2147483648      11850
s         clk_sys        out52[0]       4450 -2147483648 -2147483648       4450
s         clk_sys        out52[1]       4450 -2147483648 -2147483648       4450
s         clk_sys        out52[2]       4450 -2147483648 -2147483648       4450
s         clk_sys        out52[3]       4450 -2147483648 -2147483648       4450
s         clk_sys        out52[4]       4450 -2147483648 -2147483648       4450
s         clk_sys        out52[5]       4450 -2147483648 -2147483648       4450
s         clk_sys        out52[6]       4450 -2147483648 -2147483648       4450
s         clk_sys        out52[7]       4450 -2147483648 -2147483648       4450
s         clk_sys        out52[8]       4450 -2147483648 -2147483648       4450
s         clk_sys        out52[9]       4450 -2147483648 -2147483648       4450
s         clk_sys       out52[10]       4450 -2147483648 -2147483648       4450
s         clk_sys       out52[11]       4450 -2147483648 -2147483648       4450
s         clk_sys       out52[12]       4450 -2147483648 -2147483648       4450
s         clk_sys       out52[13]       4450 -2147483648 -2147483648       4450
s         clk_sys       out52[14]       4450 -2147483648 -2147483648       4450
s         clk_sys       out52[15]       4450 -2147483648 -2147483648       4450
s         clk_sys           out51       4450 -2147483648 -2147483648       4450
s         clk_sys        out55[0]       4450 -2147483648 -2147483648       4450
s         clk_sys        out55[1]       4450 -2147483648 -2147483648       4450
s         clk_sys        out55[2]       4450 -2147483648 -2147483648       4450
s         clk_sys        out55[3]       4450 -2147483648 -2147483648       4450
s         clk_sys        out55[4]       4450 -2147483648 -2147483648       4450
s         clk_sys        out55[5]       4450 -2147483648 -2147483648       4450
s         clk_sys        out55[6]       4450 -2147483648 -2147483648       4450
s         clk_sys        out55[7]       4450 -2147483648 -2147483648       4450
s         clk_sys        out55[8]       4450 -2147483648 -2147483648       4450
s         clk_sys        out55[9]       4450 -2147483648 -2147483648       4450
s         clk_sys       out55[10]       4450 -2147483648 -2147483648       4450
s         clk_sys       out55[11]       4450 -2147483648 -2147483648       4450
s         clk_sys       out55[12]       4450 -2147483648 -2147483648       4450
s         clk_sys       out55[13]       4450 -2147483648 -2147483648       4450
s         clk_sys       out55[14]       4450 -2147483648 -2147483648       4450
s         clk_sys       out55[15]       4450 -2147483648 -2147483648       4450
s         clk_sys       enable[0]      10100 -2147483648 -2147483648      10100
s         clk_sys       enable[1]      10100 -2147483648 -2147483648      10100
s         clk_sys       enable[2]      10250 -2147483648 -2147483648      10250
s         clk_sys       enable[3]      11850 -2147483648 -2147483648      11850
s         clk_sys           out56      11850 -2147483648 -2147483648      11850
s         clk_sys           out49       4450 -2147483648 -2147483648       4450
s         clk_sys       length[5]      32100 -2147483648 -2147483648      32100
s         clk_sys       length[6]      32100 -2147483648 -2147483648      32100
s         clk_sys       length[7]      30500 -2147483648 -2147483648      30500
s         clk_sys       length[8]      28900 -2147483648 -2147483648      28900
s         clk_sys       length[9]      27300 -2147483648 -2147483648      27300
s         clk_sys      length[10]      25700 -2147483648 -2147483648      25700
s         clk_sys      length[11]      24100 -2147483648 -2147483648      24100
s         clk_sys      length[12]      22500 -2147483648 -2147483648      22500
s         clk_sys      length[13]      20900 -2147483648 -2147483648      20900
s         clk_sys      length[14]      19300 -2147483648 -2147483648      19300
s         clk_sys      length[15]      17700 -2147483648 -2147483648      17700
t         clk_sys     pkt_sof_out        790 -2147483648 -2147483648        790
s         clk_sys     pkt_sof_out       4600 -2147483648 -2147483648       4600
c      state_next             in1       9600       9600 -2147483648 -2147483648
c       enable[0]             in1       4850       4850 -2147483648 -2147483648
c       enable[1]             in1       6350       6350 -2147483648 -2147483648
c       enable[2]             in1       8000       8000 -2147483648 -2147483648
c       enable[3]             in1       9600       9600 -2147483648 -2147483648
c       length[5]              O6      23740      23740      23740      23740
c       length[6]              O6      23740      23740      23740      23740
c       length[7]              O6      22140      22140      22140      22140
c       length[8]              O6      20540      20540      20540      20540
c       length[9]              O6      18940      18940      18940      18940
c      length[10]              O6      17340      17340      17340      17340
c      length[11]              O6      15740      15740      15740      15740
c      length[12]              O6      14140      14140      14140      14140
c      length[13]              O6      12540      12540      12540      12540
c      length[14]              O6      10940      10940      10940      10940
c      length[15]              O6       9340       9340       9340       9340
c counter_reg1_out[0]              O6       8710       8710       8710       8710
c counter_reg1_out[1]              O6       9720       9720       9720       9720
c counter_reg1_out[2]              O6       8670       8670       8670       8670
c counter_reg1_out[3]              O6       9580       9580       9580       9580
c counter_reg1_out[4]              O6       8360       8360       8360       8360
c counter_reg1_out[5]              O6       9460       9460       9460       9460
c counter_reg1_out[6]              O6       8350       8350       8350       8350
c counter_reg1_out[7]              O6       9420       9420       9420       9420
c counter_reg1_out[8]              O6       8340       8340       8340       8340
c counter_reg1_out[9]              O6       9310       9310       9310       9310
c counter_reg1_out[10]              O6       8360       8360       8360       8360
c counter_reg1_out[11]              O6       9240       9240       9240       9240
c counter_reg1_out[12]              O6       7960       7960       7960       7960
c counter_reg1_out[13]              O6       8960       8960       8960       8960
c counter_reg1_out[14]              O6       7960       7960       7960       7960
c counter_reg1_out[15]              O6       8920       8920       8920       8920
c       length[5]         in63[0] -2147483648 -2147483648       1600       1600
c              O6         in63[0]       6300       6300 -2147483648 -2147483648
c              O6         in63[0]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]         in63[0] -2147483648 -2147483648       1600       1600
c       length[5]         in63[1]       6400       6400 -2147483648 -2147483648
c       length[6]         in63[1]       6400       6400 -2147483648 -2147483648
c              O6         in63[1]       6300       6300 -2147483648 -2147483648
c              O6         in63[1]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]         in63[1] -2147483648 -2147483648       7900       7900
c counter_reg1_out[1]         in63[1] -2147483648 -2147483648       7900       7900
c       length[5]         in63[2]       8000       8000       8000       8000
c       length[6]         in63[2]       8000       8000       8000       8000
c       length[7]         in63[2]       6400       6400 -2147483648 -2147483648
c              O6         in63[2]       6300       6300 -2147483648 -2147483648
c              O6         in63[2]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]         in63[2]       9500       9500       9500       9500
c counter_reg1_out[1]         in63[2]       9500       9500       9500       9500
c counter_reg1_out[2]         in63[2] -2147483648 -2147483648       7900       7900
c       length[5]         in63[3]       9600       9600       9600       9600
c       length[6]         in63[3]       9600       9600       9600       9600
c       length[7]         in63[3]       8000       8000       8000       8000
c       length[8]         in63[3]       6400       6400 -2147483648 -2147483648
c              O6         in63[3]       6300       6300 -2147483648 -2147483648
c              O6         in63[3]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]         in63[3]      11100      11100      11100      11100
c counter_reg1_out[1]         in63[3]      11100      11100      11100      11100
c counter_reg1_out[2]         in63[3]       9500       9500       9500       9500
c counter_reg1_out[3]         in63[3] -2147483648 -2147483648       7900       7900
c       length[5]         in63[4]      11200      11200      11200      11200
c       length[6]         in63[4]      11200      11200      11200      11200
c       length[7]         in63[4]       9600       9600       9600       9600
c       length[8]         in63[4]       8000       8000       8000       8000
c       length[9]         in63[4]       6400       6400 -2147483648 -2147483648
c              O6         in63[4]       6300       6300 -2147483648 -2147483648
c              O6         in63[4]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]         in63[4]      12700      12700      12700      12700
c counter_reg1_out[1]         in63[4]      12700      12700      12700      12700
c counter_reg1_out[2]         in63[4]      11100      11100      11100      11100
c counter_reg1_out[3]         in63[4]       9500       9500       9500       9500
c counter_reg1_out[4]         in63[4] -2147483648 -2147483648       7900       7900
c       length[5]         in63[5]      12800      12800      12800      12800
c       length[6]         in63[5]      12800      12800      12800      12800
c       length[7]         in63[5]      11200      11200      11200      11200
c       length[8]         in63[5]       9600       9600       9600       9600
c       length[9]         in63[5]       8000       8000       8000       8000
c      length[10]         in63[5]       6400       6400 -2147483648 -2147483648
c              O6         in63[5]       6300       6300 -2147483648 -2147483648
c              O6         in63[5]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]         in63[5]      14300      14300      14300      14300
c counter_reg1_out[1]         in63[5]      14300      14300      14300      14300
c counter_reg1_out[2]         in63[5]      12700      12700      12700      12700
c counter_reg1_out[3]         in63[5]      11100      11100      11100      11100
c counter_reg1_out[4]         in63[5]       9500       9500       9500       9500
c counter_reg1_out[5]         in63[5] -2147483648 -2147483648       7900       7900
c       length[5]         in63[6]      14400      14400      14400      14400
c       length[6]         in63[6]      14400      14400      14400      14400
c       length[7]         in63[6]      12800      12800      12800      12800
c       length[8]         in63[6]      11200      11200      11200      11200
c       length[9]         in63[6]       9600       9600       9600       9600
c      length[10]         in63[6]       8000       8000       8000       8000
c      length[11]         in63[6]       6400       6400 -2147483648 -2147483648
c              O6         in63[6]       6300       6300 -2147483648 -2147483648
c              O6         in63[6]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]         in63[6]      15900      15900      15900      15900
c counter_reg1_out[1]         in63[6]      15900      15900      15900      15900
c counter_reg1_out[2]         in63[6]      14300      14300      14300      14300
c counter_reg1_out[3]         in63[6]      12700      12700      12700      12700
c counter_reg1_out[4]         in63[6]      11100      11100      11100      11100
c counter_reg1_out[5]         in63[6]       9500       9500       9500       9500
c counter_reg1_out[6]         in63[6] -2147483648 -2147483648       7900       7900
c       length[5]         in63[7]      16000      16000      16000      16000
c       length[6]         in63[7]      16000      16000      16000      16000
c       length[7]         in63[7]      14400      14400      14400      14400
c       length[8]         in63[7]      12800      12800      12800      12800
c       length[9]         in63[7]      11200      11200      11200      11200
c      length[10]         in63[7]       9600       9600       9600       9600
c      length[11]         in63[7]       8000       8000       8000       8000
c      length[12]         in63[7]       6400       6400 -2147483648 -2147483648
c              O6         in63[7]       6300       6300 -2147483648 -2147483648
c              O6         in63[7]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]         in63[7]      17500      17500      17500      17500
c counter_reg1_out[1]         in63[7]      17500      17500      17500      17500
c counter_reg1_out[2]         in63[7]      15900      15900      15900      15900
c counter_reg1_out[3]         in63[7]      14300      14300      14300      14300
c counter_reg1_out[4]         in63[7]      12700      12700      12700      12700
c counter_reg1_out[5]         in63[7]      11100      11100      11100      11100
c counter_reg1_out[6]         in63[7]       9500       9500       9500       9500
c counter_reg1_out[7]         in63[7] -2147483648 -2147483648       7900       7900
c       length[5]         in63[8]      17600      17600      17600      17600
c       length[6]         in63[8]      17600      17600      17600      17600
c       length[7]         in63[8]      16000      16000      16000      16000
c       length[8]         in63[8]      14400      14400      14400      14400
c       length[9]         in63[8]      12800      12800      12800      12800
c      length[10]         in63[8]      11200      11200      11200      11200
c      length[11]         in63[8]       9600       9600       9600       9600
c      length[12]         in63[8]       8000       8000       8000       8000
c      length[13]         in63[8]       6400       6400 -2147483648 -2147483648
c              O6         in63[8]       6300       6300 -2147483648 -2147483648
c              O6         in63[8]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]         in63[8]      19100      19100      19100      19100
c counter_reg1_out[1]         in63[8]      19100      19100      19100      19100
c counter_reg1_out[2]         in63[8]      17500      17500      17500      17500
c counter_reg1_out[3]         in63[8]      15900      15900      15900      15900
c counter_reg1_out[4]         in63[8]      14300      14300      14300      14300
c counter_reg1_out[5]         in63[8]      12700      12700      12700      12700
c counter_reg1_out[6]         in63[8]      11100      11100      11100      11100
c counter_reg1_out[7]         in63[8]       9500       9500       9500       9500
c counter_reg1_out[8]         in63[8] -2147483648 -2147483648       7900       7900
c       length[5]         in63[9]      19200      19200      19200      19200
c       length[6]         in63[9]      19200      19200      19200      19200
c       length[7]         in63[9]      17600      17600      17600      17600
c       length[8]         in63[9]      16000      16000      16000      16000
c       length[9]         in63[9]      14400      14400      14400      14400
c      length[10]         in63[9]      12800      12800      12800      12800
c      length[11]         in63[9]      11200      11200      11200      11200
c      length[12]         in63[9]       9600       9600       9600       9600
c      length[13]         in63[9]       8000       8000       8000       8000
c      length[14]         in63[9]       6400       6400 -2147483648 -2147483648
c              O6         in63[9]       6300       6300 -2147483648 -2147483648
c              O6         in63[9]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]         in63[9]      20700      20700      20700      20700
c counter_reg1_out[1]         in63[9]      20700      20700      20700      20700
c counter_reg1_out[2]         in63[9]      19100      19100      19100      19100
c counter_reg1_out[3]         in63[9]      17500      17500      17500      17500
c counter_reg1_out[4]         in63[9]      15900      15900      15900      15900
c counter_reg1_out[5]         in63[9]      14300      14300      14300      14300
c counter_reg1_out[6]         in63[9]      12700      12700      12700      12700
c counter_reg1_out[7]         in63[9]      11100      11100      11100      11100
c counter_reg1_out[8]         in63[9]       9500       9500       9500       9500
c counter_reg1_out[9]         in63[9] -2147483648 -2147483648       7900       7900
c       length[5]        in63[10]      20800      20800      20800      20800
c       length[6]        in63[10]      20800      20800      20800      20800
c       length[7]        in63[10]      19200      19200      19200      19200
c       length[8]        in63[10]      17600      17600      17600      17600
c       length[9]        in63[10]      16000      16000      16000      16000
c      length[10]        in63[10]      14400      14400      14400      14400
c      length[11]        in63[10]      12800      12800      12800      12800
c      length[12]        in63[10]      11200      11200      11200      11200
c      length[13]        in63[10]       9600       9600       9600       9600
c      length[14]        in63[10]       8000       8000       8000       8000
c      length[15]        in63[10]       6400       6400 -2147483648 -2147483648
c              O6        in63[10]       6300       6300 -2147483648 -2147483648
c              O6        in63[10]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]        in63[10]      22300      22300      22300      22300
c counter_reg1_out[1]        in63[10]      22300      22300      22300      22300
c counter_reg1_out[2]        in63[10]      20700      20700      20700      20700
c counter_reg1_out[3]        in63[10]      19100      19100      19100      19100
c counter_reg1_out[4]        in63[10]      17500      17500      17500      17500
c counter_reg1_out[5]        in63[10]      15900      15900      15900      15900
c counter_reg1_out[6]        in63[10]      14300      14300      14300      14300
c counter_reg1_out[7]        in63[10]      12700      12700      12700      12700
c counter_reg1_out[8]        in63[10]      11100      11100      11100      11100
c counter_reg1_out[9]        in63[10]       9500       9500       9500       9500
c counter_reg1_out[10]        in63[10] -2147483648 -2147483648       7900       7900
c       length[5]        in63[11]      20800      20800 -2147483648 -2147483648
c       length[6]        in63[11]      20800      20800 -2147483648 -2147483648
c       length[7]        in63[11]      19200      19200 -2147483648 -2147483648
c       length[8]        in63[11]      17600      17600 -2147483648 -2147483648
c       length[9]        in63[11]      16000      16000 -2147483648 -2147483648
c      length[10]        in63[11]      14400      14400 -2147483648 -2147483648
c      length[11]        in63[11]      12800      12800 -2147483648 -2147483648
c      length[12]        in63[11]      11200      11200 -2147483648 -2147483648
c      length[13]        in63[11]       9600       9600 -2147483648 -2147483648
c      length[14]        in63[11]       8000       8000 -2147483648 -2147483648
c      length[15]        in63[11]       6400       6400 -2147483648 -2147483648
c              O6        in63[11]       6300       6300 -2147483648 -2147483648
c              O6        in63[11]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]        in63[11]      23900      23900      23900      23900
c counter_reg1_out[1]        in63[11]      23900      23900      23900      23900
c counter_reg1_out[2]        in63[11]      22300      22300      22300      22300
c counter_reg1_out[3]        in63[11]      20700      20700      20700      20700
c counter_reg1_out[4]        in63[11]      19100      19100      19100      19100
c counter_reg1_out[5]        in63[11]      17500      17500      17500      17500
c counter_reg1_out[6]        in63[11]      15900      15900      15900      15900
c counter_reg1_out[7]        in63[11]      14300      14300      14300      14300
c counter_reg1_out[8]        in63[11]      12700      12700      12700      12700
c counter_reg1_out[9]        in63[11]      11100      11100      11100      11100
c counter_reg1_out[10]        in63[11]       9500       9500       9500       9500
c counter_reg1_out[11]        in63[11] -2147483648 -2147483648       7900       7900
c       length[5]        in63[12]      20800      20800 -2147483648 -2147483648
c       length[6]        in63[12]      20800      20800 -2147483648 -2147483648
c       length[7]        in63[12]      19200      19200 -2147483648 -2147483648
c       length[8]        in63[12]      17600      17600 -2147483648 -2147483648
c       length[9]        in63[12]      16000      16000 -2147483648 -2147483648
c      length[10]        in63[12]      14400      14400 -2147483648 -2147483648
c      length[11]        in63[12]      12800      12800 -2147483648 -2147483648
c      length[12]        in63[12]      11200      11200 -2147483648 -2147483648
c      length[13]        in63[12]       9600       9600 -2147483648 -2147483648
c      length[14]        in63[12]       8000       8000 -2147483648 -2147483648
c      length[15]        in63[12]       6400       6400 -2147483648 -2147483648
c              O6        in63[12]       6300       6300 -2147483648 -2147483648
c              O6        in63[12]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]        in63[12]      25500      25500      25500      25500
c counter_reg1_out[1]        in63[12]      25500      25500      25500      25500
c counter_reg1_out[2]        in63[12]      23900      23900      23900      23900
c counter_reg1_out[3]        in63[12]      22300      22300      22300      22300
c counter_reg1_out[4]        in63[12]      20700      20700      20700      20700
c counter_reg1_out[5]        in63[12]      19100      19100      19100      19100
c counter_reg1_out[6]        in63[12]      17500      17500      17500      17500
c counter_reg1_out[7]        in63[12]      15900      15900      15900      15900
c counter_reg1_out[8]        in63[12]      14300      14300      14300      14300
c counter_reg1_out[9]        in63[12]      12700      12700      12700      12700
c counter_reg1_out[10]        in63[12]      11100      11100      11100      11100
c counter_reg1_out[11]        in63[12]       9500       9500       9500       9500
c counter_reg1_out[12]        in63[12] -2147483648 -2147483648       7900       7900
c       length[5]        in63[13]      20800      20800 -2147483648 -2147483648
c       length[6]        in63[13]      20800      20800 -2147483648 -2147483648
c       length[7]        in63[13]      19200      19200 -2147483648 -2147483648
c       length[8]        in63[13]      17600      17600 -2147483648 -2147483648
c       length[9]        in63[13]      16000      16000 -2147483648 -2147483648
c      length[10]        in63[13]      14400      14400 -2147483648 -2147483648
c      length[11]        in63[13]      12800      12800 -2147483648 -2147483648
c      length[12]        in63[13]      11200      11200 -2147483648 -2147483648
c      length[13]        in63[13]       9600       9600 -2147483648 -2147483648
c      length[14]        in63[13]       8000       8000 -2147483648 -2147483648
c      length[15]        in63[13]       6400       6400 -2147483648 -2147483648
c              O6        in63[13]       6300       6300 -2147483648 -2147483648
c              O6        in63[13]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]        in63[13]      27100      27100      27100      27100
c counter_reg1_out[1]        in63[13]      27100      27100      27100      27100
c counter_reg1_out[2]        in63[13]      25500      25500      25500      25500
c counter_reg1_out[3]        in63[13]      23900      23900      23900      23900
c counter_reg1_out[4]        in63[13]      22300      22300      22300      22300
c counter_reg1_out[5]        in63[13]      20700      20700      20700      20700
c counter_reg1_out[6]        in63[13]      19100      19100      19100      19100
c counter_reg1_out[7]        in63[13]      17500      17500      17500      17500
c counter_reg1_out[8]        in63[13]      15900      15900      15900      15900
c counter_reg1_out[9]        in63[13]      14300      14300      14300      14300
c counter_reg1_out[10]        in63[13]      12700      12700      12700      12700
c counter_reg1_out[11]        in63[13]      11100      11100      11100      11100
c counter_reg1_out[12]        in63[13]       9500       9500       9500       9500
c counter_reg1_out[13]        in63[13] -2147483648 -2147483648       7900       7900
c       length[5]        in63[14]      20800      20800 -2147483648 -2147483648
c       length[6]        in63[14]      20800      20800 -2147483648 -2147483648
c       length[7]        in63[14]      19200      19200 -2147483648 -2147483648
c       length[8]        in63[14]      17600      17600 -2147483648 -2147483648
c       length[9]        in63[14]      16000      16000 -2147483648 -2147483648
c      length[10]        in63[14]      14400      14400 -2147483648 -2147483648
c      length[11]        in63[14]      12800      12800 -2147483648 -2147483648
c      length[12]        in63[14]      11200      11200 -2147483648 -2147483648
c      length[13]        in63[14]       9600       9600 -2147483648 -2147483648
c      length[14]        in63[14]       8000       8000 -2147483648 -2147483648
c      length[15]        in63[14]       6400       6400 -2147483648 -2147483648
c              O6        in63[14]       6300       6300 -2147483648 -2147483648
c              O6        in63[14]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]        in63[14]      28700      28700      28700      28700
c counter_reg1_out[1]        in63[14]      28700      28700      28700      28700
c counter_reg1_out[2]        in63[14]      27100      27100      27100      27100
c counter_reg1_out[3]        in63[14]      25500      25500      25500      25500
c counter_reg1_out[4]        in63[14]      23900      23900      23900      23900
c counter_reg1_out[5]        in63[14]      22300      22300      22300      22300
c counter_reg1_out[6]        in63[14]      20700      20700      20700      20700
c counter_reg1_out[7]        in63[14]      19100      19100      19100      19100
c counter_reg1_out[8]        in63[14]      17500      17500      17500      17500
c counter_reg1_out[9]        in63[14]      15900      15900      15900      15900
c counter_reg1_out[10]        in63[14]      14300      14300      14300      14300
c counter_reg1_out[11]        in63[14]      12700      12700      12700      12700
c counter_reg1_out[12]        in63[14]      11100      11100      11100      11100
c counter_reg1_out[13]        in63[14]       9500       9500       9500       9500
c counter_reg1_out[14]        in63[14] -2147483648 -2147483648       7900       7900
c       length[5]        in63[15]      20800      20800 -2147483648 -2147483648
c       length[6]        in63[15]      20800      20800 -2147483648 -2147483648
c       length[7]        in63[15]      19200      19200 -2147483648 -2147483648
c       length[8]        in63[15]      17600      17600 -2147483648 -2147483648
c       length[9]        in63[15]      16000      16000 -2147483648 -2147483648
c      length[10]        in63[15]      14400      14400 -2147483648 -2147483648
c      length[11]        in63[15]      12800      12800 -2147483648 -2147483648
c      length[12]        in63[15]      11200      11200 -2147483648 -2147483648
c      length[13]        in63[15]       9600       9600 -2147483648 -2147483648
c      length[14]        in63[15]       8000       8000 -2147483648 -2147483648
c      length[15]        in63[15]       6400       6400 -2147483648 -2147483648
c              O6        in63[15]       6300       6300 -2147483648 -2147483648
c              O6        in63[15]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0]        in63[15]      30300      30300      30300      30300
c counter_reg1_out[1]        in63[15]      30300      30300      30300      30300
c counter_reg1_out[2]        in63[15]      28700      28700      28700      28700
c counter_reg1_out[3]        in63[15]      27100      27100      27100      27100
c counter_reg1_out[4]        in63[15]      25500      25500      25500      25500
c counter_reg1_out[5]        in63[15]      23900      23900      23900      23900
c counter_reg1_out[6]        in63[15]      22300      22300      22300      22300
c counter_reg1_out[7]        in63[15]      20700      20700      20700      20700
c counter_reg1_out[8]        in63[15]      19100      19100      19100      19100
c counter_reg1_out[9]        in63[15]      17500      17500      17500      17500
c counter_reg1_out[10]        in63[15]      15900      15900      15900      15900
c counter_reg1_out[11]        in63[15]      14300      14300      14300      14300
c counter_reg1_out[12]        in63[15]      12700      12700      12700      12700
c counter_reg1_out[13]        in63[15]      11100      11100      11100      11100
c counter_reg1_out[14]        in63[15]       9500       9500       9500       9500
c counter_reg1_out[15]        in63[15] -2147483648 -2147483648       7900       7900
c counter_reg1_out[0]         in62[0]       4800       4800 -2147483648 -2147483648
c              O2         in62[0]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]         in62[1] -2147483648 -2147483648       4800       4800
c counter_reg1_out[1]         in62[1] -2147483648 -2147483648       4800       4800
c              O2         in62[1]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]         in62[2]       6400       6400       6400       6400
c counter_reg1_out[1]         in62[2]       6400       6400       6400       6400
c counter_reg1_out[2]         in62[2] -2147483648 -2147483648       4800       4800
c              O2         in62[2]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]         in62[3]       8000       8000       8000       8000
c counter_reg1_out[1]         in62[3]       8000       8000       8000       8000
c counter_reg1_out[2]         in62[3]       6400       6400       6400       6400
c counter_reg1_out[3]         in62[3] -2147483648 -2147483648       4800       4800
c              O2         in62[3]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]         in62[4]       9600       9600       9600       9600
c counter_reg1_out[1]         in62[4]       9600       9600       9600       9600
c counter_reg1_out[2]         in62[4]       8000       8000       8000       8000
c counter_reg1_out[3]         in62[4]       6400       6400       6400       6400
c counter_reg1_out[4]         in62[4] -2147483648 -2147483648       4800       4800
c              O2         in62[4]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]         in62[5]      11200      11200      11200      11200
c counter_reg1_out[1]         in62[5]      11200      11200      11200      11200
c counter_reg1_out[2]         in62[5]       9600       9600       9600       9600
c counter_reg1_out[3]         in62[5]       8000       8000       8000       8000
c counter_reg1_out[4]         in62[5]       6400       6400       6400       6400
c counter_reg1_out[5]         in62[5] -2147483648 -2147483648       4800       4800
c              O2         in62[5]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]         in62[6]      12800      12800      12800      12800
c counter_reg1_out[1]         in62[6]      12800      12800      12800      12800
c counter_reg1_out[2]         in62[6]      11200      11200      11200      11200
c counter_reg1_out[3]         in62[6]       9600       9600       9600       9600
c counter_reg1_out[4]         in62[6]       8000       8000       8000       8000
c counter_reg1_out[5]         in62[6]       6400       6400       6400       6400
c counter_reg1_out[6]         in62[6] -2147483648 -2147483648       4800       4800
c              O2         in62[6]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]         in62[7]      14400      14400      14400      14400
c counter_reg1_out[1]         in62[7]      14400      14400      14400      14400
c counter_reg1_out[2]         in62[7]      12800      12800      12800      12800
c counter_reg1_out[3]         in62[7]      11200      11200      11200      11200
c counter_reg1_out[4]         in62[7]       9600       9600       9600       9600
c counter_reg1_out[5]         in62[7]       8000       8000       8000       8000
c counter_reg1_out[6]         in62[7]       6400       6400       6400       6400
c counter_reg1_out[7]         in62[7] -2147483648 -2147483648       4800       4800
c              O2         in62[7]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]         in62[8]      16000      16000      16000      16000
c counter_reg1_out[1]         in62[8]      16000      16000      16000      16000
c counter_reg1_out[2]         in62[8]      14400      14400      14400      14400
c counter_reg1_out[3]         in62[8]      12800      12800      12800      12800
c counter_reg1_out[4]         in62[8]      11200      11200      11200      11200
c counter_reg1_out[5]         in62[8]       9600       9600       9600       9600
c counter_reg1_out[6]         in62[8]       8000       8000       8000       8000
c counter_reg1_out[7]         in62[8]       6400       6400       6400       6400
c counter_reg1_out[8]         in62[8] -2147483648 -2147483648       4800       4800
c              O2         in62[8]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]         in62[9]      17600      17600      17600      17600
c counter_reg1_out[1]         in62[9]      17600      17600      17600      17600
c counter_reg1_out[2]         in62[9]      16000      16000      16000      16000
c counter_reg1_out[3]         in62[9]      14400      14400      14400      14400
c counter_reg1_out[4]         in62[9]      12800      12800      12800      12800
c counter_reg1_out[5]         in62[9]      11200      11200      11200      11200
c counter_reg1_out[6]         in62[9]       9600       9600       9600       9600
c counter_reg1_out[7]         in62[9]       8000       8000       8000       8000
c counter_reg1_out[8]         in62[9]       6400       6400       6400       6400
c counter_reg1_out[9]         in62[9] -2147483648 -2147483648       4800       4800
c              O2         in62[9]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]        in62[10]      19200      19200      19200      19200
c counter_reg1_out[1]        in62[10]      19200      19200      19200      19200
c counter_reg1_out[2]        in62[10]      17600      17600      17600      17600
c counter_reg1_out[3]        in62[10]      16000      16000      16000      16000
c counter_reg1_out[4]        in62[10]      14400      14400      14400      14400
c counter_reg1_out[5]        in62[10]      12800      12800      12800      12800
c counter_reg1_out[6]        in62[10]      11200      11200      11200      11200
c counter_reg1_out[7]        in62[10]       9600       9600       9600       9600
c counter_reg1_out[8]        in62[10]       8000       8000       8000       8000
c counter_reg1_out[9]        in62[10]       6400       6400       6400       6400
c counter_reg1_out[10]        in62[10] -2147483648 -2147483648       4800       4800
c              O2        in62[10]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]        in62[11]      20800      20800      20800      20800
c counter_reg1_out[1]        in62[11]      20800      20800      20800      20800
c counter_reg1_out[2]        in62[11]      19200      19200      19200      19200
c counter_reg1_out[3]        in62[11]      17600      17600      17600      17600
c counter_reg1_out[4]        in62[11]      16000      16000      16000      16000
c counter_reg1_out[5]        in62[11]      14400      14400      14400      14400
c counter_reg1_out[6]        in62[11]      12800      12800      12800      12800
c counter_reg1_out[7]        in62[11]      11200      11200      11200      11200
c counter_reg1_out[8]        in62[11]       9600       9600       9600       9600
c counter_reg1_out[9]        in62[11]       8000       8000       8000       8000
c counter_reg1_out[10]        in62[11]       6400       6400       6400       6400
c counter_reg1_out[11]        in62[11] -2147483648 -2147483648       4800       4800
c              O2        in62[11]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]        in62[12]      22400      22400      22400      22400
c counter_reg1_out[1]        in62[12]      22400      22400      22400      22400
c counter_reg1_out[2]        in62[12]      20800      20800      20800      20800
c counter_reg1_out[3]        in62[12]      19200      19200      19200      19200
c counter_reg1_out[4]        in62[12]      17600      17600      17600      17600
c counter_reg1_out[5]        in62[12]      16000      16000      16000      16000
c counter_reg1_out[6]        in62[12]      14400      14400      14400      14400
c counter_reg1_out[7]        in62[12]      12800      12800      12800      12800
c counter_reg1_out[8]        in62[12]      11200      11200      11200      11200
c counter_reg1_out[9]        in62[12]       9600       9600       9600       9600
c counter_reg1_out[10]        in62[12]       8000       8000       8000       8000
c counter_reg1_out[11]        in62[12]       6400       6400       6400       6400
c counter_reg1_out[12]        in62[12] -2147483648 -2147483648       4800       4800
c              O2        in62[12]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]        in62[13]      24000      24000      24000      24000
c counter_reg1_out[1]        in62[13]      24000      24000      24000      24000
c counter_reg1_out[2]        in62[13]      22400      22400      22400      22400
c counter_reg1_out[3]        in62[13]      20800      20800      20800      20800
c counter_reg1_out[4]        in62[13]      19200      19200      19200      19200
c counter_reg1_out[5]        in62[13]      17600      17600      17600      17600
c counter_reg1_out[6]        in62[13]      16000      16000      16000      16000
c counter_reg1_out[7]        in62[13]      14400      14400      14400      14400
c counter_reg1_out[8]        in62[13]      12800      12800      12800      12800
c counter_reg1_out[9]        in62[13]      11200      11200      11200      11200
c counter_reg1_out[10]        in62[13]       9600       9600       9600       9600
c counter_reg1_out[11]        in62[13]       8000       8000       8000       8000
c counter_reg1_out[12]        in62[13]       6400       6400       6400       6400
c counter_reg1_out[13]        in62[13] -2147483648 -2147483648       4800       4800
c              O2        in62[13]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]        in62[14]      25600      25600      25600      25600
c counter_reg1_out[1]        in62[14]      25600      25600      25600      25600
c counter_reg1_out[2]        in62[14]      24000      24000      24000      24000
c counter_reg1_out[3]        in62[14]      22400      22400      22400      22400
c counter_reg1_out[4]        in62[14]      20800      20800      20800      20800
c counter_reg1_out[5]        in62[14]      19200      19200      19200      19200
c counter_reg1_out[6]        in62[14]      17600      17600      17600      17600
c counter_reg1_out[7]        in62[14]      16000      16000      16000      16000
c counter_reg1_out[8]        in62[14]      14400      14400      14400      14400
c counter_reg1_out[9]        in62[14]      12800      12800      12800      12800
c counter_reg1_out[10]        in62[14]      11200      11200      11200      11200
c counter_reg1_out[11]        in62[14]       9600       9600       9600       9600
c counter_reg1_out[12]        in62[14]       8000       8000       8000       8000
c counter_reg1_out[13]        in62[14]       6400       6400       6400       6400
c counter_reg1_out[14]        in62[14] -2147483648 -2147483648       4800       4800
c              O2        in62[14]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0]        in62[15]      27200      27200      27200      27200
c counter_reg1_out[1]        in62[15]      27200      27200      27200      27200
c counter_reg1_out[2]        in62[15]      25600      25600      25600      25600
c counter_reg1_out[3]        in62[15]      24000      24000      24000      24000
c counter_reg1_out[4]        in62[15]      22400      22400      22400      22400
c counter_reg1_out[5]        in62[15]      20800      20800      20800      20800
c counter_reg1_out[6]        in62[15]      19200      19200      19200      19200
c counter_reg1_out[7]        in62[15]      17600      17600      17600      17600
c counter_reg1_out[8]        in62[15]      16000      16000      16000      16000
c counter_reg1_out[9]        in62[15]      14400      14400      14400      14400
c counter_reg1_out[10]        in62[15]      12800      12800      12800      12800
c counter_reg1_out[11]        in62[15]      11200      11200      11200      11200
c counter_reg1_out[12]        in62[15]       9600       9600       9600       9600
c counter_reg1_out[13]        in62[15]       8000       8000       8000       8000
c counter_reg1_out[14]        in62[15]       6400       6400       6400       6400
c counter_reg1_out[15]        in62[15] -2147483648 -2147483648       4800       4800
c              O2        in62[15]       4800       4800 -2147483648 -2147483648
t         clk_sys pkt_chid_out[0]        790 -2147483648 -2147483648        790
t         clk_sys pkt_chid_out[1]        790 -2147483648 -2147483648        790
c           out58              O5       9600       9600 -2147483648 -2147483648
c       enable[0]              O5       4850       4850 -2147483648 -2147483648
c       enable[1]              O5       6350       6350 -2147483648 -2147483648
c       enable[2]              O5       8000       8000 -2147483648 -2147483648
c       enable[3]              O5       9600       9600 -2147483648 -2147483648
c       length[0] payload_reg1[0]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[0] payload_reg1[0]          0          0 -2147483648 -2147483648
c       length[0] payload_reg1[1]       6300       6300 -2147483648 -2147483648
c       length[1] payload_reg1[1]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0] payload_reg1[1]       1600       1600 -2147483648 -2147483648
c counter_reg1_out[1] payload_reg1[1]       1600       1600       1600       1600
c       length[0] payload_reg1[2]      11100      11100 -2147483648 -2147483648
c       length[1] payload_reg1[2] -2147483648 -2147483648       9500       9500
c       length[2] payload_reg1[2]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0] payload_reg1[2]       6400       6400 -2147483648 -2147483648
c counter_reg1_out[1] payload_reg1[2]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[2] payload_reg1[2]       1600       1600       1600       1600
c       length[0] payload_reg1[3]      15900      15900 -2147483648 -2147483648
c       length[1] payload_reg1[3] -2147483648 -2147483648      14300      14300
c       length[2] payload_reg1[3] -2147483648 -2147483648       9500       9500
c       length[3] payload_reg1[3]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0] payload_reg1[3]      11200      11200 -2147483648 -2147483648
c counter_reg1_out[1] payload_reg1[3]       9600       9600 -2147483648 -2147483648
c counter_reg1_out[2] payload_reg1[3]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[3] payload_reg1[3]       1600       1600       1600       1600
c       length[0] payload_reg1[4]      20700      20700 -2147483648 -2147483648
c       length[1] payload_reg1[4] -2147483648 -2147483648      19100      19100
c       length[2] payload_reg1[4] -2147483648 -2147483648      14300      14300
c       length[3] payload_reg1[4] -2147483648 -2147483648       9500       9500
c       length[4] payload_reg1[4]       6300       6300 -2147483648 -2147483648
c counter_reg1_out[0] payload_reg1[4]      16000      16000 -2147483648 -2147483648
c counter_reg1_out[1] payload_reg1[4]      14400      14400 -2147483648 -2147483648
c counter_reg1_out[2] payload_reg1[4]       9600       9600 -2147483648 -2147483648
c counter_reg1_out[3] payload_reg1[4]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[4] payload_reg1[4]       6300       6300 -2147483648 -2147483648
c       length[0] payload_reg1[5]      25500      25500 -2147483648 -2147483648
c       length[1] payload_reg1[5] -2147483648 -2147483648      23900      23900
c       length[2] payload_reg1[5] -2147483648 -2147483648      19100      19100
c       length[3] payload_reg1[5] -2147483648 -2147483648      14300      14300
c       length[4] payload_reg1[5] -2147483648 -2147483648       9500       9500
c       length[5] payload_reg1[5]       6400       6400       6400       6400
c counter_reg1_out[0] payload_reg1[5]      20800      20800 -2147483648 -2147483648
c counter_reg1_out[1] payload_reg1[5]      19200      19200 -2147483648 -2147483648
c counter_reg1_out[2] payload_reg1[5]      14400      14400 -2147483648 -2147483648
c counter_reg1_out[3] payload_reg1[5]       9600       9600 -2147483648 -2147483648
c counter_reg1_out[4] payload_reg1[5] -2147483648 -2147483648       9500       9500
c counter_reg1_out[5] payload_reg1[5]       1700       1700       1700       1700
c       length[0] payload_reg1[6]      30300      30300 -2147483648 -2147483648
c       length[1] payload_reg1[6] -2147483648 -2147483648      28700      28700
c       length[2] payload_reg1[6] -2147483648 -2147483648      23900      23900
c       length[3] payload_reg1[6] -2147483648 -2147483648      19100      19100
c       length[4] payload_reg1[6] -2147483648 -2147483648      14300      14300
c       length[5] payload_reg1[6] -2147483648 -2147483648       9600       9600
c       length[6] payload_reg1[6]       6400       6400       6400       6400
c counter_reg1_out[0] payload_reg1[6]      25600      25600 -2147483648 -2147483648
c counter_reg1_out[1] payload_reg1[6]      24000      24000 -2147483648 -2147483648
c counter_reg1_out[2] payload_reg1[6]      19200      19200 -2147483648 -2147483648
c counter_reg1_out[3] payload_reg1[6]      14400      14400 -2147483648 -2147483648
c counter_reg1_out[4] payload_reg1[6]       4800       4800 -2147483648 -2147483648
c counter_reg1_out[4] payload_reg1[6] -2147483648 -2147483648      14300      14300
c counter_reg1_out[5] payload_reg1[6]       4900       4900       4900       4900
c counter_reg1_out[6] payload_reg1[6]       1700       1700       1700       1700
c       length[0] payload_reg1[7]      35100      35100 -2147483648 -2147483648
c       length[1] payload_reg1[7] -2147483648 -2147483648      33500      33500
c       length[2] payload_reg1[7] -2147483648 -2147483648      28700      28700
c       length[3] payload_reg1[7] -2147483648 -2147483648      23900      23900
c       length[4] payload_reg1[7] -2147483648 -2147483648      19100      19100
c       length[5] payload_reg1[7] -2147483648 -2147483648      14400      14400
c       length[6] payload_reg1[7] -2147483648 -2147483648       9600       9600
c       length[7] payload_reg1[7]       6400       6400       6400       6400
c counter_reg1_out[0] payload_reg1[7]      30400      30400 -2147483648 -2147483648
c counter_reg1_out[1] payload_reg1[7]      28800      28800 -2147483648 -2147483648
c counter_reg1_out[2] payload_reg1[7]      24000      24000 -2147483648 -2147483648
c counter_reg1_out[3] payload_reg1[7]      19200      19200 -2147483648 -2147483648
c counter_reg1_out[4] payload_reg1[7] -2147483648 -2147483648      19100      19100
c counter_reg1_out[4] payload_reg1[7]       9600       9600 -2147483648 -2147483648
c counter_reg1_out[5] payload_reg1[7]       9700       9700       9700       9700
c counter_reg1_out[6] payload_reg1[7]       4900       4900       4900       4900
c counter_reg1_out[7] payload_reg1[7]       1700       1700       1700       1700
c           out48              O4       9600       9600 -2147483648 -2147483648
c       enable[0]              O4       4850       4850 -2147483648 -2147483648
c       enable[1]              O4       6350       6350 -2147483648 -2147483648
c       enable[2]              O4       8000       8000 -2147483648 -2147483648
c       enable[3]              O4       9600       9600 -2147483648 -2147483648
s         clk_sys              O4       1400 -2147483648 -2147483648       1400
