import "primitives/core.futil";

component main() -> () {
  cells {
    reg0 = std_const(32, 2);
    reg1 = std_reg(32);
  }

  wires {
    group move {
      reg1.write_en = 1'd1;
      reg1.in = reg0.out;

      move[done] = reg1.done;
    }
  }

  control {
    seq {
      move;
    }
  }
}