
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Fri Jul  5 01:41:54 2024
| Design       : top_module
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                            
*******************************************************************************************************************************************
                                                                                    Clock   Non-clock                                      
 Clock                               Period       Waveform            Type          Loads       Loads  Sources                             
-------------------------------------------------------------------------------------------------------------------------------------------
 top_module|sys_clk                  1000.0000    {0.0000 500.0000}   Declared          0           0  {sys_clk}                           
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1  1000.0000    {0.0000 500.0000}   Declared        425           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1} 
===========================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_module|sys_clk                        
 Inferred_clock_group_1        asynchronous               pll_clk|u_pll_clk/u_pll_e3/CLKOUT1        
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                             1.0000 MHz     93.9673 MHz      1000.0000        10.6420        494.679
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                   494.679       0.000              0           1654
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                     0.129       0.000              0           1654
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1                498.862       0.000              0            425
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                   496.233       0.000              0           1654
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                     0.112       0.000              0           1654
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1                499.090       0.000              0            425
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_spi_drive/data_buffer[0]/opit_0_inv_L5Q_perm/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.138
  Launch Clock Delay      :  2.624
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
 PLL_122_55/CLK_OUT1                                     0.000     500.000 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552     500.552         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000     500.552 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      2.072     502.624         ntclkbufg_0      
 CLMA_70_32/CLK                                                            f       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_70_32/Q3                     tco                   0.319     502.943 r       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.720     503.663         u_spi_drive/bit_cnt [8]
 CLMS_78_57/Y1                     td                    0.468     504.131 r       u_spi_drive/N69_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.548     504.679         u_spi_drive/_N574
 CLMA_78_56/Y1                     td                    0.460     505.139 r       u_spi_drive/N69_mux23_20/gateop_perm/Z
                                   net (fanout=3)        0.263     505.402         u_spi_drive/N69  
 CLMA_78_56/Y0                     td                    0.210     505.612 r       u_spi_drive/N55_1/gateop_perm/Z
                                   net (fanout=2)        0.258     505.870         u_spi_drive/N280 
 CLMA_78_56/Y3                     td                    0.287     506.157 r       u_spi_drive/N225_1/gateop_perm/Z
                                   net (fanout=9)        0.258     506.415         u_spi_drive/N302 
 CLMA_78_56/Y2                     td                    0.196     506.611 f       u_spi_drive/N225/gateop_perm/Z
                                   net (fanout=8)        0.422     507.033         u_spi_drive/N225 
 CLMS_66_53/CE                                                             f       u_spi_drive/data_buffer[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                 507.033         Logic Levels: 5  
                                                                                   Logic: 1.940ns(44.001%), Route: 2.469ns(55.999%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446    1000.446         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.692    1002.138         ntclkbufg_0      
 CLMS_66_53/CLK                                                            r       u_spi_drive/data_buffer[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.341    1002.479                          
 clock uncertainty                                      -0.150    1002.329                          

 Setup time                                             -0.617    1001.712                          

 Data required time                                               1001.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.712                          
 Data arrival time                                                 507.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       494.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_spi_drive/data_buffer[1]/opit_0_inv_L5Q_perm/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.138
  Launch Clock Delay      :  2.624
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
 PLL_122_55/CLK_OUT1                                     0.000     500.000 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552     500.552         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000     500.552 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      2.072     502.624         ntclkbufg_0      
 CLMA_70_32/CLK                                                            f       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_70_32/Q3                     tco                   0.319     502.943 r       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.720     503.663         u_spi_drive/bit_cnt [8]
 CLMS_78_57/Y1                     td                    0.468     504.131 r       u_spi_drive/N69_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.548     504.679         u_spi_drive/_N574
 CLMA_78_56/Y1                     td                    0.460     505.139 r       u_spi_drive/N69_mux23_20/gateop_perm/Z
                                   net (fanout=3)        0.263     505.402         u_spi_drive/N69  
 CLMA_78_56/Y0                     td                    0.210     505.612 r       u_spi_drive/N55_1/gateop_perm/Z
                                   net (fanout=2)        0.258     505.870         u_spi_drive/N280 
 CLMA_78_56/Y3                     td                    0.287     506.157 r       u_spi_drive/N225_1/gateop_perm/Z
                                   net (fanout=9)        0.258     506.415         u_spi_drive/N302 
 CLMA_78_56/Y2                     td                    0.196     506.611 f       u_spi_drive/N225/gateop_perm/Z
                                   net (fanout=8)        0.422     507.033         u_spi_drive/N225 
 CLMA_66_52/CE                                                             f       u_spi_drive/data_buffer[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                 507.033         Logic Levels: 5  
                                                                                   Logic: 1.940ns(44.001%), Route: 2.469ns(55.999%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446    1000.446         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.692    1002.138         ntclkbufg_0      
 CLMA_66_52/CLK                                                            r       u_spi_drive/data_buffer[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.341    1002.479                          
 clock uncertainty                                      -0.150    1002.329                          

 Setup time                                             -0.617    1001.712                          

 Data required time                                               1001.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.712                          
 Data arrival time                                                 507.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       494.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_spi_drive/data_buffer[2]/opit_0_inv_L5Q_perm/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.138
  Launch Clock Delay      :  2.624
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
 PLL_122_55/CLK_OUT1                                     0.000     500.000 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552     500.552         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000     500.552 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      2.072     502.624         ntclkbufg_0      
 CLMA_70_32/CLK                                                            f       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_70_32/Q3                     tco                   0.319     502.943 r       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.720     503.663         u_spi_drive/bit_cnt [8]
 CLMS_78_57/Y1                     td                    0.468     504.131 r       u_spi_drive/N69_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.548     504.679         u_spi_drive/_N574
 CLMA_78_56/Y1                     td                    0.460     505.139 r       u_spi_drive/N69_mux23_20/gateop_perm/Z
                                   net (fanout=3)        0.263     505.402         u_spi_drive/N69  
 CLMA_78_56/Y0                     td                    0.210     505.612 r       u_spi_drive/N55_1/gateop_perm/Z
                                   net (fanout=2)        0.258     505.870         u_spi_drive/N280 
 CLMA_78_56/Y3                     td                    0.287     506.157 r       u_spi_drive/N225_1/gateop_perm/Z
                                   net (fanout=9)        0.258     506.415         u_spi_drive/N302 
 CLMA_78_56/Y2                     td                    0.196     506.611 f       u_spi_drive/N225/gateop_perm/Z
                                   net (fanout=8)        0.422     507.033         u_spi_drive/N225 
 CLMA_66_52/CE                                                             f       u_spi_drive/data_buffer[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                 507.033         Logic Levels: 5  
                                                                                   Logic: 1.940ns(44.001%), Route: 2.469ns(55.999%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446    1000.446         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.692    1002.138         ntclkbufg_0      
 CLMA_66_52/CLK                                                            r       u_spi_drive/data_buffer[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.341    1002.479                          
 clock uncertainty                                      -0.150    1002.329                          

 Setup time                                             -0.617    1001.712                          

 Data required time                                               1001.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.712                          
 Data arrival time                                                 507.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       494.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.571
  Launch Clock Delay      :  2.145
  Clock Pessimism Removal :  -0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       0.446         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.699       2.145         ntclkbufg_0      
 CLMA_50_52/CLK                                                            r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_50_52/Q2                     tco                   0.224       2.369 f       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.217       2.586         u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [6]
 DRM_54_44/ADA0[9]                                                         f       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]

 Data arrival time                                                   2.586         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       0.543         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      2.028       2.571         ntclkbufg_0      
 DRM_54_44/CLKA[0]                                                         r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.324       2.247                          
 clock uncertainty                                       0.000       2.247                          

 Hold time                                               0.210       2.457                          

 Data required time                                                  2.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.457                          
 Data arrival time                                                   2.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.129                          
====================================================================================================

====================================================================================================

Startpoint  : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[11]
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.134
  Clock Pessimism Removal :  -0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       0.446         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.688       2.134         ntclkbufg_0      
 CLMA_62_53/CLK                                                            r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_62_53/Q0                     tco                   0.226       2.360 r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.248       2.608         u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [8]
 DRM_54_44/ADB0[11]                                                        r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[11]

 Data arrival time                                                   2.608         Logic Levels: 0  
                                                                                   Logic: 0.226ns(47.679%), Route: 0.248ns(52.321%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       0.543         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      2.045       2.588         ntclkbufg_0      
 DRM_54_44/CLKB[0]                                                         r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 clock pessimism                                        -0.324       2.264                          
 clock uncertainty                                       0.000       2.264                          

 Hold time                                               0.140       2.404                          

 Data required time                                                  2.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.404                          
 Data arrival time                                                   2.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[10]
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.571
  Launch Clock Delay      :  2.145
  Clock Pessimism Removal :  -0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       0.446         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.699       2.145         ntclkbufg_0      
 CLMA_50_52/CLK                                                            r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_50_52/Q3                     tco                   0.221       2.366 f       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.323       2.689         u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [7]
 DRM_54_44/ADA0[10]                                                        f       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[10]

 Data arrival time                                                   2.689         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.625%), Route: 0.323ns(59.375%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       0.543         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      2.028       2.571         ntclkbufg_0      
 DRM_54_44/CLKA[0]                                                         r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.324       2.247                          
 clock uncertainty                                       0.000       2.247                          

 Hold time                                               0.210       2.457                          

 Data required time                                                  2.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.457                          
 Data arrival time                                                   2.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_force_trig/force_trig_cnt[30]/opit_0_inv_A2Q21/CE
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=233)      2.768       4.460         nt_sys_rst_n     
 CLMA_102_72/Y3                    td                    0.287       4.747 r       u_force_trig/N97[1]/gateop_perm/Z
                                   net (fanout=3)        0.551       5.298         u_force_trig/force_trig_max [6]
                                   td                    0.477       5.775 f       u_force_trig/N9_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.775         u_force_trig/N9_1.co [2]
 CLMA_102_77/COUT                  td                    0.058       5.833 r       u_force_trig/N9_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.833         u_force_trig/N9_1.co [4]
                                   td                    0.058       5.891 r       u_force_trig/N9_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.891         u_force_trig/N9_1.co [6]
 CLMA_102_81/COUT                  td                    0.058       5.949 r       u_force_trig/N9_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.949         u_force_trig/N9_1.co [8]
                                   td                    0.058       6.007 r       u_force_trig/N9_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.007         u_force_trig/N9_1.co [10]
 CLMA_102_85/COUT                  td                    0.058       6.065 r       u_force_trig/N9_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.065         u_force_trig/N9_1.co [12]
                                   td                    0.058       6.123 r       u_force_trig/N9_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.123         u_force_trig/N9_1.co [14]
 CLMA_102_89/COUT                  td                    0.058       6.181 r       u_force_trig/N9_1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.181         u_force_trig/N9_1.co [16]
                                   td                    0.058       6.239 r       u_force_trig/N9_1.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.239         u_force_trig/N9_1.co [18]
 CLMA_102_93/Y3                    td                    0.501       6.740 r       u_force_trig/N9_1.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        0.690       7.430         u_force_trig/N9 [25]
 CLMS_110_89/COUT                  td                    0.507       7.937 r       u_force_trig/N10.lt_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.937         u_force_trig/N10.co [24]
                                   td                    0.058       7.995 r       u_force_trig/N10.lt_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.995         u_force_trig/N10.co [28]
 CLMS_110_93/Y2                    td                    0.158       8.153 r       u_force_trig/N10.lt_15/gateop_perm/Y
                                   net (fanout=34)       0.610       8.763         _N5              
 CLMS_98_85/Y0                     td                    0.210       8.973 r       u_force_trig/N125/gateop_perm/Z
                                   net (fanout=4)        0.595       9.568         u_force_trig/N125
 CLMA_110_72/CECO                  td                    0.184       9.752 r       u_force_trig/force_trig_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.752         ntR113           
 CLMA_110_76/CECO                  td                    0.184       9.936 r       u_force_trig/force_trig_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.936         ntR112           
 CLMA_110_80/CECO                  td                    0.184      10.120 r       u_force_trig/force_trig_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.120         ntR111           
 CLMA_110_84/CECO                  td                    0.184      10.304 r       u_force_trig/force_trig_cnt[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.304         ntR110           
 CLMA_110_88/CECO                  td                    0.184      10.488 r       u_force_trig/force_trig_cnt[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.488         ntR109           
 CLMA_110_92/CECO                  td                    0.184      10.672 r       u_force_trig/force_trig_cnt[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.672         ntR108           
 CLMA_110_96/CECO                  td                    0.184      10.856 r       u_force_trig/force_trig_cnt[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.856         ntR107           
 CLMA_110_100/CECI                                                         r       u_force_trig/force_trig_cnt[30]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  10.856         Logic Levels: 18 
                                                                                   Logic: 5.590ns(51.492%), Route: 5.266ns(48.508%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_force_trig/force_trig_cnt[31]/opit_0_inv_AQ_perm/CE
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=233)      2.768       4.460         nt_sys_rst_n     
 CLMA_102_72/Y3                    td                    0.287       4.747 r       u_force_trig/N97[1]/gateop_perm/Z
                                   net (fanout=3)        0.551       5.298         u_force_trig/force_trig_max [6]
                                   td                    0.477       5.775 f       u_force_trig/N9_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.775         u_force_trig/N9_1.co [2]
 CLMA_102_77/COUT                  td                    0.058       5.833 r       u_force_trig/N9_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.833         u_force_trig/N9_1.co [4]
                                   td                    0.058       5.891 r       u_force_trig/N9_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.891         u_force_trig/N9_1.co [6]
 CLMA_102_81/COUT                  td                    0.058       5.949 r       u_force_trig/N9_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.949         u_force_trig/N9_1.co [8]
                                   td                    0.058       6.007 r       u_force_trig/N9_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.007         u_force_trig/N9_1.co [10]
 CLMA_102_85/COUT                  td                    0.058       6.065 r       u_force_trig/N9_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.065         u_force_trig/N9_1.co [12]
                                   td                    0.058       6.123 r       u_force_trig/N9_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.123         u_force_trig/N9_1.co [14]
 CLMA_102_89/COUT                  td                    0.058       6.181 r       u_force_trig/N9_1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.181         u_force_trig/N9_1.co [16]
                                   td                    0.058       6.239 r       u_force_trig/N9_1.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.239         u_force_trig/N9_1.co [18]
 CLMA_102_93/Y3                    td                    0.501       6.740 r       u_force_trig/N9_1.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        0.690       7.430         u_force_trig/N9 [25]
 CLMS_110_89/COUT                  td                    0.507       7.937 r       u_force_trig/N10.lt_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.937         u_force_trig/N10.co [24]
                                   td                    0.058       7.995 r       u_force_trig/N10.lt_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.995         u_force_trig/N10.co [28]
 CLMS_110_93/Y2                    td                    0.158       8.153 r       u_force_trig/N10.lt_15/gateop_perm/Y
                                   net (fanout=34)       0.610       8.763         _N5              
 CLMS_98_85/Y0                     td                    0.210       8.973 r       u_force_trig/N125/gateop_perm/Z
                                   net (fanout=4)        0.595       9.568         u_force_trig/N125
 CLMA_110_72/CECO                  td                    0.184       9.752 r       u_force_trig/force_trig_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.752         ntR113           
 CLMA_110_76/CECO                  td                    0.184       9.936 r       u_force_trig/force_trig_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.936         ntR112           
 CLMA_110_80/CECO                  td                    0.184      10.120 r       u_force_trig/force_trig_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.120         ntR111           
 CLMA_110_84/CECO                  td                    0.184      10.304 r       u_force_trig/force_trig_cnt[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.304         ntR110           
 CLMA_110_88/CECO                  td                    0.184      10.488 r       u_force_trig/force_trig_cnt[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.488         ntR109           
 CLMA_110_92/CECO                  td                    0.184      10.672 r       u_force_trig/force_trig_cnt[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.672         ntR108           
 CLMA_110_96/CECO                  td                    0.184      10.856 r       u_force_trig/force_trig_cnt[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.856         ntR107           
 CLMA_110_100/CECI                                                         r       u_force_trig/force_trig_cnt[31]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  10.856         Logic Levels: 18 
                                                                                   Logic: 5.590ns(51.492%), Route: 5.266ns(48.508%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_force_trig/force_trig_cnt[26]/opit_0_inv_A2Q21/CE
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=233)      2.768       4.460         nt_sys_rst_n     
 CLMA_102_72/Y3                    td                    0.287       4.747 r       u_force_trig/N97[1]/gateop_perm/Z
                                   net (fanout=3)        0.551       5.298         u_force_trig/force_trig_max [6]
                                   td                    0.477       5.775 f       u_force_trig/N9_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.775         u_force_trig/N9_1.co [2]
 CLMA_102_77/COUT                  td                    0.058       5.833 r       u_force_trig/N9_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.833         u_force_trig/N9_1.co [4]
                                   td                    0.058       5.891 r       u_force_trig/N9_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.891         u_force_trig/N9_1.co [6]
 CLMA_102_81/COUT                  td                    0.058       5.949 r       u_force_trig/N9_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.949         u_force_trig/N9_1.co [8]
                                   td                    0.058       6.007 r       u_force_trig/N9_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.007         u_force_trig/N9_1.co [10]
 CLMA_102_85/COUT                  td                    0.058       6.065 r       u_force_trig/N9_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.065         u_force_trig/N9_1.co [12]
                                   td                    0.058       6.123 r       u_force_trig/N9_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.123         u_force_trig/N9_1.co [14]
 CLMA_102_89/COUT                  td                    0.058       6.181 r       u_force_trig/N9_1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.181         u_force_trig/N9_1.co [16]
                                   td                    0.058       6.239 r       u_force_trig/N9_1.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.239         u_force_trig/N9_1.co [18]
 CLMA_102_93/Y3                    td                    0.501       6.740 r       u_force_trig/N9_1.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        0.690       7.430         u_force_trig/N9 [25]
 CLMS_110_89/COUT                  td                    0.507       7.937 r       u_force_trig/N10.lt_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.937         u_force_trig/N10.co [24]
                                   td                    0.058       7.995 r       u_force_trig/N10.lt_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.995         u_force_trig/N10.co [28]
 CLMS_110_93/Y2                    td                    0.158       8.153 r       u_force_trig/N10.lt_15/gateop_perm/Y
                                   net (fanout=34)       0.610       8.763         _N5              
 CLMS_98_85/Y0                     td                    0.210       8.973 r       u_force_trig/N125/gateop_perm/Z
                                   net (fanout=4)        0.595       9.568         u_force_trig/N125
 CLMA_110_72/CECO                  td                    0.184       9.752 r       u_force_trig/force_trig_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.752         ntR113           
 CLMA_110_76/CECO                  td                    0.184       9.936 r       u_force_trig/force_trig_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.936         ntR112           
 CLMA_110_80/CECO                  td                    0.184      10.120 r       u_force_trig/force_trig_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.120         ntR111           
 CLMA_110_84/CECO                  td                    0.184      10.304 r       u_force_trig/force_trig_cnt[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.304         ntR110           
 CLMA_110_88/CECO                  td                    0.184      10.488 r       u_force_trig/force_trig_cnt[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.488         ntR109           
 CLMA_110_92/CECO                  td                    0.184      10.672 r       u_force_trig/force_trig_cnt[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.672         ntR108           
 CLMA_110_96/CECI                                                          r       u_force_trig/force_trig_cnt[26]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  10.672         Logic Levels: 17 
                                                                                   Logic: 5.406ns(50.656%), Route: 5.266ns(49.344%)
====================================================================================================

====================================================================================================

Startpoint  : spi_clk (port)
Endpoint    : u_spi_drive/spi_clk0/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N6                                                      0.000       0.000 r       spi_clk (port)   
                                   net (fanout=1)        0.054       0.054         spi_clk          
 IOBD_81_0/DIN                     td                    0.913       0.967 r       spi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.967         spi_clk_ibuf/ntD 
 IOL_83_6/RX_DATA_DD               td                    0.082       1.049 r       spi_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        0.670       1.719         nt_spi_clk       
 CLMA_74_44/M0                                                             r       u_spi_drive/spi_clk0/opit_0_inv/D

 Data arrival time                                                   1.719         Logic Levels: 2  
                                                                                   Logic: 0.995ns(57.882%), Route: 0.724ns(42.118%)
====================================================================================================

====================================================================================================

Startpoint  : spi_cs (port)
Endpoint    : u_spi_drive/spi_cs0/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P7                                                      0.000       0.000 r       spi_cs (port)    
                                   net (fanout=1)        0.053       0.053         spi_cs           
 IOBS_80_0/DIN                     td                    0.913       0.966 r       spi_cs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.966         spi_cs_ibuf/ntD  
 IOL_83_5/RX_DATA_DD               td                    0.082       1.048 r       spi_cs_ibuf/opit_1/OUT
                                   net (fanout=1)        0.732       1.780         nt_spi_cs        
 CLMS_66_45/M1                                                             r       u_spi_drive/spi_cs0/opit_0_inv/D

 Data arrival time                                                   1.780         Logic Levels: 2  
                                                                                   Logic: 0.995ns(55.899%), Route: 0.785ns(44.101%)
====================================================================================================

====================================================================================================

Startpoint  : key_single (port)
Endpoint    : u_state_control/u_key_debounce_single/key_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T7                                                      0.000       0.000 r       key_single (port)
                                   net (fanout=1)        0.032       0.032         key_single       
 IOBS_88_0/DIN                     td                    0.913       0.945 r       key_single_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         key_single_ibuf/ntD
 IOL_91_5/RX_DATA_DD               td                    0.082       1.027 r       key_single_ibuf/opit_1/OUT
                                   net (fanout=1)        0.804       1.831         nt_key_single    
 CLMS_94_45/M3                                                             r       u_state_control/u_key_debounce_single/key_d0/opit_0_inv/D

 Data arrival time                                                   1.831         Logic Levels: 2  
                                                                                   Logic: 0.995ns(54.342%), Route: 0.836ns(45.658%)
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           High Pulse Width  APM_86_104/CLK          u_adc_rd/N264/gopapm/CLK
 498.862     500.000         1.138           Low Pulse Width   APM_86_104/CLK          u_adc_rd/N264/gopapm/CLK
 499.102     500.000         0.898           Low Pulse Width   DRM_54_44/CLKA[0]       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_spi_drive/data_buffer[0]/opit_0_inv_L5Q_perm/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.185
  Launch Clock Delay      :  1.374
  Clock Pessimism Removal :  0.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
 PLL_122_55/CLK_OUT1                                     0.000     500.000 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272     500.272         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000     500.272 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.102     501.374         ntclkbufg_0      
 CLMA_70_32/CLK                                                            f       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_70_32/Q3                     tco                   0.220     501.594 f       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.481     502.075         u_spi_drive/bit_cnt [8]
 CLMS_78_57/Y1                     td                    0.360     502.435 f       u_spi_drive/N69_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.354     502.789         u_spi_drive/_N574
 CLMA_78_56/Y1                     td                    0.359     503.148 f       u_spi_drive/N69_mux23_20/gateop_perm/Z
                                   net (fanout=3)        0.158     503.306         u_spi_drive/N69  
 CLMA_78_56/Y0                     td                    0.162     503.468 r       u_spi_drive/N55_1/gateop_perm/Z
                                   net (fanout=2)        0.152     503.620         u_spi_drive/N280 
 CLMA_78_56/Y3                     td                    0.222     503.842 f       u_spi_drive/N225_1/gateop_perm/Z
                                   net (fanout=9)        0.156     503.998         u_spi_drive/N302 
 CLMA_78_56/Y2                     td                    0.150     504.148 f       u_spi_drive/N225/gateop_perm/Z
                                   net (fanout=8)        0.278     504.426         u_spi_drive/N225 
 CLMS_66_53/CE                                                             f       u_spi_drive/data_buffer[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                 504.426         Logic Levels: 5  
                                                                                   Logic: 1.473ns(48.263%), Route: 1.579ns(51.737%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240    1000.240         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      0.945    1001.185         ntclkbufg_0      
 CLMS_66_53/CLK                                                            r       u_spi_drive/data_buffer[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.100    1001.285                          
 clock uncertainty                                      -0.150    1001.135                          

 Setup time                                             -0.476    1000.659                          

 Data required time                                               1000.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.659                          
 Data arrival time                                                 504.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_spi_drive/data_buffer[1]/opit_0_inv_L5Q_perm/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.185
  Launch Clock Delay      :  1.374
  Clock Pessimism Removal :  0.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
 PLL_122_55/CLK_OUT1                                     0.000     500.000 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272     500.272         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000     500.272 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.102     501.374         ntclkbufg_0      
 CLMA_70_32/CLK                                                            f       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_70_32/Q3                     tco                   0.220     501.594 f       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.481     502.075         u_spi_drive/bit_cnt [8]
 CLMS_78_57/Y1                     td                    0.360     502.435 f       u_spi_drive/N69_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.354     502.789         u_spi_drive/_N574
 CLMA_78_56/Y1                     td                    0.359     503.148 f       u_spi_drive/N69_mux23_20/gateop_perm/Z
                                   net (fanout=3)        0.158     503.306         u_spi_drive/N69  
 CLMA_78_56/Y0                     td                    0.162     503.468 r       u_spi_drive/N55_1/gateop_perm/Z
                                   net (fanout=2)        0.152     503.620         u_spi_drive/N280 
 CLMA_78_56/Y3                     td                    0.222     503.842 f       u_spi_drive/N225_1/gateop_perm/Z
                                   net (fanout=9)        0.156     503.998         u_spi_drive/N302 
 CLMA_78_56/Y2                     td                    0.150     504.148 f       u_spi_drive/N225/gateop_perm/Z
                                   net (fanout=8)        0.278     504.426         u_spi_drive/N225 
 CLMA_66_52/CE                                                             f       u_spi_drive/data_buffer[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                 504.426         Logic Levels: 5  
                                                                                   Logic: 1.473ns(48.263%), Route: 1.579ns(51.737%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240    1000.240         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      0.945    1001.185         ntclkbufg_0      
 CLMA_66_52/CLK                                                            r       u_spi_drive/data_buffer[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.100    1001.285                          
 clock uncertainty                                      -0.150    1001.135                          

 Setup time                                             -0.476    1000.659                          

 Data required time                                               1000.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.659                          
 Data arrival time                                                 504.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_spi_drive/data_buffer[2]/opit_0_inv_L5Q_perm/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.185
  Launch Clock Delay      :  1.374
  Clock Pessimism Removal :  0.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
 PLL_122_55/CLK_OUT1                                     0.000     500.000 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272     500.272         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000     500.272 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.102     501.374         ntclkbufg_0      
 CLMA_70_32/CLK                                                            f       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_70_32/Q3                     tco                   0.220     501.594 f       u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.481     502.075         u_spi_drive/bit_cnt [8]
 CLMS_78_57/Y1                     td                    0.360     502.435 f       u_spi_drive/N69_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.354     502.789         u_spi_drive/_N574
 CLMA_78_56/Y1                     td                    0.359     503.148 f       u_spi_drive/N69_mux23_20/gateop_perm/Z
                                   net (fanout=3)        0.158     503.306         u_spi_drive/N69  
 CLMA_78_56/Y0                     td                    0.162     503.468 r       u_spi_drive/N55_1/gateop_perm/Z
                                   net (fanout=2)        0.152     503.620         u_spi_drive/N280 
 CLMA_78_56/Y3                     td                    0.222     503.842 f       u_spi_drive/N225_1/gateop_perm/Z
                                   net (fanout=9)        0.156     503.998         u_spi_drive/N302 
 CLMA_78_56/Y2                     td                    0.150     504.148 f       u_spi_drive/N225/gateop_perm/Z
                                   net (fanout=8)        0.278     504.426         u_spi_drive/N225 
 CLMA_66_52/CE                                                             f       u_spi_drive/data_buffer[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                 504.426         Logic Levels: 5  
                                                                                   Logic: 1.473ns(48.263%), Route: 1.579ns(51.737%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240    1000.240         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      0.945    1001.185         ntclkbufg_0      
 CLMA_66_52/CLK                                                            r       u_spi_drive/data_buffer[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.100    1001.285                          
 clock uncertainty                                      -0.150    1001.135                          

 Setup time                                             -0.476    1000.659                          

 Data required time                                               1000.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.659                          
 Data arrival time                                                 504.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.331
  Launch Clock Delay      :  1.191
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       0.240         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      0.951       1.191         ntclkbufg_0      
 CLMA_50_52/CLK                                                            r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_50_52/Q2                     tco                   0.183       1.374 r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.142       1.516         u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [6]
 DRM_54_44/ADA0[9]                                                         r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.308%), Route: 0.142ns(43.692%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       0.269         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.062       1.331         ntclkbufg_0      
 DRM_54_44/CLKA[0]                                                         r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.093       1.238                          
 clock uncertainty                                       0.000       1.238                          

 Hold time                                               0.166       1.404                          

 Data required time                                                  1.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.404                          
 Data arrival time                                                   1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[11]
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.344
  Launch Clock Delay      :  1.181
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       0.240         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      0.941       1.181         ntclkbufg_0      
 CLMA_62_53/CLK                                                            r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_62_53/Q0                     tco                   0.182       1.363 r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.157       1.520         u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [8]
 DRM_54_44/ADB0[11]                                                        r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[11]

 Data arrival time                                                   1.520         Logic Levels: 0  
                                                                                   Logic: 0.182ns(53.687%), Route: 0.157ns(46.313%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       0.269         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.075       1.344         ntclkbufg_0      
 DRM_54_44/CLKB[0]                                                         r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 clock pessimism                                        -0.093       1.251                          
 clock uncertainty                                       0.000       1.251                          

 Hold time                                               0.107       1.358                          

 Data required time                                                  1.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.358                          
 Data arrival time                                                   1.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.331
  Launch Clock Delay      :  1.191
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       0.240         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      0.951       1.191         ntclkbufg_0      
 CLMA_50_52/CLK                                                            r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_50_52/Q0                     tco                   0.182       1.373 r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.209       1.582         u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [4]
 DRM_54_44/ADA0[7]                                                         r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]

 Data arrival time                                                   1.582         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.547%), Route: 0.209ns(53.453%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       0.269         clk_200m         
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=425)      1.062       1.331         ntclkbufg_0      
 DRM_54_44/CLKA[0]                                                         r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.093       1.238                          
 clock uncertainty                                       0.000       1.238                          

 Hold time                                               0.166       1.404                          

 Data required time                                                  1.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.404                          
 Data arrival time                                                   1.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_force_trig/force_trig_cnt[30]/opit_0_inv_A2Q21/CE
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=233)      1.870       3.303         nt_sys_rst_n     
 CLMA_102_72/Y3                    td                    0.222       3.525 f       u_force_trig/N97[1]/gateop_perm/Z
                                   net (fanout=3)        0.355       3.880         u_force_trig/force_trig_max [6]
                                   td                    0.368       4.248 f       u_force_trig/N9_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.248         u_force_trig/N9_1.co [2]
 CLMA_102_77/COUT                  td                    0.044       4.292 r       u_force_trig/N9_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.292         u_force_trig/N9_1.co [4]
                                   td                    0.044       4.336 r       u_force_trig/N9_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.336         u_force_trig/N9_1.co [6]
 CLMA_102_81/COUT                  td                    0.044       4.380 r       u_force_trig/N9_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.380         u_force_trig/N9_1.co [8]
                                   td                    0.044       4.424 r       u_force_trig/N9_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.424         u_force_trig/N9_1.co [10]
 CLMA_102_85/COUT                  td                    0.044       4.468 r       u_force_trig/N9_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.468         u_force_trig/N9_1.co [12]
                                   td                    0.044       4.512 r       u_force_trig/N9_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.512         u_force_trig/N9_1.co [14]
 CLMA_102_89/COUT                  td                    0.044       4.556 r       u_force_trig/N9_1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.556         u_force_trig/N9_1.co [16]
                                   td                    0.044       4.600 r       u_force_trig/N9_1.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.600         u_force_trig/N9_1.co [18]
 CLMA_102_93/Y3                    td                    0.387       4.987 r       u_force_trig/N9_1.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        0.423       5.410         u_force_trig/N9 [25]
 CLMS_110_89/COUT                  td                    0.391       5.801 r       u_force_trig/N10.lt_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.801         u_force_trig/N10.co [24]
                                   td                    0.044       5.845 r       u_force_trig/N10.lt_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.845         u_force_trig/N10.co [28]
 CLMS_110_93/Y2                    td                    0.105       5.950 f       u_force_trig/N10.lt_15/gateop_perm/Y
                                   net (fanout=34)       0.401       6.351         _N5              
 CLMS_98_85/Y0                     td                    0.162       6.513 r       u_force_trig/N125/gateop_perm/Z
                                   net (fanout=4)        0.355       6.868         u_force_trig/N125
 CLMA_110_72/CECO                  td                    0.141       7.009 r       u_force_trig/force_trig_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.009         ntR113           
 CLMA_110_76/CECO                  td                    0.141       7.150 r       u_force_trig/force_trig_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.150         ntR112           
 CLMA_110_80/CECO                  td                    0.141       7.291 r       u_force_trig/force_trig_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.291         ntR111           
 CLMA_110_84/CECO                  td                    0.141       7.432 r       u_force_trig/force_trig_cnt[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.432         ntR110           
 CLMA_110_88/CECO                  td                    0.141       7.573 r       u_force_trig/force_trig_cnt[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.573         ntR109           
 CLMA_110_92/CECO                  td                    0.141       7.714 r       u_force_trig/force_trig_cnt[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.714         ntR108           
 CLMA_110_96/CECO                  td                    0.141       7.855 r       u_force_trig/force_trig_cnt[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.855         ntR107           
 CLMA_110_100/CECI                                                         r       u_force_trig/force_trig_cnt[30]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.855         Logic Levels: 18 
                                                                                   Logic: 4.399ns(56.003%), Route: 3.456ns(43.997%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_force_trig/force_trig_cnt[31]/opit_0_inv_AQ_perm/CE
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=233)      1.870       3.303         nt_sys_rst_n     
 CLMA_102_72/Y3                    td                    0.222       3.525 f       u_force_trig/N97[1]/gateop_perm/Z
                                   net (fanout=3)        0.355       3.880         u_force_trig/force_trig_max [6]
                                   td                    0.368       4.248 f       u_force_trig/N9_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.248         u_force_trig/N9_1.co [2]
 CLMA_102_77/COUT                  td                    0.044       4.292 r       u_force_trig/N9_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.292         u_force_trig/N9_1.co [4]
                                   td                    0.044       4.336 r       u_force_trig/N9_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.336         u_force_trig/N9_1.co [6]
 CLMA_102_81/COUT                  td                    0.044       4.380 r       u_force_trig/N9_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.380         u_force_trig/N9_1.co [8]
                                   td                    0.044       4.424 r       u_force_trig/N9_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.424         u_force_trig/N9_1.co [10]
 CLMA_102_85/COUT                  td                    0.044       4.468 r       u_force_trig/N9_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.468         u_force_trig/N9_1.co [12]
                                   td                    0.044       4.512 r       u_force_trig/N9_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.512         u_force_trig/N9_1.co [14]
 CLMA_102_89/COUT                  td                    0.044       4.556 r       u_force_trig/N9_1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.556         u_force_trig/N9_1.co [16]
                                   td                    0.044       4.600 r       u_force_trig/N9_1.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.600         u_force_trig/N9_1.co [18]
 CLMA_102_93/Y3                    td                    0.387       4.987 r       u_force_trig/N9_1.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        0.423       5.410         u_force_trig/N9 [25]
 CLMS_110_89/COUT                  td                    0.391       5.801 r       u_force_trig/N10.lt_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.801         u_force_trig/N10.co [24]
                                   td                    0.044       5.845 r       u_force_trig/N10.lt_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.845         u_force_trig/N10.co [28]
 CLMS_110_93/Y2                    td                    0.105       5.950 f       u_force_trig/N10.lt_15/gateop_perm/Y
                                   net (fanout=34)       0.401       6.351         _N5              
 CLMS_98_85/Y0                     td                    0.162       6.513 r       u_force_trig/N125/gateop_perm/Z
                                   net (fanout=4)        0.355       6.868         u_force_trig/N125
 CLMA_110_72/CECO                  td                    0.141       7.009 r       u_force_trig/force_trig_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.009         ntR113           
 CLMA_110_76/CECO                  td                    0.141       7.150 r       u_force_trig/force_trig_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.150         ntR112           
 CLMA_110_80/CECO                  td                    0.141       7.291 r       u_force_trig/force_trig_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.291         ntR111           
 CLMA_110_84/CECO                  td                    0.141       7.432 r       u_force_trig/force_trig_cnt[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.432         ntR110           
 CLMA_110_88/CECO                  td                    0.141       7.573 r       u_force_trig/force_trig_cnt[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.573         ntR109           
 CLMA_110_92/CECO                  td                    0.141       7.714 r       u_force_trig/force_trig_cnt[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.714         ntR108           
 CLMA_110_96/CECO                  td                    0.141       7.855 r       u_force_trig/force_trig_cnt[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.855         ntR107           
 CLMA_110_100/CECI                                                         r       u_force_trig/force_trig_cnt[31]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   7.855         Logic Levels: 18 
                                                                                   Logic: 4.399ns(56.003%), Route: 3.456ns(43.997%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_force_trig/force_trig_cnt[26]/opit_0_inv_A2Q21/CE
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=233)      1.870       3.303         nt_sys_rst_n     
 CLMA_102_72/Y3                    td                    0.222       3.525 f       u_force_trig/N97[1]/gateop_perm/Z
                                   net (fanout=3)        0.355       3.880         u_force_trig/force_trig_max [6]
                                   td                    0.368       4.248 f       u_force_trig/N9_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.248         u_force_trig/N9_1.co [2]
 CLMA_102_77/COUT                  td                    0.044       4.292 r       u_force_trig/N9_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.292         u_force_trig/N9_1.co [4]
                                   td                    0.044       4.336 r       u_force_trig/N9_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.336         u_force_trig/N9_1.co [6]
 CLMA_102_81/COUT                  td                    0.044       4.380 r       u_force_trig/N9_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.380         u_force_trig/N9_1.co [8]
                                   td                    0.044       4.424 r       u_force_trig/N9_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.424         u_force_trig/N9_1.co [10]
 CLMA_102_85/COUT                  td                    0.044       4.468 r       u_force_trig/N9_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.468         u_force_trig/N9_1.co [12]
                                   td                    0.044       4.512 r       u_force_trig/N9_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.512         u_force_trig/N9_1.co [14]
 CLMA_102_89/COUT                  td                    0.044       4.556 r       u_force_trig/N9_1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.556         u_force_trig/N9_1.co [16]
                                   td                    0.044       4.600 r       u_force_trig/N9_1.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.600         u_force_trig/N9_1.co [18]
 CLMA_102_93/Y3                    td                    0.387       4.987 r       u_force_trig/N9_1.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        0.423       5.410         u_force_trig/N9 [25]
 CLMS_110_89/COUT                  td                    0.391       5.801 r       u_force_trig/N10.lt_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.801         u_force_trig/N10.co [24]
                                   td                    0.044       5.845 r       u_force_trig/N10.lt_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.845         u_force_trig/N10.co [28]
 CLMS_110_93/Y2                    td                    0.105       5.950 f       u_force_trig/N10.lt_15/gateop_perm/Y
                                   net (fanout=34)       0.401       6.351         _N5              
 CLMS_98_85/Y0                     td                    0.162       6.513 r       u_force_trig/N125/gateop_perm/Z
                                   net (fanout=4)        0.355       6.868         u_force_trig/N125
 CLMA_110_72/CECO                  td                    0.141       7.009 r       u_force_trig/force_trig_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.009         ntR113           
 CLMA_110_76/CECO                  td                    0.141       7.150 r       u_force_trig/force_trig_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.150         ntR112           
 CLMA_110_80/CECO                  td                    0.141       7.291 r       u_force_trig/force_trig_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.291         ntR111           
 CLMA_110_84/CECO                  td                    0.141       7.432 r       u_force_trig/force_trig_cnt[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.432         ntR110           
 CLMA_110_88/CECO                  td                    0.141       7.573 r       u_force_trig/force_trig_cnt[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.573         ntR109           
 CLMA_110_92/CECO                  td                    0.141       7.714 r       u_force_trig/force_trig_cnt[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.714         ntR108           
 CLMA_110_96/CECI                                                          r       u_force_trig/force_trig_cnt[26]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.714         Logic Levels: 17 
                                                                                   Logic: 4.258ns(55.198%), Route: 3.456ns(44.802%)
====================================================================================================

====================================================================================================

Startpoint  : spi_clk (port)
Endpoint    : u_spi_drive/spi_clk0/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N6                                                      0.000       0.000 r       spi_clk (port)   
                                   net (fanout=1)        0.054       0.054         spi_clk          
 IOBD_81_0/DIN                     td                    0.734       0.788 r       spi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.788         spi_clk_ibuf/ntD 
 IOL_83_6/RX_DATA_DD               td                    0.066       0.854 r       spi_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        0.410       1.264         nt_spi_clk       
 CLMA_74_44/M0                                                             r       u_spi_drive/spi_clk0/opit_0_inv/D

 Data arrival time                                                   1.264         Logic Levels: 2  
                                                                                   Logic: 0.800ns(63.291%), Route: 0.464ns(36.709%)
====================================================================================================

====================================================================================================

Startpoint  : spi_cs (port)
Endpoint    : u_spi_drive/spi_cs0/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P7                                                      0.000       0.000 r       spi_cs (port)    
                                   net (fanout=1)        0.053       0.053         spi_cs           
 IOBS_80_0/DIN                     td                    0.734       0.787 r       spi_cs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.787         spi_cs_ibuf/ntD  
 IOL_83_5/RX_DATA_DD               td                    0.066       0.853 r       spi_cs_ibuf/opit_1/OUT
                                   net (fanout=1)        0.453       1.306         nt_spi_cs        
 CLMS_66_45/M1                                                             r       u_spi_drive/spi_cs0/opit_0_inv/D

 Data arrival time                                                   1.306         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.256%), Route: 0.506ns(38.744%)
====================================================================================================

====================================================================================================

Startpoint  : key_single (port)
Endpoint    : u_state_control/u_key_debounce_single/key_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T7                                                      0.000       0.000 r       key_single (port)
                                   net (fanout=1)        0.032       0.032         key_single       
 IOBS_88_0/DIN                     td                    0.734       0.766 r       key_single_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.766         key_single_ibuf/ntD
 IOL_91_5/RX_DATA_DD               td                    0.066       0.832 r       key_single_ibuf/opit_1/OUT
                                   net (fanout=1)        0.492       1.324         nt_key_single    
 CLMS_94_45/M3                                                             r       u_state_control/u_key_debounce_single/key_d0/opit_0_inv/D

 Data arrival time                                                   1.324         Logic Levels: 2  
                                                                                   Logic: 0.800ns(60.423%), Route: 0.524ns(39.577%)
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.090     500.000         0.910           High Pulse Width  APM_86_104/CLK          u_adc_rd/N264/gopapm/CLK
 499.090     500.000         0.910           Low Pulse Width   APM_86_104/CLK          u_adc_rd/N264/gopapm/CLK
 499.282     500.000         0.718           Low Pulse Width   DRM_54_44/CLKA[0]       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------+
| Type       | File Name                                                               
+---------------------------------------------------------------------------------------+
| Input      | D:/pango/MyProject/oscillosope/prj/place_route/top_module_pnr.adf       
| Output     | D:/pango/MyProject/oscillosope/prj/report_timing/top_module_rtp.adf     
|            | D:/pango/MyProject/oscillosope/prj/report_timing/top_module.rtr         
|            | D:/pango/MyProject/oscillosope/prj/report_timing/rtr.db                 
+---------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 839 MB
Total CPU time to report_timing completion : 0h:0m:4s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:7s
