
step_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000114c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800120c  0800120c  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800120c  0800120c  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  0800120c  0800120c  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800120c  0800120c  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800120c  0800120c  0001120c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001210  08001210  00011210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08001214  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000008  0800121c  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800121c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002d23  00000000  00000000  00020073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000b04  00000000  00000000  00022d96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000460  00000000  00000000  000238a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000033d  00000000  00000000  00023d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000a21d  00000000  00000000  0002403d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000342a  00000000  00000000  0002e25a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00036b4f  00000000  00000000  00031684  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000f04  00000000  00000000  000681d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000690d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000008 	.word	0x20000008
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080011f4 	.word	0x080011f4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000000c 	.word	0x2000000c
 8000104:	080011f4 	.word	0x080011f4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b7f      	cmp	r3, #127	; 0x7f
 8000232:	d809      	bhi.n	8000248 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000234:	1dfb      	adds	r3, r7, #7
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	001a      	movs	r2, r3
 800023a:	231f      	movs	r3, #31
 800023c:	401a      	ands	r2, r3
 800023e:	4b04      	ldr	r3, [pc, #16]	; (8000250 <__NVIC_EnableIRQ+0x30>)
 8000240:	2101      	movs	r1, #1
 8000242:	4091      	lsls	r1, r2
 8000244:	000a      	movs	r2, r1
 8000246:	601a      	str	r2, [r3, #0]
  }
}
 8000248:	46c0      	nop			; (mov r8, r8)
 800024a:	46bd      	mov	sp, r7
 800024c:	b002      	add	sp, #8
 800024e:	bd80      	pop	{r7, pc}
 8000250:	e000e100 	.word	0xe000e100

08000254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000254:	b590      	push	{r4, r7, lr}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	0002      	movs	r2, r0
 800025c:	6039      	str	r1, [r7, #0]
 800025e:	1dfb      	adds	r3, r7, #7
 8000260:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000262:	1dfb      	adds	r3, r7, #7
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	2b7f      	cmp	r3, #127	; 0x7f
 8000268:	d828      	bhi.n	80002bc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800026a:	4a2f      	ldr	r2, [pc, #188]	; (8000328 <__NVIC_SetPriority+0xd4>)
 800026c:	1dfb      	adds	r3, r7, #7
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	b25b      	sxtb	r3, r3
 8000272:	089b      	lsrs	r3, r3, #2
 8000274:	33c0      	adds	r3, #192	; 0xc0
 8000276:	009b      	lsls	r3, r3, #2
 8000278:	589b      	ldr	r3, [r3, r2]
 800027a:	1dfa      	adds	r2, r7, #7
 800027c:	7812      	ldrb	r2, [r2, #0]
 800027e:	0011      	movs	r1, r2
 8000280:	2203      	movs	r2, #3
 8000282:	400a      	ands	r2, r1
 8000284:	00d2      	lsls	r2, r2, #3
 8000286:	21ff      	movs	r1, #255	; 0xff
 8000288:	4091      	lsls	r1, r2
 800028a:	000a      	movs	r2, r1
 800028c:	43d2      	mvns	r2, r2
 800028e:	401a      	ands	r2, r3
 8000290:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000292:	683b      	ldr	r3, [r7, #0]
 8000294:	019b      	lsls	r3, r3, #6
 8000296:	22ff      	movs	r2, #255	; 0xff
 8000298:	401a      	ands	r2, r3
 800029a:	1dfb      	adds	r3, r7, #7
 800029c:	781b      	ldrb	r3, [r3, #0]
 800029e:	0018      	movs	r0, r3
 80002a0:	2303      	movs	r3, #3
 80002a2:	4003      	ands	r3, r0
 80002a4:	00db      	lsls	r3, r3, #3
 80002a6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a8:	481f      	ldr	r0, [pc, #124]	; (8000328 <__NVIC_SetPriority+0xd4>)
 80002aa:	1dfb      	adds	r3, r7, #7
 80002ac:	781b      	ldrb	r3, [r3, #0]
 80002ae:	b25b      	sxtb	r3, r3
 80002b0:	089b      	lsrs	r3, r3, #2
 80002b2:	430a      	orrs	r2, r1
 80002b4:	33c0      	adds	r3, #192	; 0xc0
 80002b6:	009b      	lsls	r3, r3, #2
 80002b8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002ba:	e031      	b.n	8000320 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002bc:	4a1b      	ldr	r2, [pc, #108]	; (800032c <__NVIC_SetPriority+0xd8>)
 80002be:	1dfb      	adds	r3, r7, #7
 80002c0:	781b      	ldrb	r3, [r3, #0]
 80002c2:	0019      	movs	r1, r3
 80002c4:	230f      	movs	r3, #15
 80002c6:	400b      	ands	r3, r1
 80002c8:	3b08      	subs	r3, #8
 80002ca:	089b      	lsrs	r3, r3, #2
 80002cc:	3306      	adds	r3, #6
 80002ce:	009b      	lsls	r3, r3, #2
 80002d0:	18d3      	adds	r3, r2, r3
 80002d2:	3304      	adds	r3, #4
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	1dfa      	adds	r2, r7, #7
 80002d8:	7812      	ldrb	r2, [r2, #0]
 80002da:	0011      	movs	r1, r2
 80002dc:	2203      	movs	r2, #3
 80002de:	400a      	ands	r2, r1
 80002e0:	00d2      	lsls	r2, r2, #3
 80002e2:	21ff      	movs	r1, #255	; 0xff
 80002e4:	4091      	lsls	r1, r2
 80002e6:	000a      	movs	r2, r1
 80002e8:	43d2      	mvns	r2, r2
 80002ea:	401a      	ands	r2, r3
 80002ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ee:	683b      	ldr	r3, [r7, #0]
 80002f0:	019b      	lsls	r3, r3, #6
 80002f2:	22ff      	movs	r2, #255	; 0xff
 80002f4:	401a      	ands	r2, r3
 80002f6:	1dfb      	adds	r3, r7, #7
 80002f8:	781b      	ldrb	r3, [r3, #0]
 80002fa:	0018      	movs	r0, r3
 80002fc:	2303      	movs	r3, #3
 80002fe:	4003      	ands	r3, r0
 8000300:	00db      	lsls	r3, r3, #3
 8000302:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000304:	4809      	ldr	r0, [pc, #36]	; (800032c <__NVIC_SetPriority+0xd8>)
 8000306:	1dfb      	adds	r3, r7, #7
 8000308:	781b      	ldrb	r3, [r3, #0]
 800030a:	001c      	movs	r4, r3
 800030c:	230f      	movs	r3, #15
 800030e:	4023      	ands	r3, r4
 8000310:	3b08      	subs	r3, #8
 8000312:	089b      	lsrs	r3, r3, #2
 8000314:	430a      	orrs	r2, r1
 8000316:	3306      	adds	r3, #6
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	18c3      	adds	r3, r0, r3
 800031c:	3304      	adds	r3, #4
 800031e:	601a      	str	r2, [r3, #0]
}
 8000320:	46c0      	nop			; (mov r8, r8)
 8000322:	46bd      	mov	sp, r7
 8000324:	b003      	add	sp, #12
 8000326:	bd90      	pop	{r4, r7, pc}
 8000328:	e000e100 	.word	0xe000e100
 800032c:	e000ed00 	.word	0xe000ed00

08000330 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000334:	4b04      	ldr	r3, [pc, #16]	; (8000348 <LL_RCC_HSI_Enable+0x18>)
 8000336:	681a      	ldr	r2, [r3, #0]
 8000338:	4b03      	ldr	r3, [pc, #12]	; (8000348 <LL_RCC_HSI_Enable+0x18>)
 800033a:	2101      	movs	r1, #1
 800033c:	430a      	orrs	r2, r1
 800033e:	601a      	str	r2, [r3, #0]
}
 8000340:	46c0      	nop			; (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	46c0      	nop			; (mov r8, r8)
 8000348:	40021000 	.word	0x40021000

0800034c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000350:	4b05      	ldr	r3, [pc, #20]	; (8000368 <LL_RCC_HSI_IsReady+0x1c>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	2202      	movs	r2, #2
 8000356:	4013      	ands	r3, r2
 8000358:	3b02      	subs	r3, #2
 800035a:	425a      	negs	r2, r3
 800035c:	4153      	adcs	r3, r2
 800035e:	b2db      	uxtb	r3, r3
}
 8000360:	0018      	movs	r0, r3
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
 8000366:	46c0      	nop			; (mov r8, r8)
 8000368:	40021000 	.word	0x40021000

0800036c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b082      	sub	sp, #8
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000374:	4b06      	ldr	r3, [pc, #24]	; (8000390 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	22f8      	movs	r2, #248	; 0xf8
 800037a:	4393      	bics	r3, r2
 800037c:	0019      	movs	r1, r3
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	00da      	lsls	r2, r3, #3
 8000382:	4b03      	ldr	r3, [pc, #12]	; (8000390 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000384:	430a      	orrs	r2, r1
 8000386:	601a      	str	r2, [r3, #0]
}
 8000388:	46c0      	nop			; (mov r8, r8)
 800038a:	46bd      	mov	sp, r7
 800038c:	b002      	add	sp, #8
 800038e:	bd80      	pop	{r7, pc}
 8000390:	40021000 	.word	0x40021000

08000394 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b082      	sub	sp, #8
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800039c:	4b06      	ldr	r3, [pc, #24]	; (80003b8 <LL_RCC_SetSysClkSource+0x24>)
 800039e:	685b      	ldr	r3, [r3, #4]
 80003a0:	2203      	movs	r2, #3
 80003a2:	4393      	bics	r3, r2
 80003a4:	0019      	movs	r1, r3
 80003a6:	4b04      	ldr	r3, [pc, #16]	; (80003b8 <LL_RCC_SetSysClkSource+0x24>)
 80003a8:	687a      	ldr	r2, [r7, #4]
 80003aa:	430a      	orrs	r2, r1
 80003ac:	605a      	str	r2, [r3, #4]
}
 80003ae:	46c0      	nop			; (mov r8, r8)
 80003b0:	46bd      	mov	sp, r7
 80003b2:	b002      	add	sp, #8
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	46c0      	nop			; (mov r8, r8)
 80003b8:	40021000 	.word	0x40021000

080003bc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80003c0:	4b03      	ldr	r3, [pc, #12]	; (80003d0 <LL_RCC_GetSysClkSource+0x14>)
 80003c2:	685b      	ldr	r3, [r3, #4]
 80003c4:	220c      	movs	r2, #12
 80003c6:	4013      	ands	r3, r2
}
 80003c8:	0018      	movs	r0, r3
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}
 80003ce:	46c0      	nop			; (mov r8, r8)
 80003d0:	40021000 	.word	0x40021000

080003d4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b082      	sub	sp, #8
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80003dc:	4b06      	ldr	r3, [pc, #24]	; (80003f8 <LL_RCC_SetAHBPrescaler+0x24>)
 80003de:	685b      	ldr	r3, [r3, #4]
 80003e0:	22f0      	movs	r2, #240	; 0xf0
 80003e2:	4393      	bics	r3, r2
 80003e4:	0019      	movs	r1, r3
 80003e6:	4b04      	ldr	r3, [pc, #16]	; (80003f8 <LL_RCC_SetAHBPrescaler+0x24>)
 80003e8:	687a      	ldr	r2, [r7, #4]
 80003ea:	430a      	orrs	r2, r1
 80003ec:	605a      	str	r2, [r3, #4]
}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	46bd      	mov	sp, r7
 80003f2:	b002      	add	sp, #8
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	46c0      	nop			; (mov r8, r8)
 80003f8:	40021000 	.word	0x40021000

080003fc <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 8000404:	4b06      	ldr	r3, [pc, #24]	; (8000420 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000406:	685b      	ldr	r3, [r3, #4]
 8000408:	4a06      	ldr	r2, [pc, #24]	; (8000424 <LL_RCC_SetAPB1Prescaler+0x28>)
 800040a:	4013      	ands	r3, r2
 800040c:	0019      	movs	r1, r3
 800040e:	4b04      	ldr	r3, [pc, #16]	; (8000420 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	430a      	orrs	r2, r1
 8000414:	605a      	str	r2, [r3, #4]
}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	46bd      	mov	sp, r7
 800041a:	b002      	add	sp, #8
 800041c:	bd80      	pop	{r7, pc}
 800041e:	46c0      	nop			; (mov r8, r8)
 8000420:	40021000 	.word	0x40021000
 8000424:	fffff8ff 	.word	0xfffff8ff

08000428 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800042c:	4b04      	ldr	r3, [pc, #16]	; (8000440 <LL_RCC_PLL_Enable+0x18>)
 800042e:	681a      	ldr	r2, [r3, #0]
 8000430:	4b03      	ldr	r3, [pc, #12]	; (8000440 <LL_RCC_PLL_Enable+0x18>)
 8000432:	2180      	movs	r1, #128	; 0x80
 8000434:	0449      	lsls	r1, r1, #17
 8000436:	430a      	orrs	r2, r1
 8000438:	601a      	str	r2, [r3, #0]
}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	40021000 	.word	0x40021000

08000444 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000448:	4b07      	ldr	r3, [pc, #28]	; (8000468 <LL_RCC_PLL_IsReady+0x24>)
 800044a:	681a      	ldr	r2, [r3, #0]
 800044c:	2380      	movs	r3, #128	; 0x80
 800044e:	049b      	lsls	r3, r3, #18
 8000450:	4013      	ands	r3, r2
 8000452:	22fe      	movs	r2, #254	; 0xfe
 8000454:	0612      	lsls	r2, r2, #24
 8000456:	4694      	mov	ip, r2
 8000458:	4463      	add	r3, ip
 800045a:	425a      	negs	r2, r3
 800045c:	4153      	adcs	r3, r2
 800045e:	b2db      	uxtb	r3, r3
}
 8000460:	0018      	movs	r0, r3
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	46c0      	nop			; (mov r8, r8)
 8000468:	40021000 	.word	0x40021000

0800046c <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
 8000474:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 8000476:	4b0e      	ldr	r3, [pc, #56]	; (80004b0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000478:	685b      	ldr	r3, [r3, #4]
 800047a:	4a0e      	ldr	r2, [pc, #56]	; (80004b4 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 800047c:	4013      	ands	r3, r2
 800047e:	0019      	movs	r1, r3
 8000480:	687a      	ldr	r2, [r7, #4]
 8000482:	2380      	movs	r3, #128	; 0x80
 8000484:	025b      	lsls	r3, r3, #9
 8000486:	401a      	ands	r2, r3
 8000488:	683b      	ldr	r3, [r7, #0]
 800048a:	431a      	orrs	r2, r3
 800048c:	4b08      	ldr	r3, [pc, #32]	; (80004b0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800048e:	430a      	orrs	r2, r1
 8000490:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 8000492:	4b07      	ldr	r3, [pc, #28]	; (80004b0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000496:	220f      	movs	r2, #15
 8000498:	4393      	bics	r3, r2
 800049a:	0019      	movs	r1, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	220f      	movs	r2, #15
 80004a0:	401a      	ands	r2, r3
 80004a2:	4b03      	ldr	r3, [pc, #12]	; (80004b0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80004a4:	430a      	orrs	r2, r1
 80004a6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80004a8:	46c0      	nop			; (mov r8, r8)
 80004aa:	46bd      	mov	sp, r7
 80004ac:	b002      	add	sp, #8
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	40021000 	.word	0x40021000
 80004b4:	ffc2ffff 	.word	0xffc2ffff

080004b8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b084      	sub	sp, #16
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80004c0:	4b07      	ldr	r3, [pc, #28]	; (80004e0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80004c2:	6959      	ldr	r1, [r3, #20]
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80004c6:	687a      	ldr	r2, [r7, #4]
 80004c8:	430a      	orrs	r2, r1
 80004ca:	615a      	str	r2, [r3, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80004cc:	4b04      	ldr	r3, [pc, #16]	; (80004e0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80004ce:	695b      	ldr	r3, [r3, #20]
 80004d0:	687a      	ldr	r2, [r7, #4]
 80004d2:	4013      	ands	r3, r2
 80004d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004d6:	68fb      	ldr	r3, [r7, #12]
}
 80004d8:	46c0      	nop			; (mov r8, r8)
 80004da:	46bd      	mov	sp, r7
 80004dc:	b004      	add	sp, #16
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	40021000 	.word	0x40021000

080004e4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b084      	sub	sp, #16
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80004ec:	4b07      	ldr	r3, [pc, #28]	; (800050c <LL_APB1_GRP1_EnableClock+0x28>)
 80004ee:	69d9      	ldr	r1, [r3, #28]
 80004f0:	4b06      	ldr	r3, [pc, #24]	; (800050c <LL_APB1_GRP1_EnableClock+0x28>)
 80004f2:	687a      	ldr	r2, [r7, #4]
 80004f4:	430a      	orrs	r2, r1
 80004f6:	61da      	str	r2, [r3, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80004f8:	4b04      	ldr	r3, [pc, #16]	; (800050c <LL_APB1_GRP1_EnableClock+0x28>)
 80004fa:	69db      	ldr	r3, [r3, #28]
 80004fc:	687a      	ldr	r2, [r7, #4]
 80004fe:	4013      	ands	r3, r2
 8000500:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000502:	68fb      	ldr	r3, [r7, #12]
}
 8000504:	46c0      	nop			; (mov r8, r8)
 8000506:	46bd      	mov	sp, r7
 8000508:	b004      	add	sp, #16
 800050a:	bd80      	pop	{r7, pc}
 800050c:	40021000 	.word	0x40021000

08000510 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b084      	sub	sp, #16
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000518:	4b07      	ldr	r3, [pc, #28]	; (8000538 <LL_APB1_GRP2_EnableClock+0x28>)
 800051a:	6999      	ldr	r1, [r3, #24]
 800051c:	4b06      	ldr	r3, [pc, #24]	; (8000538 <LL_APB1_GRP2_EnableClock+0x28>)
 800051e:	687a      	ldr	r2, [r7, #4]
 8000520:	430a      	orrs	r2, r1
 8000522:	619a      	str	r2, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000524:	4b04      	ldr	r3, [pc, #16]	; (8000538 <LL_APB1_GRP2_EnableClock+0x28>)
 8000526:	699b      	ldr	r3, [r3, #24]
 8000528:	687a      	ldr	r2, [r7, #4]
 800052a:	4013      	ands	r3, r2
 800052c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800052e:	68fb      	ldr	r3, [r7, #12]
}
 8000530:	46c0      	nop			; (mov r8, r8)
 8000532:	46bd      	mov	sp, r7
 8000534:	b004      	add	sp, #16
 8000536:	bd80      	pop	{r7, pc}
 8000538:	40021000 	.word	0x40021000

0800053c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000544:	4b06      	ldr	r3, [pc, #24]	; (8000560 <LL_FLASH_SetLatency+0x24>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	2201      	movs	r2, #1
 800054a:	4393      	bics	r3, r2
 800054c:	0019      	movs	r1, r3
 800054e:	4b04      	ldr	r3, [pc, #16]	; (8000560 <LL_FLASH_SetLatency+0x24>)
 8000550:	687a      	ldr	r2, [r7, #4]
 8000552:	430a      	orrs	r2, r1
 8000554:	601a      	str	r2, [r3, #0]
}
 8000556:	46c0      	nop			; (mov r8, r8)
 8000558:	46bd      	mov	sp, r7
 800055a:	b002      	add	sp, #8
 800055c:	bd80      	pop	{r7, pc}
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	40022000 	.word	0x40022000

08000564 <LL_FLASH_GetLatency>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000568:	4b03      	ldr	r3, [pc, #12]	; (8000578 <LL_FLASH_GetLatency+0x14>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	2201      	movs	r2, #1
 800056e:	4013      	ands	r3, r2
}
 8000570:	0018      	movs	r0, r3
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	40022000 	.word	0x40022000

0800057c <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	2201      	movs	r2, #1
 800058a:	431a      	orrs	r2, r3
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	601a      	str	r2, [r3, #0]
}
 8000590:	46c0      	nop			; (mov r8, r8)
 8000592:	46bd      	mov	sp, r7
 8000594:	b002      	add	sp, #8
 8000596:	bd80      	pop	{r7, pc}

08000598 <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2280      	movs	r2, #128	; 0x80
 80005a6:	431a      	orrs	r2, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	601a      	str	r2, [r3, #0]
}
 80005ac:	46c0      	nop			; (mov r8, r8)
 80005ae:	46bd      	mov	sp, r7
 80005b0:	b002      	add	sp, #8
 80005b2:	bd80      	pop	{r7, pc}

080005b4 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
 80005bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	683a      	ldr	r2, [r7, #0]
 80005c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80005c4:	46c0      	nop			; (mov r8, r8)
 80005c6:	46bd      	mov	sp, r7
 80005c8:	b002      	add	sp, #8
 80005ca:	bd80      	pop	{r7, pc}

080005cc <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	683a      	ldr	r2, [r7, #0]
 80005da:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80005dc:	46c0      	nop			; (mov r8, r8)
 80005de:	46bd      	mov	sp, r7
 80005e0:	b002      	add	sp, #8
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2202      	movs	r2, #2
 80005f0:	4252      	negs	r2, r2
 80005f2:	611a      	str	r2, [r3, #16]
}
 80005f4:	46c0      	nop			; (mov r8, r8)
 80005f6:	46bd      	mov	sp, r7
 80005f8:	b002      	add	sp, #8
 80005fa:	bd80      	pop	{r7, pc}

080005fc <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	691b      	ldr	r3, [r3, #16]
 8000608:	2201      	movs	r2, #1
 800060a:	4013      	ands	r3, r2
 800060c:	2b01      	cmp	r3, #1
 800060e:	d101      	bne.n	8000614 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8000610:	2301      	movs	r3, #1
 8000612:	e000      	b.n	8000616 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8000614:	2300      	movs	r3, #0
}
 8000616:	0018      	movs	r0, r3
 8000618:	46bd      	mov	sp, r7
 800061a:	b002      	add	sp, #8
 800061c:	bd80      	pop	{r7, pc}

0800061e <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800061e:	b580      	push	{r7, lr}
 8000620:	b082      	sub	sp, #8
 8000622:	af00      	add	r7, sp, #0
 8000624:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	68db      	ldr	r3, [r3, #12]
 800062a:	2201      	movs	r2, #1
 800062c:	431a      	orrs	r2, r3
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	60da      	str	r2, [r3, #12]
}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	46bd      	mov	sp, r7
 8000636:	b002      	add	sp, #8
 8000638:	bd80      	pop	{r7, pc}

0800063a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800063a:	b580      	push	{r7, lr}
 800063c:	b082      	sub	sp, #8
 800063e:	af00      	add	r7, sp, #0
 8000640:	6078      	str	r0, [r7, #4]
 8000642:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	683a      	ldr	r2, [r7, #0]
 8000648:	619a      	str	r2, [r3, #24]
}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	46bd      	mov	sp, r7
 800064e:	b002      	add	sp, #8
 8000650:	bd80      	pop	{r7, pc}

08000652 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	b082      	sub	sp, #8
 8000656:	af00      	add	r7, sp, #0
 8000658:	6078      	str	r0, [r7, #4]
 800065a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	683a      	ldr	r2, [r7, #0]
 8000660:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000662:	46c0      	nop			; (mov r8, r8)
 8000664:	46bd      	mov	sp, r7
 8000666:	b002      	add	sp, #8
 8000668:	bd80      	pop	{r7, pc}
	...

0800066c <delay_1ms>:



void delay_1ms(uint32_t num1){
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	delay_1ms_cnt=0;
 8000674:	4b07      	ldr	r3, [pc, #28]	; (8000694 <delay_1ms+0x28>)
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
while (delay_1ms_cnt < num1) {asm("NOP");}
 800067a:	e000      	b.n	800067e <delay_1ms+0x12>
 800067c:	46c0      	nop			; (mov r8, r8)
 800067e:	4b05      	ldr	r3, [pc, #20]	; (8000694 <delay_1ms+0x28>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	687a      	ldr	r2, [r7, #4]
 8000684:	429a      	cmp	r2, r3
 8000686:	d8f9      	bhi.n	800067c <delay_1ms+0x10>
}
 8000688:	46c0      	nop			; (mov r8, r8)
 800068a:	46c0      	nop			; (mov r8, r8)
 800068c:	46bd      	mov	sp, r7
 800068e:	b002      	add	sp, #8
 8000690:	bd80      	pop	{r7, pc}
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	20000024 	.word	0x20000024

08000698 <delay_10us>:

void delay_10us(uint32_t num1){
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
	delay_10us_cnt=0;
 80006a0:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <delay_10us+0x28>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
while (delay_10us_cnt < num1) {asm("NOP");}
 80006a6:	e000      	b.n	80006aa <delay_10us+0x12>
 80006a8:	46c0      	nop			; (mov r8, r8)
 80006aa:	4b05      	ldr	r3, [pc, #20]	; (80006c0 <delay_10us+0x28>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	429a      	cmp	r2, r3
 80006b2:	d8f9      	bhi.n	80006a8 <delay_10us+0x10>
}
 80006b4:	46c0      	nop			; (mov r8, r8)
 80006b6:	46c0      	nop			; (mov r8, r8)
 80006b8:	46bd      	mov	sp, r7
 80006ba:	b002      	add	sp, #8
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	20000028 	.word	0x20000028

080006c4 <gonder>:




void gonder(uint8_t a , uint8_t b , uint8_t c , uint8_t d){
 80006c4:	b5b0      	push	{r4, r5, r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	0005      	movs	r5, r0
 80006cc:	000c      	movs	r4, r1
 80006ce:	0010      	movs	r0, r2
 80006d0:	0019      	movs	r1, r3
 80006d2:	1dfb      	adds	r3, r7, #7
 80006d4:	1c2a      	adds	r2, r5, #0
 80006d6:	701a      	strb	r2, [r3, #0]
 80006d8:	1dbb      	adds	r3, r7, #6
 80006da:	1c22      	adds	r2, r4, #0
 80006dc:	701a      	strb	r2, [r3, #0]
 80006de:	1d7b      	adds	r3, r7, #5
 80006e0:	1c02      	adds	r2, r0, #0
 80006e2:	701a      	strb	r2, [r3, #0]
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	1c0a      	adds	r2, r1, #0
 80006e8:	701a      	strb	r2, [r3, #0]

	if(a==1){
 80006ea:	1dfb      	adds	r3, r7, #7
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d108      	bne.n	8000704 <gonder+0x40>

		set_(IN1);
 80006f2:	2380      	movs	r3, #128	; 0x80
 80006f4:	015a      	lsls	r2, r3, #5
 80006f6:	2390      	movs	r3, #144	; 0x90
 80006f8:	05db      	lsls	r3, r3, #23
 80006fa:	0011      	movs	r1, r2
 80006fc:	0018      	movs	r0, r3
 80006fe:	f7ff ff9c 	bl	800063a <LL_GPIO_SetOutputPin>
 8000702:	e00b      	b.n	800071c <gonder+0x58>
	}

	else if(a==0){
 8000704:	1dfb      	adds	r3, r7, #7
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d107      	bne.n	800071c <gonder+0x58>

		res_(IN1);
 800070c:	2380      	movs	r3, #128	; 0x80
 800070e:	015a      	lsls	r2, r3, #5
 8000710:	2390      	movs	r3, #144	; 0x90
 8000712:	05db      	lsls	r3, r3, #23
 8000714:	0011      	movs	r1, r2
 8000716:	0018      	movs	r0, r3
 8000718:	f7ff ff9b 	bl	8000652 <LL_GPIO_ResetOutputPin>
	}

	 if(b==1){
 800071c:	1dbb      	adds	r3, r7, #6
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	2b01      	cmp	r3, #1
 8000722:	d108      	bne.n	8000736 <gonder+0x72>

		set_(IN2);
 8000724:	2380      	movs	r3, #128	; 0x80
 8000726:	011a      	lsls	r2, r3, #4
 8000728:	2390      	movs	r3, #144	; 0x90
 800072a:	05db      	lsls	r3, r3, #23
 800072c:	0011      	movs	r1, r2
 800072e:	0018      	movs	r0, r3
 8000730:	f7ff ff83 	bl	800063a <LL_GPIO_SetOutputPin>
 8000734:	e00b      	b.n	800074e <gonder+0x8a>
	}

	else if(b==0){
 8000736:	1dbb      	adds	r3, r7, #6
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d107      	bne.n	800074e <gonder+0x8a>

		res_(IN2);
 800073e:	2380      	movs	r3, #128	; 0x80
 8000740:	011a      	lsls	r2, r3, #4
 8000742:	2390      	movs	r3, #144	; 0x90
 8000744:	05db      	lsls	r3, r3, #23
 8000746:	0011      	movs	r1, r2
 8000748:	0018      	movs	r0, r3
 800074a:	f7ff ff82 	bl	8000652 <LL_GPIO_ResetOutputPin>
	}

	 if(c==1){
 800074e:	1d7b      	adds	r3, r7, #5
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	2b01      	cmp	r3, #1
 8000754:	d108      	bne.n	8000768 <gonder+0xa4>

		set_(IN3);
 8000756:	2380      	movs	r3, #128	; 0x80
 8000758:	00da      	lsls	r2, r3, #3
 800075a:	2390      	movs	r3, #144	; 0x90
 800075c:	05db      	lsls	r3, r3, #23
 800075e:	0011      	movs	r1, r2
 8000760:	0018      	movs	r0, r3
 8000762:	f7ff ff6a 	bl	800063a <LL_GPIO_SetOutputPin>
 8000766:	e00b      	b.n	8000780 <gonder+0xbc>
	}

	else if(c==0){
 8000768:	1d7b      	adds	r3, r7, #5
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d107      	bne.n	8000780 <gonder+0xbc>

		res_(IN3);
 8000770:	2380      	movs	r3, #128	; 0x80
 8000772:	00da      	lsls	r2, r3, #3
 8000774:	2390      	movs	r3, #144	; 0x90
 8000776:	05db      	lsls	r3, r3, #23
 8000778:	0011      	movs	r1, r2
 800077a:	0018      	movs	r0, r3
 800077c:	f7ff ff69 	bl	8000652 <LL_GPIO_ResetOutputPin>
	}

	 if(d==1){
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	2b01      	cmp	r3, #1
 8000786:	d108      	bne.n	800079a <gonder+0xd6>

		set_(IN4);
 8000788:	2380      	movs	r3, #128	; 0x80
 800078a:	009a      	lsls	r2, r3, #2
 800078c:	2390      	movs	r3, #144	; 0x90
 800078e:	05db      	lsls	r3, r3, #23
 8000790:	0011      	movs	r1, r2
 8000792:	0018      	movs	r0, r3
 8000794:	f7ff ff51 	bl	800063a <LL_GPIO_SetOutputPin>
	else if(d==0){

		res_(IN4);
	}

}
 8000798:	e00b      	b.n	80007b2 <gonder+0xee>
	else if(d==0){
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d107      	bne.n	80007b2 <gonder+0xee>
		res_(IN4);
 80007a2:	2380      	movs	r3, #128	; 0x80
 80007a4:	009a      	lsls	r2, r3, #2
 80007a6:	2390      	movs	r3, #144	; 0x90
 80007a8:	05db      	lsls	r3, r3, #23
 80007aa:	0011      	movs	r1, r2
 80007ac:	0018      	movs	r0, r3
 80007ae:	f7ff ff50 	bl	8000652 <LL_GPIO_ResetOutputPin>
}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b002      	add	sp, #8
 80007b8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080007bc <sag>:


void sag(uint32_t bekle) {    // Sağa dönüş fonksiyonu
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  int i = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	60fb      	str	r3, [r7, #12]
  while(i < tamtur / 4){
 80007c8:	e052      	b.n	8000870 <sag+0xb4>
    gonder(1,0,0,1);     // Pinleri sola dönüşün tam tersine ayarlıyoruz
 80007ca:	2301      	movs	r3, #1
 80007cc:	2200      	movs	r2, #0
 80007ce:	2100      	movs	r1, #0
 80007d0:	2001      	movs	r0, #1
 80007d2:	f7ff ff77 	bl	80006c4 <gonder>
    delay_10us(bekle);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	0018      	movs	r0, r3
 80007da:	f7ff ff5d 	bl	8000698 <delay_10us>
    gonder(0,0,0,1);
 80007de:	2301      	movs	r3, #1
 80007e0:	2200      	movs	r2, #0
 80007e2:	2100      	movs	r1, #0
 80007e4:	2000      	movs	r0, #0
 80007e6:	f7ff ff6d 	bl	80006c4 <gonder>
    delay_10us(bekle);
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	0018      	movs	r0, r3
 80007ee:	f7ff ff53 	bl	8000698 <delay_10us>
    gonder(0,0,1,1);
 80007f2:	2301      	movs	r3, #1
 80007f4:	2201      	movs	r2, #1
 80007f6:	2100      	movs	r1, #0
 80007f8:	2000      	movs	r0, #0
 80007fa:	f7ff ff63 	bl	80006c4 <gonder>
    delay_10us(bekle);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	0018      	movs	r0, r3
 8000802:	f7ff ff49 	bl	8000698 <delay_10us>
    gonder(0,0,1,0);
 8000806:	2300      	movs	r3, #0
 8000808:	2201      	movs	r2, #1
 800080a:	2100      	movs	r1, #0
 800080c:	2000      	movs	r0, #0
 800080e:	f7ff ff59 	bl	80006c4 <gonder>
    delay_10us(bekle);
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	0018      	movs	r0, r3
 8000816:	f7ff ff3f 	bl	8000698 <delay_10us>
    gonder(0,1,1,0);
 800081a:	2300      	movs	r3, #0
 800081c:	2201      	movs	r2, #1
 800081e:	2101      	movs	r1, #1
 8000820:	2000      	movs	r0, #0
 8000822:	f7ff ff4f 	bl	80006c4 <gonder>
    delay_10us(bekle);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	0018      	movs	r0, r3
 800082a:	f7ff ff35 	bl	8000698 <delay_10us>
    gonder(0,1,0,0);
 800082e:	2300      	movs	r3, #0
 8000830:	2200      	movs	r2, #0
 8000832:	2101      	movs	r1, #1
 8000834:	2000      	movs	r0, #0
 8000836:	f7ff ff45 	bl	80006c4 <gonder>
    delay_10us(bekle);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	0018      	movs	r0, r3
 800083e:	f7ff ff2b 	bl	8000698 <delay_10us>
    gonder(1,1,0,0);
 8000842:	2300      	movs	r3, #0
 8000844:	2200      	movs	r2, #0
 8000846:	2101      	movs	r1, #1
 8000848:	2001      	movs	r0, #1
 800084a:	f7ff ff3b 	bl	80006c4 <gonder>
    delay_10us(bekle);
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	0018      	movs	r0, r3
 8000852:	f7ff ff21 	bl	8000698 <delay_10us>
    gonder(1,0,0,0);
 8000856:	2300      	movs	r3, #0
 8000858:	2200      	movs	r2, #0
 800085a:	2100      	movs	r1, #0
 800085c:	2001      	movs	r0, #1
 800085e:	f7ff ff31 	bl	80006c4 <gonder>
    delay_10us(bekle);
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	0018      	movs	r0, r3
 8000866:	f7ff ff17 	bl	8000698 <delay_10us>
    i++;
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	3301      	adds	r3, #1
 800086e:	60fb      	str	r3, [r7, #12]
  while(i < tamtur / 4){
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <sag+0xcc>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	089a      	lsrs	r2, r3, #2
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	429a      	cmp	r2, r3
 800087a:	d8a6      	bhi.n	80007ca <sag+0xe>
  }
}
 800087c:	46c0      	nop			; (mov r8, r8)
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b004      	add	sp, #16
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	20000000 	.word	0x20000000

0800088c <sol>:


void sol(uint32_t bekle) {    // Sola dönüş fonksiyonu
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  int i = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	60fb      	str	r3, [r7, #12]
  while(i < tamtur / 4){
 8000898:	e052      	b.n	8000940 <sol+0xb4>
    gonder(1,0,0,0);     // Pinleri belirli bir sırayla ayarlıyoruz
 800089a:	2300      	movs	r3, #0
 800089c:	2200      	movs	r2, #0
 800089e:	2100      	movs	r1, #0
 80008a0:	2001      	movs	r0, #1
 80008a2:	f7ff ff0f 	bl	80006c4 <gonder>
    delay_10us(bekle);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	0018      	movs	r0, r3
 80008aa:	f7ff fef5 	bl	8000698 <delay_10us>
    gonder(1,1,0,0);
 80008ae:	2300      	movs	r3, #0
 80008b0:	2200      	movs	r2, #0
 80008b2:	2101      	movs	r1, #1
 80008b4:	2001      	movs	r0, #1
 80008b6:	f7ff ff05 	bl	80006c4 <gonder>
    delay_10us(bekle);
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	0018      	movs	r0, r3
 80008be:	f7ff feeb 	bl	8000698 <delay_10us>
    gonder(0,1,0,0);
 80008c2:	2300      	movs	r3, #0
 80008c4:	2200      	movs	r2, #0
 80008c6:	2101      	movs	r1, #1
 80008c8:	2000      	movs	r0, #0
 80008ca:	f7ff fefb 	bl	80006c4 <gonder>
    delay_10us(bekle);
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	0018      	movs	r0, r3
 80008d2:	f7ff fee1 	bl	8000698 <delay_10us>
    gonder(0,1,1,0);
 80008d6:	2300      	movs	r3, #0
 80008d8:	2201      	movs	r2, #1
 80008da:	2101      	movs	r1, #1
 80008dc:	2000      	movs	r0, #0
 80008de:	f7ff fef1 	bl	80006c4 <gonder>
    delay_10us(bekle);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	0018      	movs	r0, r3
 80008e6:	f7ff fed7 	bl	8000698 <delay_10us>
    gonder(0,0,1,0);
 80008ea:	2300      	movs	r3, #0
 80008ec:	2201      	movs	r2, #1
 80008ee:	2100      	movs	r1, #0
 80008f0:	2000      	movs	r0, #0
 80008f2:	f7ff fee7 	bl	80006c4 <gonder>
    delay_10us(bekle);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	0018      	movs	r0, r3
 80008fa:	f7ff fecd 	bl	8000698 <delay_10us>
    gonder(0,0,1,1);
 80008fe:	2301      	movs	r3, #1
 8000900:	2201      	movs	r2, #1
 8000902:	2100      	movs	r1, #0
 8000904:	2000      	movs	r0, #0
 8000906:	f7ff fedd 	bl	80006c4 <gonder>
    delay_10us(bekle);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	0018      	movs	r0, r3
 800090e:	f7ff fec3 	bl	8000698 <delay_10us>
    gonder(0,0,0,1);
 8000912:	2301      	movs	r3, #1
 8000914:	2200      	movs	r2, #0
 8000916:	2100      	movs	r1, #0
 8000918:	2000      	movs	r0, #0
 800091a:	f7ff fed3 	bl	80006c4 <gonder>
    delay_10us(bekle);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	0018      	movs	r0, r3
 8000922:	f7ff feb9 	bl	8000698 <delay_10us>
    gonder(1,0,0,1);
 8000926:	2301      	movs	r3, #1
 8000928:	2200      	movs	r2, #0
 800092a:	2100      	movs	r1, #0
 800092c:	2001      	movs	r0, #1
 800092e:	f7ff fec9 	bl	80006c4 <gonder>
    delay_10us(bekle);
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	0018      	movs	r0, r3
 8000936:	f7ff feaf 	bl	8000698 <delay_10us>
    i++;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	3301      	adds	r3, #1
 800093e:	60fb      	str	r3, [r7, #12]
  while(i < tamtur / 4){
 8000940:	4b05      	ldr	r3, [pc, #20]	; (8000958 <sol+0xcc>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	089a      	lsrs	r2, r3, #2
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	429a      	cmp	r2, r3
 800094a:	d8a6      	bhi.n	800089a <sol+0xe>
  }
}
 800094c:	46c0      	nop			; (mov r8, r8)
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	46bd      	mov	sp, r7
 8000952:	b004      	add	sp, #16
 8000954:	bd80      	pop	{r7, pc}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	20000000 	.word	0x20000000

0800095c <TIM16_IRQHandler>:


void TIM16_IRQHandler(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
if (LL_TIM_IsActiveFlag_UPDATE(TIM16)) {
 8000960:	4b08      	ldr	r3, [pc, #32]	; (8000984 <TIM16_IRQHandler+0x28>)
 8000962:	0018      	movs	r0, r3
 8000964:	f7ff fe4a 	bl	80005fc <LL_TIM_IsActiveFlag_UPDATE>
 8000968:	1e03      	subs	r3, r0, #0
 800096a:	d008      	beq.n	800097e <TIM16_IRQHandler+0x22>
	LL_TIM_ClearFlag_UPDATE(TIM16);	
 800096c:	4b05      	ldr	r3, [pc, #20]	; (8000984 <TIM16_IRQHandler+0x28>)
 800096e:	0018      	movs	r0, r3
 8000970:	f7ff fe38 	bl	80005e4 <LL_TIM_ClearFlag_UPDATE>
// 10us
	delay_10us_cnt++;	
 8000974:	4b04      	ldr	r3, [pc, #16]	; (8000988 <TIM16_IRQHandler+0x2c>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	1c5a      	adds	r2, r3, #1
 800097a:	4b03      	ldr	r3, [pc, #12]	; (8000988 <TIM16_IRQHandler+0x2c>)
 800097c:	601a      	str	r2, [r3, #0]
}
}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	40014400 	.word	0x40014400
 8000988:	20000028 	.word	0x20000028

0800098c <TIM17_IRQHandler>:




void TIM17_IRQHandler(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
if (LL_TIM_IsActiveFlag_UPDATE(TIM17)) {
 8000990:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <TIM17_IRQHandler+0x28>)
 8000992:	0018      	movs	r0, r3
 8000994:	f7ff fe32 	bl	80005fc <LL_TIM_IsActiveFlag_UPDATE>
 8000998:	1e03      	subs	r3, r0, #0
 800099a:	d008      	beq.n	80009ae <TIM17_IRQHandler+0x22>
	LL_TIM_ClearFlag_UPDATE(TIM17);	
 800099c:	4b05      	ldr	r3, [pc, #20]	; (80009b4 <TIM17_IRQHandler+0x28>)
 800099e:	0018      	movs	r0, r3
 80009a0:	f7ff fe20 	bl	80005e4 <LL_TIM_ClearFlag_UPDATE>
// 1ms
delay_1ms_cnt++;
 80009a4:	4b04      	ldr	r3, [pc, #16]	; (80009b8 <TIM17_IRQHandler+0x2c>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	1c5a      	adds	r2, r3, #1
 80009aa:	4b03      	ldr	r3, [pc, #12]	; (80009b8 <TIM17_IRQHandler+0x2c>)
 80009ac:	601a      	str	r2, [r3, #0]
	}
}
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	40014800 	.word	0x40014800
 80009b8:	20000024 	.word	0x20000024

080009bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_SYSCFG);
 80009c0:	2001      	movs	r0, #1
 80009c2:	f7ff fda5 	bl	8000510 <LL_APB1_GRP2_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80009c6:	2380      	movs	r3, #128	; 0x80
 80009c8:	055b      	lsls	r3, r3, #21
 80009ca:	0018      	movs	r0, r3
 80009cc:	f7ff fd8a 	bl	80004e4 <LL_APB1_GRP1_EnableClock>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, 3);
 80009d0:	2301      	movs	r3, #1
 80009d2:	425b      	negs	r3, r3
 80009d4:	2103      	movs	r1, #3
 80009d6:	0018      	movs	r0, r3
 80009d8:	f7ff fc3c 	bl	8000254 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009dc:	f000 f848 	bl	8000a70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009e0:	f000 f8f6 	bl	8000bd0 <MX_GPIO_Init>
  MX_TIM16_Init();
 80009e4:	f000 f884 	bl	8000af0 <MX_TIM16_Init>
  MX_TIM17_Init();
 80009e8:	f000 f8ba 	bl	8000b60 <MX_TIM17_Init>
//LL_TIM_SetPrescaler(TIM14, 1);
//LL_TIM_EnableCounter(TIM14);
//LL_TIM_SetAutoReload(TIM14,239);
//////////TIM14 Settings///////////////////
//////////TIM16 Settings///////////////////
LL_TIM_EnableIT_UPDATE(TIM16);
 80009ec:	4b1d      	ldr	r3, [pc, #116]	; (8000a64 <main+0xa8>)
 80009ee:	0018      	movs	r0, r3
 80009f0:	f7ff fe15 	bl	800061e <LL_TIM_EnableIT_UPDATE>
LL_TIM_SetPrescaler(TIM16, 1);
 80009f4:	4b1b      	ldr	r3, [pc, #108]	; (8000a64 <main+0xa8>)
 80009f6:	2101      	movs	r1, #1
 80009f8:	0018      	movs	r0, r3
 80009fa:	f7ff fddb 	bl	80005b4 <LL_TIM_SetPrescaler>
LL_TIM_EnableCounter(TIM16);
 80009fe:	4b19      	ldr	r3, [pc, #100]	; (8000a64 <main+0xa8>)
 8000a00:	0018      	movs	r0, r3
 8000a02:	f7ff fdbb 	bl	800057c <LL_TIM_EnableCounter>
LL_TIM_SetAutoReload(TIM16,239);
 8000a06:	4b17      	ldr	r3, [pc, #92]	; (8000a64 <main+0xa8>)
 8000a08:	21ef      	movs	r1, #239	; 0xef
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f7ff fdde 	bl	80005cc <LL_TIM_SetAutoReload>
//////////TIM16 Settings///////////////////
//////////TIM17 Settings///////////////////
LL_TIM_EnableCounter(TIM17);
 8000a10:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <main+0xac>)
 8000a12:	0018      	movs	r0, r3
 8000a14:	f7ff fdb2 	bl	800057c <LL_TIM_EnableCounter>
LL_TIM_EnableIT_UPDATE(TIM17);
 8000a18:	4b13      	ldr	r3, [pc, #76]	; (8000a68 <main+0xac>)
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f7ff fdff 	bl	800061e <LL_TIM_EnableIT_UPDATE>
TIM17->PSC=0;
 8000a20:	4b11      	ldr	r3, [pc, #68]	; (8000a68 <main+0xac>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	629a      	str	r2, [r3, #40]	; 0x28
TIM17->ARR=47999;
 8000a26:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <main+0xac>)
 8000a28:	4a10      	ldr	r2, [pc, #64]	; (8000a6c <main+0xb0>)
 8000a2a:	62da      	str	r2, [r3, #44]	; 0x2c

#include "_Set_Timers.h"

 delay_1ms(20);
 8000a2c:	2014      	movs	r0, #20
 8000a2e:	f7ff fe1d 	bl	800066c <delay_1ms>
 delay_1ms(20);
 8000a32:	2014      	movs	r0, #20
 8000a34:	f7ff fe1a 	bl	800066c <delay_1ms>

 NVIC_SetPriority(SysTick_IRQn, 3);
 8000a38:	2301      	movs	r3, #1
 8000a3a:	425b      	negs	r3, r3
 8000a3c:	2103      	movs	r1, #3
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f7ff fc08 	bl	8000254 <__NVIC_SetPriority>
 NVIC_SetPriority(TIM16_IRQn, 3);
 8000a44:	2103      	movs	r1, #3
 8000a46:	2015      	movs	r0, #21
 8000a48:	f7ff fc04 	bl	8000254 <__NVIC_SetPriority>
 NVIC_SetPriority(TIM17_IRQn, 3);
 8000a4c:	2103      	movs	r1, #3
 8000a4e:	2016      	movs	r0, #22
 8000a50:	f7ff fc00 	bl	8000254 <__NVIC_SetPriority>

sag(100);
 8000a54:	2064      	movs	r0, #100	; 0x64
 8000a56:	f7ff feb1 	bl	80007bc <sag>
sol(100);
 8000a5a:	2064      	movs	r0, #100	; 0x64
 8000a5c:	f7ff ff16 	bl	800088c <sol>
sag(100);
 8000a60:	e7f8      	b.n	8000a54 <main+0x98>
 8000a62:	46c0      	nop			; (mov r8, r8)
 8000a64:	40014400 	.word	0x40014400
 8000a68:	40014800 	.word	0x40014800
 8000a6c:	0000bb7f 	.word	0x0000bb7f

08000a70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000a74:	2001      	movs	r0, #1
 8000a76:	f7ff fd61 	bl	800053c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1)
 8000a7a:	46c0      	nop			; (mov r8, r8)
 8000a7c:	f7ff fd72 	bl	8000564 <LL_FLASH_GetLatency>
 8000a80:	0003      	movs	r3, r0
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d1fa      	bne.n	8000a7c <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 8000a86:	f7ff fc53 	bl	8000330 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	f7ff fc5e 	bl	800034c <LL_RCC_HSI_IsReady>
 8000a90:	0003      	movs	r3, r0
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	d1fa      	bne.n	8000a8c <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8000a96:	2010      	movs	r0, #16
 8000a98:	f7ff fc68 	bl	800036c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_12);
 8000a9c:	23a0      	movs	r3, #160	; 0xa0
 8000a9e:	039b      	lsls	r3, r3, #14
 8000aa0:	0019      	movs	r1, r3
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	f7ff fce2 	bl	800046c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000aa8:	f7ff fcbe 	bl	8000428 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000aac:	46c0      	nop			; (mov r8, r8)
 8000aae:	f7ff fcc9 	bl	8000444 <LL_RCC_PLL_IsReady>
 8000ab2:	0003      	movs	r3, r0
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d1fa      	bne.n	8000aae <SystemClock_Config+0x3e>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000ab8:	2000      	movs	r0, #0
 8000aba:	f7ff fc8b 	bl	80003d4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f7ff fc9c 	bl	80003fc <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000ac4:	2002      	movs	r0, #2
 8000ac6:	f7ff fc65 	bl	8000394 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	f7ff fc76 	bl	80003bc <LL_RCC_GetSysClkSource>
 8000ad0:	0003      	movs	r3, r0
 8000ad2:	2b08      	cmp	r3, #8
 8000ad4:	d1fa      	bne.n	8000acc <SystemClock_Config+0x5c>
  {

  }
  LL_Init1msTick(48000000);
 8000ad6:	4b05      	ldr	r3, [pc, #20]	; (8000aec <SystemClock_Config+0x7c>)
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f000 fb41 	bl	8001160 <LL_Init1msTick>
  LL_SetSystemCoreClock(48000000);
 8000ade:	4b03      	ldr	r3, [pc, #12]	; (8000aec <SystemClock_Config+0x7c>)
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f000 fb4d 	bl	8001180 <LL_SetSystemCoreClock>
}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	02dc6c00 	.word	0x02dc6c00

08000af0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b086      	sub	sp, #24
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000af6:	1d3b      	adds	r3, r7, #4
 8000af8:	0018      	movs	r0, r3
 8000afa:	2314      	movs	r3, #20
 8000afc:	001a      	movs	r2, r3
 8000afe:	2100      	movs	r1, #0
 8000b00:	f000 fb4c 	bl	800119c <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_TIM16);
 8000b04:	2380      	movs	r3, #128	; 0x80
 8000b06:	029b      	lsls	r3, r3, #10
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f7ff fd01 	bl	8000510 <LL_APB1_GRP2_EnableClock>

  /* TIM16 interrupt Init */
  NVIC_SetPriority(TIM16_IRQn, 0);
 8000b0e:	2100      	movs	r1, #0
 8000b10:	2015      	movs	r0, #21
 8000b12:	f7ff fb9f 	bl	8000254 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM16_IRQn);
 8000b16:	2015      	movs	r0, #21
 8000b18:	f7ff fb82 	bl	8000220 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8000b1c:	1d3b      	adds	r3, r7, #4
 8000b1e:	2200      	movs	r2, #0
 8000b20:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	2200      	movs	r2, #0
 8000b26:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 65535;
 8000b28:	1d3b      	adds	r3, r7, #4
 8000b2a:	4a0b      	ldr	r2, [pc, #44]	; (8000b58 <MX_TIM16_Init+0x68>)
 8000b2c:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000b2e:	1d3b      	adds	r3, r7, #4
 8000b30:	2200      	movs	r2, #0
 8000b32:	60da      	str	r2, [r3, #12]
  TIM_InitStruct.RepetitionCounter = 0;
 8000b34:	1d3b      	adds	r3, r7, #4
 8000b36:	2200      	movs	r2, #0
 8000b38:	611a      	str	r2, [r3, #16]
  LL_TIM_Init(TIM16, &TIM_InitStruct);
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	4a07      	ldr	r2, [pc, #28]	; (8000b5c <MX_TIM16_Init+0x6c>)
 8000b3e:	0019      	movs	r1, r3
 8000b40:	0010      	movs	r0, r2
 8000b42:	f000 fa7b 	bl	800103c <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM16);
 8000b46:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <MX_TIM16_Init+0x6c>)
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f7ff fd25 	bl	8000598 <LL_TIM_EnableARRPreload>
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	b006      	add	sp, #24
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	0000ffff 	.word	0x0000ffff
 8000b5c:	40014400 	.word	0x40014400

08000b60 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b086      	sub	sp, #24
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000b66:	1d3b      	adds	r3, r7, #4
 8000b68:	0018      	movs	r0, r3
 8000b6a:	2314      	movs	r3, #20
 8000b6c:	001a      	movs	r2, r3
 8000b6e:	2100      	movs	r1, #0
 8000b70:	f000 fb14 	bl	800119c <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_TIM17);
 8000b74:	2380      	movs	r3, #128	; 0x80
 8000b76:	02db      	lsls	r3, r3, #11
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f7ff fcc9 	bl	8000510 <LL_APB1_GRP2_EnableClock>

  /* TIM17 interrupt Init */
  NVIC_SetPriority(TIM17_IRQn, 0);
 8000b7e:	2100      	movs	r1, #0
 8000b80:	2016      	movs	r0, #22
 8000b82:	f7ff fb67 	bl	8000254 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM17_IRQn);
 8000b86:	2016      	movs	r0, #22
 8000b88:	f7ff fb4a 	bl	8000220 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8000b8c:	1d3b      	adds	r3, r7, #4
 8000b8e:	2200      	movs	r2, #0
 8000b90:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000b92:	1d3b      	adds	r3, r7, #4
 8000b94:	2200      	movs	r2, #0
 8000b96:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 65535;
 8000b98:	1d3b      	adds	r3, r7, #4
 8000b9a:	4a0b      	ldr	r2, [pc, #44]	; (8000bc8 <MX_TIM17_Init+0x68>)
 8000b9c:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000b9e:	1d3b      	adds	r3, r7, #4
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	60da      	str	r2, [r3, #12]
  TIM_InitStruct.RepetitionCounter = 0;
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	611a      	str	r2, [r3, #16]
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	4a07      	ldr	r2, [pc, #28]	; (8000bcc <MX_TIM17_Init+0x6c>)
 8000bae:	0019      	movs	r1, r3
 8000bb0:	0010      	movs	r0, r2
 8000bb2:	f000 fa43 	bl	800103c <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM17);
 8000bb6:	4b05      	ldr	r3, [pc, #20]	; (8000bcc <MX_TIM17_Init+0x6c>)
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f7ff fced 	bl	8000598 <LL_TIM_EnableARRPreload>
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	b006      	add	sp, #24
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	46c0      	nop			; (mov r8, r8)
 8000bc8:	0000ffff 	.word	0x0000ffff
 8000bcc:	40014800 	.word	0x40014800

08000bd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd6:	003b      	movs	r3, r7
 8000bd8:	0018      	movs	r0, r3
 8000bda:	2318      	movs	r3, #24
 8000bdc:	001a      	movs	r2, r3
 8000bde:	2100      	movs	r1, #0
 8000be0:	f000 fadc 	bl	800119c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000be4:	2380      	movs	r3, #128	; 0x80
 8000be6:	029b      	lsls	r3, r3, #10
 8000be8:	0018      	movs	r0, r3
 8000bea:	f7ff fc65 	bl	80004b8 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SET_GPIO_Port, SET_Pin);
 8000bee:	2390      	movs	r3, #144	; 0x90
 8000bf0:	05db      	lsls	r3, r3, #23
 8000bf2:	2180      	movs	r1, #128	; 0x80
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f7ff fd2c 	bl	8000652 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(IN4_GPIO_Port, IN4_Pin);
 8000bfa:	2380      	movs	r3, #128	; 0x80
 8000bfc:	009a      	lsls	r2, r3, #2
 8000bfe:	2390      	movs	r3, #144	; 0x90
 8000c00:	05db      	lsls	r3, r3, #23
 8000c02:	0011      	movs	r1, r2
 8000c04:	0018      	movs	r0, r3
 8000c06:	f7ff fd24 	bl	8000652 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(IN3_GPIO_Port, IN3_Pin);
 8000c0a:	2380      	movs	r3, #128	; 0x80
 8000c0c:	00da      	lsls	r2, r3, #3
 8000c0e:	2390      	movs	r3, #144	; 0x90
 8000c10:	05db      	lsls	r3, r3, #23
 8000c12:	0011      	movs	r1, r2
 8000c14:	0018      	movs	r0, r3
 8000c16:	f7ff fd1c 	bl	8000652 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(IN2_GPIO_Port, IN2_Pin);
 8000c1a:	2380      	movs	r3, #128	; 0x80
 8000c1c:	011a      	lsls	r2, r3, #4
 8000c1e:	2390      	movs	r3, #144	; 0x90
 8000c20:	05db      	lsls	r3, r3, #23
 8000c22:	0011      	movs	r1, r2
 8000c24:	0018      	movs	r0, r3
 8000c26:	f7ff fd14 	bl	8000652 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(IN1_GPIO_Port, IN1_Pin);
 8000c2a:	2380      	movs	r3, #128	; 0x80
 8000c2c:	015a      	lsls	r2, r3, #5
 8000c2e:	2390      	movs	r3, #144	; 0x90
 8000c30:	05db      	lsls	r3, r3, #23
 8000c32:	0011      	movs	r1, r2
 8000c34:	0018      	movs	r0, r3
 8000c36:	f7ff fd0c 	bl	8000652 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SET_Pin;
 8000c3a:	003b      	movs	r3, r7
 8000c3c:	2280      	movs	r2, #128	; 0x80
 8000c3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c40:	003b      	movs	r3, r7
 8000c42:	2201      	movs	r2, #1
 8000c44:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c46:	003b      	movs	r3, r7
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c4c:	003b      	movs	r3, r7
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c52:	003b      	movs	r3, r7
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(SET_GPIO_Port, &GPIO_InitStruct);
 8000c58:	003a      	movs	r2, r7
 8000c5a:	2390      	movs	r3, #144	; 0x90
 8000c5c:	05db      	lsls	r3, r3, #23
 8000c5e:	0011      	movs	r1, r2
 8000c60:	0018      	movs	r0, r3
 8000c62:	f000 f95d 	bl	8000f20 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IN4_Pin;
 8000c66:	003b      	movs	r3, r7
 8000c68:	2280      	movs	r2, #128	; 0x80
 8000c6a:	0092      	lsls	r2, r2, #2
 8000c6c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c6e:	003b      	movs	r3, r7
 8000c70:	2201      	movs	r2, #1
 8000c72:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c74:	003b      	movs	r3, r7
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c7a:	003b      	movs	r3, r7
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c80:	003b      	movs	r3, r7
 8000c82:	2200      	movs	r2, #0
 8000c84:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(IN4_GPIO_Port, &GPIO_InitStruct);
 8000c86:	003a      	movs	r2, r7
 8000c88:	2390      	movs	r3, #144	; 0x90
 8000c8a:	05db      	lsls	r3, r3, #23
 8000c8c:	0011      	movs	r1, r2
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f000 f946 	bl	8000f20 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IN3_Pin;
 8000c94:	003b      	movs	r3, r7
 8000c96:	2280      	movs	r2, #128	; 0x80
 8000c98:	00d2      	lsls	r2, r2, #3
 8000c9a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c9c:	003b      	movs	r3, r7
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ca2:	003b      	movs	r3, r7
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ca8:	003b      	movs	r3, r7
 8000caa:	2200      	movs	r2, #0
 8000cac:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cae:	003b      	movs	r3, r7
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(IN3_GPIO_Port, &GPIO_InitStruct);
 8000cb4:	003a      	movs	r2, r7
 8000cb6:	2390      	movs	r3, #144	; 0x90
 8000cb8:	05db      	lsls	r3, r3, #23
 8000cba:	0011      	movs	r1, r2
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	f000 f92f 	bl	8000f20 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IN2_Pin;
 8000cc2:	003b      	movs	r3, r7
 8000cc4:	2280      	movs	r2, #128	; 0x80
 8000cc6:	0112      	lsls	r2, r2, #4
 8000cc8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000cca:	003b      	movs	r3, r7
 8000ccc:	2201      	movs	r2, #1
 8000cce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cd0:	003b      	movs	r3, r7
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cd6:	003b      	movs	r3, r7
 8000cd8:	2200      	movs	r2, #0
 8000cda:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cdc:	003b      	movs	r3, r7
 8000cde:	2200      	movs	r2, #0
 8000ce0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(IN2_GPIO_Port, &GPIO_InitStruct);
 8000ce2:	003a      	movs	r2, r7
 8000ce4:	2390      	movs	r3, #144	; 0x90
 8000ce6:	05db      	lsls	r3, r3, #23
 8000ce8:	0011      	movs	r1, r2
 8000cea:	0018      	movs	r0, r3
 8000cec:	f000 f918 	bl	8000f20 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IN1_Pin;
 8000cf0:	003b      	movs	r3, r7
 8000cf2:	2280      	movs	r2, #128	; 0x80
 8000cf4:	0152      	lsls	r2, r2, #5
 8000cf6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000cf8:	003b      	movs	r3, r7
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cfe:	003b      	movs	r3, r7
 8000d00:	2200      	movs	r2, #0
 8000d02:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d04:	003b      	movs	r3, r7
 8000d06:	2200      	movs	r2, #0
 8000d08:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d0a:	003b      	movs	r3, r7
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(IN1_GPIO_Port, &GPIO_InitStruct);
 8000d10:	003a      	movs	r2, r7
 8000d12:	2390      	movs	r3, #144	; 0x90
 8000d14:	05db      	lsls	r3, r3, #23
 8000d16:	0011      	movs	r1, r2
 8000d18:	0018      	movs	r0, r3
 8000d1a:	f000 f901 	bl	8000f20 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	46bd      	mov	sp, r7
 8000d22:	b006      	add	sp, #24
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d2a:	e7fe      	b.n	8000d2a <NMI_Handler+0x4>

08000d2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d30:	e7fe      	b.n	8000d30 <HardFault_Handler+0x4>

08000d32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d32:	b580      	push	{r7, lr}
 8000d34:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d40:	46c0      	nop			; (mov r8, r8)
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000d54:	46c0      	nop			; (mov r8, r8)
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d5c:	480d      	ldr	r0, [pc, #52]	; (8000d94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d5e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d60:	f7ff fff6 	bl	8000d50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d64:	480c      	ldr	r0, [pc, #48]	; (8000d98 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d66:	490d      	ldr	r1, [pc, #52]	; (8000d9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d68:	4a0d      	ldr	r2, [pc, #52]	; (8000da0 <LoopForever+0xe>)
  movs r3, #0
 8000d6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d6c:	e002      	b.n	8000d74 <LoopCopyDataInit>

08000d6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d72:	3304      	adds	r3, #4

08000d74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d78:	d3f9      	bcc.n	8000d6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d7a:	4a0a      	ldr	r2, [pc, #40]	; (8000da4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d7c:	4c0a      	ldr	r4, [pc, #40]	; (8000da8 <LoopForever+0x16>)
  movs r3, #0
 8000d7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d80:	e001      	b.n	8000d86 <LoopFillZerobss>

08000d82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d84:	3204      	adds	r2, #4

08000d86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d88:	d3fb      	bcc.n	8000d82 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d8a:	f000 fa0f 	bl	80011ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d8e:	f7ff fe15 	bl	80009bc <main>

08000d92 <LoopForever>:

LoopForever:
    b LoopForever
 8000d92:	e7fe      	b.n	8000d92 <LoopForever>
  ldr   r0, =_estack
 8000d94:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000d98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d9c:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 8000da0:	08001214 	.word	0x08001214
  ldr r2, =_sbss
 8000da4:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8000da8:	2000002c 	.word	0x2000002c

08000dac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dac:	e7fe      	b.n	8000dac <ADC1_IRQHandler>

08000dae <LL_GPIO_SetPinMode>:
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b084      	sub	sp, #16
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	60f8      	str	r0, [r7, #12]
 8000db6:	60b9      	str	r1, [r7, #8]
 8000db8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	6819      	ldr	r1, [r3, #0]
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	435b      	muls	r3, r3
 8000dc2:	001a      	movs	r2, r3
 8000dc4:	0013      	movs	r3, r2
 8000dc6:	005b      	lsls	r3, r3, #1
 8000dc8:	189b      	adds	r3, r3, r2
 8000dca:	43db      	mvns	r3, r3
 8000dcc:	400b      	ands	r3, r1
 8000dce:	001a      	movs	r2, r3
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	435b      	muls	r3, r3
 8000dd4:	6879      	ldr	r1, [r7, #4]
 8000dd6:	434b      	muls	r3, r1
 8000dd8:	431a      	orrs	r2, r3
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	601a      	str	r2, [r3, #0]
}
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	46bd      	mov	sp, r7
 8000de2:	b004      	add	sp, #16
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <LL_GPIO_SetPinOutputType>:
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b084      	sub	sp, #16
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	60f8      	str	r0, [r7, #12]
 8000dee:	60b9      	str	r1, [r7, #8]
 8000df0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	68ba      	ldr	r2, [r7, #8]
 8000df8:	43d2      	mvns	r2, r2
 8000dfa:	401a      	ands	r2, r3
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	6879      	ldr	r1, [r7, #4]
 8000e00:	434b      	muls	r3, r1
 8000e02:	431a      	orrs	r2, r3
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	605a      	str	r2, [r3, #4]
}
 8000e08:	46c0      	nop			; (mov r8, r8)
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	b004      	add	sp, #16
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <LL_GPIO_SetPinSpeed>:
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	6899      	ldr	r1, [r3, #8]
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	435b      	muls	r3, r3
 8000e24:	001a      	movs	r2, r3
 8000e26:	0013      	movs	r3, r2
 8000e28:	005b      	lsls	r3, r3, #1
 8000e2a:	189b      	adds	r3, r3, r2
 8000e2c:	43db      	mvns	r3, r3
 8000e2e:	400b      	ands	r3, r1
 8000e30:	001a      	movs	r2, r3
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	435b      	muls	r3, r3
 8000e36:	6879      	ldr	r1, [r7, #4]
 8000e38:	434b      	muls	r3, r1
 8000e3a:	431a      	orrs	r2, r3
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	609a      	str	r2, [r3, #8]
}
 8000e40:	46c0      	nop			; (mov r8, r8)
 8000e42:	46bd      	mov	sp, r7
 8000e44:	b004      	add	sp, #16
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <LL_GPIO_SetPinPull>:
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	68d9      	ldr	r1, [r3, #12]
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	435b      	muls	r3, r3
 8000e5c:	001a      	movs	r2, r3
 8000e5e:	0013      	movs	r3, r2
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	189b      	adds	r3, r3, r2
 8000e64:	43db      	mvns	r3, r3
 8000e66:	400b      	ands	r3, r1
 8000e68:	001a      	movs	r2, r3
 8000e6a:	68bb      	ldr	r3, [r7, #8]
 8000e6c:	435b      	muls	r3, r3
 8000e6e:	6879      	ldr	r1, [r7, #4]
 8000e70:	434b      	muls	r3, r1
 8000e72:	431a      	orrs	r2, r3
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	60da      	str	r2, [r3, #12]
}
 8000e78:	46c0      	nop			; (mov r8, r8)
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	b004      	add	sp, #16
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <LL_GPIO_SetAFPin_0_7>:
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	60f8      	str	r0, [r7, #12]
 8000e88:	60b9      	str	r1, [r7, #8]
 8000e8a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	6a19      	ldr	r1, [r3, #32]
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	435b      	muls	r3, r3
 8000e94:	68ba      	ldr	r2, [r7, #8]
 8000e96:	4353      	muls	r3, r2
 8000e98:	68ba      	ldr	r2, [r7, #8]
 8000e9a:	435a      	muls	r2, r3
 8000e9c:	0013      	movs	r3, r2
 8000e9e:	011b      	lsls	r3, r3, #4
 8000ea0:	1a9b      	subs	r3, r3, r2
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	400b      	ands	r3, r1
 8000ea6:	001a      	movs	r2, r3
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	435b      	muls	r3, r3
 8000eac:	68b9      	ldr	r1, [r7, #8]
 8000eae:	434b      	muls	r3, r1
 8000eb0:	68b9      	ldr	r1, [r7, #8]
 8000eb2:	434b      	muls	r3, r1
 8000eb4:	6879      	ldr	r1, [r7, #4]
 8000eb6:	434b      	muls	r3, r1
 8000eb8:	431a      	orrs	r2, r3
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	621a      	str	r2, [r3, #32]
}
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b004      	add	sp, #16
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <LL_GPIO_SetAFPin_8_15>:
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b084      	sub	sp, #16
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	60f8      	str	r0, [r7, #12]
 8000ece:	60b9      	str	r1, [r7, #8]
 8000ed0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	0a1b      	lsrs	r3, r3, #8
 8000eda:	68ba      	ldr	r2, [r7, #8]
 8000edc:	0a12      	lsrs	r2, r2, #8
 8000ede:	4353      	muls	r3, r2
 8000ee0:	68ba      	ldr	r2, [r7, #8]
 8000ee2:	0a12      	lsrs	r2, r2, #8
 8000ee4:	4353      	muls	r3, r2
 8000ee6:	68ba      	ldr	r2, [r7, #8]
 8000ee8:	0a12      	lsrs	r2, r2, #8
 8000eea:	435a      	muls	r2, r3
 8000eec:	0013      	movs	r3, r2
 8000eee:	011b      	lsls	r3, r3, #4
 8000ef0:	1a9b      	subs	r3, r3, r2
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	400b      	ands	r3, r1
 8000ef6:	001a      	movs	r2, r3
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	0a1b      	lsrs	r3, r3, #8
 8000efc:	68b9      	ldr	r1, [r7, #8]
 8000efe:	0a09      	lsrs	r1, r1, #8
 8000f00:	434b      	muls	r3, r1
 8000f02:	68b9      	ldr	r1, [r7, #8]
 8000f04:	0a09      	lsrs	r1, r1, #8
 8000f06:	434b      	muls	r3, r1
 8000f08:	68b9      	ldr	r1, [r7, #8]
 8000f0a:	0a09      	lsrs	r1, r1, #8
 8000f0c:	434b      	muls	r3, r1
 8000f0e:	6879      	ldr	r1, [r7, #4]
 8000f10:	434b      	muls	r3, r1
 8000f12:	431a      	orrs	r2, r3
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000f18:	46c0      	nop			; (mov r8, r8)
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	b004      	add	sp, #16
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000f2e:	e048      	b.n	8000fc2 <LL_GPIO_Init+0xa2>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2101      	movs	r1, #1
 8000f36:	68fa      	ldr	r2, [r7, #12]
 8000f38:	4091      	lsls	r1, r2
 8000f3a:	000a      	movs	r2, r1
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d03a      	beq.n	8000fbc <LL_GPIO_Init+0x9c>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d003      	beq.n	8000f56 <LL_GPIO_Init+0x36>
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	2b02      	cmp	r3, #2
 8000f54:	d10e      	bne.n	8000f74 <LL_GPIO_Init+0x54>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	689a      	ldr	r2, [r3, #8]
 8000f5a:	68b9      	ldr	r1, [r7, #8]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f7ff ff56 	bl	8000e10 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	6819      	ldr	r1, [r3, #0]
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	68da      	ldr	r2, [r3, #12]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	0018      	movs	r0, r3
 8000f70:	f7ff ff39 	bl	8000de6 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	691a      	ldr	r2, [r3, #16]
 8000f78:	68b9      	ldr	r1, [r7, #8]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	f7ff ff63 	bl	8000e48 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d111      	bne.n	8000fae <LL_GPIO_Init+0x8e>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	2bff      	cmp	r3, #255	; 0xff
 8000f8e:	d807      	bhi.n	8000fa0 <LL_GPIO_Init+0x80>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	695a      	ldr	r2, [r3, #20]
 8000f94:	68b9      	ldr	r1, [r7, #8]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	0018      	movs	r0, r3
 8000f9a:	f7ff ff71 	bl	8000e80 <LL_GPIO_SetAFPin_0_7>
 8000f9e:	e006      	b.n	8000fae <LL_GPIO_Init+0x8e>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	695a      	ldr	r2, [r3, #20]
 8000fa4:	68b9      	ldr	r1, [r7, #8]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f7ff ff8c 	bl	8000ec6 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685a      	ldr	r2, [r3, #4]
 8000fb2:	68b9      	ldr	r1, [r7, #8]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f7ff fef9 	bl	8000dae <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	40da      	lsrs	r2, r3
 8000fca:	1e13      	subs	r3, r2, #0
 8000fcc:	d1b0      	bne.n	8000f30 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	b004      	add	sp, #16
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <LL_TIM_SetPrescaler>:
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	683a      	ldr	r2, [r7, #0]
 8000fe6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fe8:	46c0      	nop			; (mov r8, r8)
 8000fea:	46bd      	mov	sp, r7
 8000fec:	b002      	add	sp, #8
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <LL_TIM_SetAutoReload>:
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	683a      	ldr	r2, [r7, #0]
 8000ffe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001000:	46c0      	nop			; (mov r8, r8)
 8001002:	46bd      	mov	sp, r7
 8001004:	b002      	add	sp, #8
 8001006:	bd80      	pop	{r7, pc}

08001008 <LL_TIM_SetRepetitionCounter>:
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	683a      	ldr	r2, [r7, #0]
 8001016:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001018:	46c0      	nop			; (mov r8, r8)
 800101a:	46bd      	mov	sp, r7
 800101c:	b002      	add	sp, #8
 800101e:	bd80      	pop	{r7, pc}

08001020 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	2201      	movs	r2, #1
 800102e:	431a      	orrs	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	615a      	str	r2, [r3, #20]
}
 8001034:	46c0      	nop			; (mov r8, r8)
 8001036:	46bd      	mov	sp, r7
 8001038:	b002      	add	sp, #8
 800103a:	bd80      	pop	{r7, pc}

0800103c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	4a30      	ldr	r2, [pc, #192]	; (8001110 <LL_TIM_Init+0xd4>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d003      	beq.n	800105c <LL_TIM_Init+0x20>
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	4a2f      	ldr	r2, [pc, #188]	; (8001114 <LL_TIM_Init+0xd8>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d107      	bne.n	800106c <LL_TIM_Init+0x30>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	2270      	movs	r2, #112	; 0x70
 8001060:	4393      	bics	r3, r2
 8001062:	001a      	movs	r2, r3
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	4313      	orrs	r3, r2
 800106a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	4a28      	ldr	r2, [pc, #160]	; (8001110 <LL_TIM_Init+0xd4>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d013      	beq.n	800109c <LL_TIM_Init+0x60>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4a27      	ldr	r2, [pc, #156]	; (8001114 <LL_TIM_Init+0xd8>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d00f      	beq.n	800109c <LL_TIM_Init+0x60>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a26      	ldr	r2, [pc, #152]	; (8001118 <LL_TIM_Init+0xdc>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d00b      	beq.n	800109c <LL_TIM_Init+0x60>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a25      	ldr	r2, [pc, #148]	; (800111c <LL_TIM_Init+0xe0>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d007      	beq.n	800109c <LL_TIM_Init+0x60>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a24      	ldr	r2, [pc, #144]	; (8001120 <LL_TIM_Init+0xe4>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d003      	beq.n	800109c <LL_TIM_Init+0x60>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4a23      	ldr	r2, [pc, #140]	; (8001124 <LL_TIM_Init+0xe8>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d106      	bne.n	80010aa <LL_TIM_Init+0x6e>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	4a22      	ldr	r2, [pc, #136]	; (8001128 <LL_TIM_Init+0xec>)
 80010a0:	401a      	ands	r2, r3
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68fa      	ldr	r2, [r7, #12]
 80010ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	689a      	ldr	r2, [r3, #8]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	0011      	movs	r1, r2
 80010b8:	0018      	movs	r0, r3
 80010ba:	f7ff ff99 	bl	8000ff0 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	881b      	ldrh	r3, [r3, #0]
 80010c2:	001a      	movs	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	0011      	movs	r1, r2
 80010c8:	0018      	movs	r0, r3
 80010ca:	f7ff ff85 	bl	8000fd8 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a0f      	ldr	r2, [pc, #60]	; (8001110 <LL_TIM_Init+0xd4>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d00b      	beq.n	80010ee <LL_TIM_Init+0xb2>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a10      	ldr	r2, [pc, #64]	; (800111c <LL_TIM_Init+0xe0>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d007      	beq.n	80010ee <LL_TIM_Init+0xb2>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a0f      	ldr	r2, [pc, #60]	; (8001120 <LL_TIM_Init+0xe4>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d003      	beq.n	80010ee <LL_TIM_Init+0xb2>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a0e      	ldr	r2, [pc, #56]	; (8001124 <LL_TIM_Init+0xe8>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d106      	bne.n	80010fc <LL_TIM_Init+0xc0>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	691a      	ldr	r2, [r3, #16]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	0011      	movs	r1, r2
 80010f6:	0018      	movs	r0, r3
 80010f8:	f7ff ff86 	bl	8001008 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	0018      	movs	r0, r3
 8001100:	f7ff ff8e 	bl	8001020 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001104:	2300      	movs	r3, #0
}
 8001106:	0018      	movs	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	b004      	add	sp, #16
 800110c:	bd80      	pop	{r7, pc}
 800110e:	46c0      	nop			; (mov r8, r8)
 8001110:	40012c00 	.word	0x40012c00
 8001114:	40000400 	.word	0x40000400
 8001118:	40002000 	.word	0x40002000
 800111c:	40014000 	.word	0x40014000
 8001120:	40014400 	.word	0x40014400
 8001124:	40014800 	.word	0x40014800
 8001128:	fffffcff 	.word	0xfffffcff

0800112c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001136:	6839      	ldr	r1, [r7, #0]
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7fe ffe5 	bl	8000108 <__udivsi3>
 800113e:	0003      	movs	r3, r0
 8001140:	001a      	movs	r2, r3
 8001142:	4b06      	ldr	r3, [pc, #24]	; (800115c <LL_InitTick+0x30>)
 8001144:	3a01      	subs	r2, #1
 8001146:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001148:	4b04      	ldr	r3, [pc, #16]	; (800115c <LL_InitTick+0x30>)
 800114a:	2200      	movs	r2, #0
 800114c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800114e:	4b03      	ldr	r3, [pc, #12]	; (800115c <LL_InitTick+0x30>)
 8001150:	2205      	movs	r2, #5
 8001152:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001154:	46c0      	nop			; (mov r8, r8)
 8001156:	46bd      	mov	sp, r7
 8001158:	b002      	add	sp, #8
 800115a:	bd80      	pop	{r7, pc}
 800115c:	e000e010 	.word	0xe000e010

08001160 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001168:	23fa      	movs	r3, #250	; 0xfa
 800116a:	009a      	lsls	r2, r3, #2
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	0011      	movs	r1, r2
 8001170:	0018      	movs	r0, r3
 8001172:	f7ff ffdb 	bl	800112c <LL_InitTick>
}
 8001176:	46c0      	nop			; (mov r8, r8)
 8001178:	46bd      	mov	sp, r7
 800117a:	b002      	add	sp, #8
 800117c:	bd80      	pop	{r7, pc}
	...

08001180 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001188:	4b03      	ldr	r3, [pc, #12]	; (8001198 <LL_SetSystemCoreClock+0x18>)
 800118a:	687a      	ldr	r2, [r7, #4]
 800118c:	601a      	str	r2, [r3, #0]
}
 800118e:	46c0      	nop			; (mov r8, r8)
 8001190:	46bd      	mov	sp, r7
 8001192:	b002      	add	sp, #8
 8001194:	bd80      	pop	{r7, pc}
 8001196:	46c0      	nop			; (mov r8, r8)
 8001198:	20000004 	.word	0x20000004

0800119c <memset>:
 800119c:	0003      	movs	r3, r0
 800119e:	1882      	adds	r2, r0, r2
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d100      	bne.n	80011a6 <memset+0xa>
 80011a4:	4770      	bx	lr
 80011a6:	7019      	strb	r1, [r3, #0]
 80011a8:	3301      	adds	r3, #1
 80011aa:	e7f9      	b.n	80011a0 <memset+0x4>

080011ac <__libc_init_array>:
 80011ac:	b570      	push	{r4, r5, r6, lr}
 80011ae:	2600      	movs	r6, #0
 80011b0:	4c0c      	ldr	r4, [pc, #48]	; (80011e4 <__libc_init_array+0x38>)
 80011b2:	4d0d      	ldr	r5, [pc, #52]	; (80011e8 <__libc_init_array+0x3c>)
 80011b4:	1b64      	subs	r4, r4, r5
 80011b6:	10a4      	asrs	r4, r4, #2
 80011b8:	42a6      	cmp	r6, r4
 80011ba:	d109      	bne.n	80011d0 <__libc_init_array+0x24>
 80011bc:	2600      	movs	r6, #0
 80011be:	f000 f819 	bl	80011f4 <_init>
 80011c2:	4c0a      	ldr	r4, [pc, #40]	; (80011ec <__libc_init_array+0x40>)
 80011c4:	4d0a      	ldr	r5, [pc, #40]	; (80011f0 <__libc_init_array+0x44>)
 80011c6:	1b64      	subs	r4, r4, r5
 80011c8:	10a4      	asrs	r4, r4, #2
 80011ca:	42a6      	cmp	r6, r4
 80011cc:	d105      	bne.n	80011da <__libc_init_array+0x2e>
 80011ce:	bd70      	pop	{r4, r5, r6, pc}
 80011d0:	00b3      	lsls	r3, r6, #2
 80011d2:	58eb      	ldr	r3, [r5, r3]
 80011d4:	4798      	blx	r3
 80011d6:	3601      	adds	r6, #1
 80011d8:	e7ee      	b.n	80011b8 <__libc_init_array+0xc>
 80011da:	00b3      	lsls	r3, r6, #2
 80011dc:	58eb      	ldr	r3, [r5, r3]
 80011de:	4798      	blx	r3
 80011e0:	3601      	adds	r6, #1
 80011e2:	e7f2      	b.n	80011ca <__libc_init_array+0x1e>
 80011e4:	0800120c 	.word	0x0800120c
 80011e8:	0800120c 	.word	0x0800120c
 80011ec:	08001210 	.word	0x08001210
 80011f0:	0800120c 	.word	0x0800120c

080011f4 <_init>:
 80011f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011fa:	bc08      	pop	{r3}
 80011fc:	469e      	mov	lr, r3
 80011fe:	4770      	bx	lr

08001200 <_fini>:
 8001200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001202:	46c0      	nop			; (mov r8, r8)
 8001204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001206:	bc08      	pop	{r3}
 8001208:	469e      	mov	lr, r3
 800120a:	4770      	bx	lr
