#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x6431cf517160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6431cf519aa0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x6431cf554e00 .functor NOT 1, L_0x6431cf5903f0, C4<0>, C4<0>, C4<0>;
L_0x6431cf542f60 .functor XOR 8, L_0x6431cf58ff80, L_0x6431cf590140, C4<00000000>, C4<00000000>;
L_0x6431cf531ab0 .functor XOR 8, L_0x6431cf542f60, L_0x6431cf590280, C4<00000000>, C4<00000000>;
v0x6431cf58db60_0 .net *"_ivl_10", 7 0, L_0x6431cf590280;  1 drivers
v0x6431cf58dc60_0 .net *"_ivl_12", 7 0, L_0x6431cf531ab0;  1 drivers
v0x6431cf58dd40_0 .net *"_ivl_2", 7 0, L_0x6431cf58fee0;  1 drivers
v0x6431cf58de00_0 .net *"_ivl_4", 7 0, L_0x6431cf58ff80;  1 drivers
v0x6431cf58dee0_0 .net *"_ivl_6", 7 0, L_0x6431cf590140;  1 drivers
v0x6431cf58e010_0 .net *"_ivl_8", 7 0, L_0x6431cf542f60;  1 drivers
v0x6431cf58e0f0_0 .net "areset", 0 0, L_0x6431cf516010;  1 drivers
v0x6431cf58e190_0 .var "clk", 0 0;
v0x6431cf58e230_0 .net "predict_history_dut", 6 0, v0x6431cf58cef0_0;  1 drivers
v0x6431cf58e380_0 .net "predict_history_ref", 6 0, L_0x6431cf58fd50;  1 drivers
v0x6431cf58e420_0 .net "predict_pc", 6 0, L_0x6431cf58efe0;  1 drivers
v0x6431cf58e4c0_0 .net "predict_taken_dut", 0 0, v0x6431cf58d130_0;  1 drivers
v0x6431cf58e560_0 .net "predict_taken_ref", 0 0, L_0x6431cf58fb90;  1 drivers
v0x6431cf58e600_0 .net "predict_valid", 0 0, v0x6431cf58a260_0;  1 drivers
v0x6431cf58e6a0_0 .var/2u "stats1", 223 0;
v0x6431cf58e740_0 .var/2u "strobe", 0 0;
v0x6431cf58e800_0 .net "tb_match", 0 0, L_0x6431cf5903f0;  1 drivers
v0x6431cf58e9b0_0 .net "tb_mismatch", 0 0, L_0x6431cf554e00;  1 drivers
v0x6431cf58ea50_0 .net "train_history", 6 0, L_0x6431cf58f590;  1 drivers
v0x6431cf58eb10_0 .net "train_mispredicted", 0 0, L_0x6431cf58f430;  1 drivers
v0x6431cf58ebb0_0 .net "train_pc", 6 0, L_0x6431cf58f720;  1 drivers
v0x6431cf58ec70_0 .net "train_taken", 0 0, L_0x6431cf58f210;  1 drivers
v0x6431cf58ed10_0 .net "train_valid", 0 0, v0x6431cf58abe0_0;  1 drivers
v0x6431cf58edb0_0 .net "wavedrom_enable", 0 0, v0x6431cf58acb0_0;  1 drivers
v0x6431cf58ee50_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x6431cf58ad50_0;  1 drivers
v0x6431cf58eef0_0 .net "wavedrom_title", 511 0, v0x6431cf58ae30_0;  1 drivers
L_0x6431cf58fee0 .concat [ 7 1 0 0], L_0x6431cf58fd50, L_0x6431cf58fb90;
L_0x6431cf58ff80 .concat [ 7 1 0 0], L_0x6431cf58fd50, L_0x6431cf58fb90;
L_0x6431cf590140 .concat [ 7 1 0 0], v0x6431cf58cef0_0, v0x6431cf58d130_0;
L_0x6431cf590280 .concat [ 7 1 0 0], L_0x6431cf58fd50, L_0x6431cf58fb90;
L_0x6431cf5903f0 .cmp/eeq 8, L_0x6431cf58fee0, L_0x6431cf531ab0;
S_0x6431cf51b530 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x6431cf519aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x6431cf5151a0 .param/l "LNT" 0 3 22, C4<01>;
P_0x6431cf5151e0 .param/l "LT" 0 3 22, C4<10>;
P_0x6431cf515220 .param/l "SNT" 0 3 22, C4<00>;
P_0x6431cf515260 .param/l "ST" 0 3 22, C4<11>;
P_0x6431cf5152a0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x6431cf5161e0 .functor XOR 7, v0x6431cf588210_0, L_0x6431cf58efe0, C4<0000000>, C4<0000000>;
L_0x6431cf516760 .functor XOR 7, L_0x6431cf58f590, L_0x6431cf58f720, C4<0000000>, C4<0000000>;
v0x6431cf554c90_0 .net *"_ivl_11", 0 0, L_0x6431cf58faa0;  1 drivers
L_0x76a9f40821c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x6431cf554f60_0 .net *"_ivl_12", 0 0, L_0x76a9f40821c8;  1 drivers
L_0x76a9f4082210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6431cf515e90_0 .net *"_ivl_16", 6 0, L_0x76a9f4082210;  1 drivers
v0x6431cf5160d0_0 .net *"_ivl_4", 1 0, L_0x6431cf58f8b0;  1 drivers
v0x6431cf5162a0_0 .net *"_ivl_6", 8 0, L_0x6431cf58f9b0;  1 drivers
L_0x76a9f4082180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6431cf516820_0 .net *"_ivl_9", 1 0, L_0x76a9f4082180;  1 drivers
v0x6431cf587ef0_0 .net "areset", 0 0, L_0x6431cf516010;  alias, 1 drivers
v0x6431cf587fb0_0 .net "clk", 0 0, v0x6431cf58e190_0;  1 drivers
v0x6431cf588070 .array "pht", 0 127, 1 0;
v0x6431cf588130_0 .net "predict_history", 6 0, L_0x6431cf58fd50;  alias, 1 drivers
v0x6431cf588210_0 .var "predict_history_r", 6 0;
v0x6431cf5882f0_0 .net "predict_index", 6 0, L_0x6431cf5161e0;  1 drivers
v0x6431cf5883d0_0 .net "predict_pc", 6 0, L_0x6431cf58efe0;  alias, 1 drivers
v0x6431cf5884b0_0 .net "predict_taken", 0 0, L_0x6431cf58fb90;  alias, 1 drivers
v0x6431cf588570_0 .net "predict_valid", 0 0, v0x6431cf58a260_0;  alias, 1 drivers
v0x6431cf588630_0 .net "train_history", 6 0, L_0x6431cf58f590;  alias, 1 drivers
v0x6431cf588710_0 .net "train_index", 6 0, L_0x6431cf516760;  1 drivers
v0x6431cf588900_0 .net "train_mispredicted", 0 0, L_0x6431cf58f430;  alias, 1 drivers
v0x6431cf5889c0_0 .net "train_pc", 6 0, L_0x6431cf58f720;  alias, 1 drivers
v0x6431cf588aa0_0 .net "train_taken", 0 0, L_0x6431cf58f210;  alias, 1 drivers
v0x6431cf588b60_0 .net "train_valid", 0 0, v0x6431cf58abe0_0;  alias, 1 drivers
E_0x6431cf5286d0 .event posedge, v0x6431cf587ef0_0, v0x6431cf587fb0_0;
L_0x6431cf58f8b0 .array/port v0x6431cf588070, L_0x6431cf58f9b0;
L_0x6431cf58f9b0 .concat [ 7 2 0 0], L_0x6431cf5161e0, L_0x76a9f4082180;
L_0x6431cf58faa0 .part L_0x6431cf58f8b0, 1, 1;
L_0x6431cf58fb90 .functor MUXZ 1, L_0x76a9f40821c8, L_0x6431cf58faa0, v0x6431cf58a260_0, C4<>;
L_0x6431cf58fd50 .functor MUXZ 7, L_0x76a9f4082210, v0x6431cf588210_0, v0x6431cf58a260_0, C4<>;
S_0x6431cf52e880 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x6431cf51b530;
 .timescale -12 -12;
v0x6431cf554870_0 .var/i "i", 31 0;
S_0x6431cf588d80 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x6431cf519aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x6431cf588f30 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x6431cf516010 .functor BUFZ 1, v0x6431cf58a330_0, C4<0>, C4<0>, C4<0>;
L_0x76a9f40820a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x6431cf589b50_0 .net *"_ivl_10", 0 0, L_0x76a9f40820a8;  1 drivers
L_0x76a9f40820f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6431cf589c30_0 .net *"_ivl_14", 6 0, L_0x76a9f40820f0;  1 drivers
L_0x76a9f4082138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6431cf589d10_0 .net *"_ivl_18", 6 0, L_0x76a9f4082138;  1 drivers
L_0x76a9f4082018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6431cf589dd0_0 .net *"_ivl_2", 6 0, L_0x76a9f4082018;  1 drivers
L_0x76a9f4082060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x6431cf589eb0_0 .net *"_ivl_6", 0 0, L_0x76a9f4082060;  1 drivers
v0x6431cf589fe0_0 .net "areset", 0 0, L_0x6431cf516010;  alias, 1 drivers
v0x6431cf58a080_0 .net "clk", 0 0, v0x6431cf58e190_0;  alias, 1 drivers
v0x6431cf58a120_0 .net "predict_pc", 6 0, L_0x6431cf58efe0;  alias, 1 drivers
v0x6431cf58a1c0_0 .var "predict_pc_r", 6 0;
v0x6431cf58a260_0 .var "predict_valid", 0 0;
v0x6431cf58a330_0 .var "reset", 0 0;
v0x6431cf58a3d0_0 .net "tb_match", 0 0, L_0x6431cf5903f0;  alias, 1 drivers
v0x6431cf58a490_0 .net "train_history", 6 0, L_0x6431cf58f590;  alias, 1 drivers
v0x6431cf58a580_0 .var "train_history_r", 6 0;
v0x6431cf58a640_0 .net "train_mispredicted", 0 0, L_0x6431cf58f430;  alias, 1 drivers
v0x6431cf58a710_0 .var "train_mispredicted_r", 0 0;
v0x6431cf58a7b0_0 .net "train_pc", 6 0, L_0x6431cf58f720;  alias, 1 drivers
v0x6431cf58a9b0_0 .var "train_pc_r", 6 0;
v0x6431cf58aa70_0 .net "train_taken", 0 0, L_0x6431cf58f210;  alias, 1 drivers
v0x6431cf58ab40_0 .var "train_taken_r", 0 0;
v0x6431cf58abe0_0 .var "train_valid", 0 0;
v0x6431cf58acb0_0 .var "wavedrom_enable", 0 0;
v0x6431cf58ad50_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x6431cf58ae30_0 .var "wavedrom_title", 511 0;
E_0x6431cf527b70/0 .event negedge, v0x6431cf587fb0_0;
E_0x6431cf527b70/1 .event posedge, v0x6431cf587fb0_0;
E_0x6431cf527b70 .event/or E_0x6431cf527b70/0, E_0x6431cf527b70/1;
L_0x6431cf58efe0 .functor MUXZ 7, L_0x76a9f4082018, v0x6431cf58a1c0_0, v0x6431cf58a260_0, C4<>;
L_0x6431cf58f210 .functor MUXZ 1, L_0x76a9f4082060, v0x6431cf58ab40_0, v0x6431cf58abe0_0, C4<>;
L_0x6431cf58f430 .functor MUXZ 1, L_0x76a9f40820a8, v0x6431cf58a710_0, v0x6431cf58abe0_0, C4<>;
L_0x6431cf58f590 .functor MUXZ 7, L_0x76a9f40820f0, v0x6431cf58a580_0, v0x6431cf58abe0_0, C4<>;
L_0x6431cf58f720 .functor MUXZ 7, L_0x76a9f4082138, v0x6431cf58a9b0_0, v0x6431cf58abe0_0, C4<>;
S_0x6431cf589130 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x6431cf588d80;
 .timescale -12 -12;
v0x6431cf589390_0 .var/2u "arfail", 0 0;
v0x6431cf589470_0 .var "async", 0 0;
v0x6431cf589530_0 .var/2u "datafail", 0 0;
v0x6431cf5895d0_0 .var/2u "srfail", 0 0;
E_0x6431cf527920 .event posedge, v0x6431cf587fb0_0;
E_0x6431cf508820 .event negedge, v0x6431cf587fb0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x6431cf527920;
    %wait E_0x6431cf527920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58a330_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6431cf527920;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x6431cf508820;
    %load/vec4 v0x6431cf58a3d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x6431cf589530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58a330_0, 0;
    %wait E_0x6431cf527920;
    %load/vec4 v0x6431cf58a3d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x6431cf589390_0, 0, 1;
    %wait E_0x6431cf527920;
    %load/vec4 v0x6431cf58a3d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x6431cf5895d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58a330_0, 0;
    %load/vec4 v0x6431cf5895d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6431cf589390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x6431cf589470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x6431cf589530_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x6431cf589470_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x6431cf589690 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x6431cf588d80;
 .timescale -12 -12;
v0x6431cf589890_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x6431cf589970 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x6431cf588d80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x6431cf58b0b0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x6431cf519aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x6431cf58b270 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x6431cf58bb70_0 .net "areset", 0 0, L_0x6431cf516010;  alias, 1 drivers
v0x6431cf58bc80_0 .net "clk", 0 0, v0x6431cf58e190_0;  alias, 1 drivers
v0x6431cf58bd90_0 .var "global_history", 6 0;
v0x6431cf58be30 .array "pht", 0 127, 1 0;
v0x6431cf58cef0_0 .var "predict_history", 6 0;
v0x6431cf58d020_0 .net "predict_pc", 6 0, L_0x6431cf58efe0;  alias, 1 drivers
v0x6431cf58d130_0 .var "predict_taken", 0 0;
v0x6431cf58d1f0_0 .net "predict_valid", 0 0, v0x6431cf58a260_0;  alias, 1 drivers
v0x6431cf58d2e0_0 .net "train_history", 6 0, L_0x6431cf58f590;  alias, 1 drivers
v0x6431cf58d3a0_0 .net "train_mispredicted", 0 0, L_0x6431cf58f430;  alias, 1 drivers
v0x6431cf58d490_0 .net "train_pc", 6 0, L_0x6431cf58f720;  alias, 1 drivers
v0x6431cf58d5a0_0 .net "train_taken", 0 0, L_0x6431cf58f210;  alias, 1 drivers
v0x6431cf58d690_0 .net "train_valid", 0 0, v0x6431cf58abe0_0;  alias, 1 drivers
v0x6431cf58be30_0 .array/port v0x6431cf58be30, 0;
E_0x6431cf56db80/0 .event anyedge, v0x6431cf588570_0, v0x6431cf5883d0_0, v0x6431cf58bd90_0, v0x6431cf58be30_0;
v0x6431cf58be30_1 .array/port v0x6431cf58be30, 1;
v0x6431cf58be30_2 .array/port v0x6431cf58be30, 2;
v0x6431cf58be30_3 .array/port v0x6431cf58be30, 3;
v0x6431cf58be30_4 .array/port v0x6431cf58be30, 4;
E_0x6431cf56db80/1 .event anyedge, v0x6431cf58be30_1, v0x6431cf58be30_2, v0x6431cf58be30_3, v0x6431cf58be30_4;
v0x6431cf58be30_5 .array/port v0x6431cf58be30, 5;
v0x6431cf58be30_6 .array/port v0x6431cf58be30, 6;
v0x6431cf58be30_7 .array/port v0x6431cf58be30, 7;
v0x6431cf58be30_8 .array/port v0x6431cf58be30, 8;
E_0x6431cf56db80/2 .event anyedge, v0x6431cf58be30_5, v0x6431cf58be30_6, v0x6431cf58be30_7, v0x6431cf58be30_8;
v0x6431cf58be30_9 .array/port v0x6431cf58be30, 9;
v0x6431cf58be30_10 .array/port v0x6431cf58be30, 10;
v0x6431cf58be30_11 .array/port v0x6431cf58be30, 11;
v0x6431cf58be30_12 .array/port v0x6431cf58be30, 12;
E_0x6431cf56db80/3 .event anyedge, v0x6431cf58be30_9, v0x6431cf58be30_10, v0x6431cf58be30_11, v0x6431cf58be30_12;
v0x6431cf58be30_13 .array/port v0x6431cf58be30, 13;
v0x6431cf58be30_14 .array/port v0x6431cf58be30, 14;
v0x6431cf58be30_15 .array/port v0x6431cf58be30, 15;
v0x6431cf58be30_16 .array/port v0x6431cf58be30, 16;
E_0x6431cf56db80/4 .event anyedge, v0x6431cf58be30_13, v0x6431cf58be30_14, v0x6431cf58be30_15, v0x6431cf58be30_16;
v0x6431cf58be30_17 .array/port v0x6431cf58be30, 17;
v0x6431cf58be30_18 .array/port v0x6431cf58be30, 18;
v0x6431cf58be30_19 .array/port v0x6431cf58be30, 19;
v0x6431cf58be30_20 .array/port v0x6431cf58be30, 20;
E_0x6431cf56db80/5 .event anyedge, v0x6431cf58be30_17, v0x6431cf58be30_18, v0x6431cf58be30_19, v0x6431cf58be30_20;
v0x6431cf58be30_21 .array/port v0x6431cf58be30, 21;
v0x6431cf58be30_22 .array/port v0x6431cf58be30, 22;
v0x6431cf58be30_23 .array/port v0x6431cf58be30, 23;
v0x6431cf58be30_24 .array/port v0x6431cf58be30, 24;
E_0x6431cf56db80/6 .event anyedge, v0x6431cf58be30_21, v0x6431cf58be30_22, v0x6431cf58be30_23, v0x6431cf58be30_24;
v0x6431cf58be30_25 .array/port v0x6431cf58be30, 25;
v0x6431cf58be30_26 .array/port v0x6431cf58be30, 26;
v0x6431cf58be30_27 .array/port v0x6431cf58be30, 27;
v0x6431cf58be30_28 .array/port v0x6431cf58be30, 28;
E_0x6431cf56db80/7 .event anyedge, v0x6431cf58be30_25, v0x6431cf58be30_26, v0x6431cf58be30_27, v0x6431cf58be30_28;
v0x6431cf58be30_29 .array/port v0x6431cf58be30, 29;
v0x6431cf58be30_30 .array/port v0x6431cf58be30, 30;
v0x6431cf58be30_31 .array/port v0x6431cf58be30, 31;
v0x6431cf58be30_32 .array/port v0x6431cf58be30, 32;
E_0x6431cf56db80/8 .event anyedge, v0x6431cf58be30_29, v0x6431cf58be30_30, v0x6431cf58be30_31, v0x6431cf58be30_32;
v0x6431cf58be30_33 .array/port v0x6431cf58be30, 33;
v0x6431cf58be30_34 .array/port v0x6431cf58be30, 34;
v0x6431cf58be30_35 .array/port v0x6431cf58be30, 35;
v0x6431cf58be30_36 .array/port v0x6431cf58be30, 36;
E_0x6431cf56db80/9 .event anyedge, v0x6431cf58be30_33, v0x6431cf58be30_34, v0x6431cf58be30_35, v0x6431cf58be30_36;
v0x6431cf58be30_37 .array/port v0x6431cf58be30, 37;
v0x6431cf58be30_38 .array/port v0x6431cf58be30, 38;
v0x6431cf58be30_39 .array/port v0x6431cf58be30, 39;
v0x6431cf58be30_40 .array/port v0x6431cf58be30, 40;
E_0x6431cf56db80/10 .event anyedge, v0x6431cf58be30_37, v0x6431cf58be30_38, v0x6431cf58be30_39, v0x6431cf58be30_40;
v0x6431cf58be30_41 .array/port v0x6431cf58be30, 41;
v0x6431cf58be30_42 .array/port v0x6431cf58be30, 42;
v0x6431cf58be30_43 .array/port v0x6431cf58be30, 43;
v0x6431cf58be30_44 .array/port v0x6431cf58be30, 44;
E_0x6431cf56db80/11 .event anyedge, v0x6431cf58be30_41, v0x6431cf58be30_42, v0x6431cf58be30_43, v0x6431cf58be30_44;
v0x6431cf58be30_45 .array/port v0x6431cf58be30, 45;
v0x6431cf58be30_46 .array/port v0x6431cf58be30, 46;
v0x6431cf58be30_47 .array/port v0x6431cf58be30, 47;
v0x6431cf58be30_48 .array/port v0x6431cf58be30, 48;
E_0x6431cf56db80/12 .event anyedge, v0x6431cf58be30_45, v0x6431cf58be30_46, v0x6431cf58be30_47, v0x6431cf58be30_48;
v0x6431cf58be30_49 .array/port v0x6431cf58be30, 49;
v0x6431cf58be30_50 .array/port v0x6431cf58be30, 50;
v0x6431cf58be30_51 .array/port v0x6431cf58be30, 51;
v0x6431cf58be30_52 .array/port v0x6431cf58be30, 52;
E_0x6431cf56db80/13 .event anyedge, v0x6431cf58be30_49, v0x6431cf58be30_50, v0x6431cf58be30_51, v0x6431cf58be30_52;
v0x6431cf58be30_53 .array/port v0x6431cf58be30, 53;
v0x6431cf58be30_54 .array/port v0x6431cf58be30, 54;
v0x6431cf58be30_55 .array/port v0x6431cf58be30, 55;
v0x6431cf58be30_56 .array/port v0x6431cf58be30, 56;
E_0x6431cf56db80/14 .event anyedge, v0x6431cf58be30_53, v0x6431cf58be30_54, v0x6431cf58be30_55, v0x6431cf58be30_56;
v0x6431cf58be30_57 .array/port v0x6431cf58be30, 57;
v0x6431cf58be30_58 .array/port v0x6431cf58be30, 58;
v0x6431cf58be30_59 .array/port v0x6431cf58be30, 59;
v0x6431cf58be30_60 .array/port v0x6431cf58be30, 60;
E_0x6431cf56db80/15 .event anyedge, v0x6431cf58be30_57, v0x6431cf58be30_58, v0x6431cf58be30_59, v0x6431cf58be30_60;
v0x6431cf58be30_61 .array/port v0x6431cf58be30, 61;
v0x6431cf58be30_62 .array/port v0x6431cf58be30, 62;
v0x6431cf58be30_63 .array/port v0x6431cf58be30, 63;
v0x6431cf58be30_64 .array/port v0x6431cf58be30, 64;
E_0x6431cf56db80/16 .event anyedge, v0x6431cf58be30_61, v0x6431cf58be30_62, v0x6431cf58be30_63, v0x6431cf58be30_64;
v0x6431cf58be30_65 .array/port v0x6431cf58be30, 65;
v0x6431cf58be30_66 .array/port v0x6431cf58be30, 66;
v0x6431cf58be30_67 .array/port v0x6431cf58be30, 67;
v0x6431cf58be30_68 .array/port v0x6431cf58be30, 68;
E_0x6431cf56db80/17 .event anyedge, v0x6431cf58be30_65, v0x6431cf58be30_66, v0x6431cf58be30_67, v0x6431cf58be30_68;
v0x6431cf58be30_69 .array/port v0x6431cf58be30, 69;
v0x6431cf58be30_70 .array/port v0x6431cf58be30, 70;
v0x6431cf58be30_71 .array/port v0x6431cf58be30, 71;
v0x6431cf58be30_72 .array/port v0x6431cf58be30, 72;
E_0x6431cf56db80/18 .event anyedge, v0x6431cf58be30_69, v0x6431cf58be30_70, v0x6431cf58be30_71, v0x6431cf58be30_72;
v0x6431cf58be30_73 .array/port v0x6431cf58be30, 73;
v0x6431cf58be30_74 .array/port v0x6431cf58be30, 74;
v0x6431cf58be30_75 .array/port v0x6431cf58be30, 75;
v0x6431cf58be30_76 .array/port v0x6431cf58be30, 76;
E_0x6431cf56db80/19 .event anyedge, v0x6431cf58be30_73, v0x6431cf58be30_74, v0x6431cf58be30_75, v0x6431cf58be30_76;
v0x6431cf58be30_77 .array/port v0x6431cf58be30, 77;
v0x6431cf58be30_78 .array/port v0x6431cf58be30, 78;
v0x6431cf58be30_79 .array/port v0x6431cf58be30, 79;
v0x6431cf58be30_80 .array/port v0x6431cf58be30, 80;
E_0x6431cf56db80/20 .event anyedge, v0x6431cf58be30_77, v0x6431cf58be30_78, v0x6431cf58be30_79, v0x6431cf58be30_80;
v0x6431cf58be30_81 .array/port v0x6431cf58be30, 81;
v0x6431cf58be30_82 .array/port v0x6431cf58be30, 82;
v0x6431cf58be30_83 .array/port v0x6431cf58be30, 83;
v0x6431cf58be30_84 .array/port v0x6431cf58be30, 84;
E_0x6431cf56db80/21 .event anyedge, v0x6431cf58be30_81, v0x6431cf58be30_82, v0x6431cf58be30_83, v0x6431cf58be30_84;
v0x6431cf58be30_85 .array/port v0x6431cf58be30, 85;
v0x6431cf58be30_86 .array/port v0x6431cf58be30, 86;
v0x6431cf58be30_87 .array/port v0x6431cf58be30, 87;
v0x6431cf58be30_88 .array/port v0x6431cf58be30, 88;
E_0x6431cf56db80/22 .event anyedge, v0x6431cf58be30_85, v0x6431cf58be30_86, v0x6431cf58be30_87, v0x6431cf58be30_88;
v0x6431cf58be30_89 .array/port v0x6431cf58be30, 89;
v0x6431cf58be30_90 .array/port v0x6431cf58be30, 90;
v0x6431cf58be30_91 .array/port v0x6431cf58be30, 91;
v0x6431cf58be30_92 .array/port v0x6431cf58be30, 92;
E_0x6431cf56db80/23 .event anyedge, v0x6431cf58be30_89, v0x6431cf58be30_90, v0x6431cf58be30_91, v0x6431cf58be30_92;
v0x6431cf58be30_93 .array/port v0x6431cf58be30, 93;
v0x6431cf58be30_94 .array/port v0x6431cf58be30, 94;
v0x6431cf58be30_95 .array/port v0x6431cf58be30, 95;
v0x6431cf58be30_96 .array/port v0x6431cf58be30, 96;
E_0x6431cf56db80/24 .event anyedge, v0x6431cf58be30_93, v0x6431cf58be30_94, v0x6431cf58be30_95, v0x6431cf58be30_96;
v0x6431cf58be30_97 .array/port v0x6431cf58be30, 97;
v0x6431cf58be30_98 .array/port v0x6431cf58be30, 98;
v0x6431cf58be30_99 .array/port v0x6431cf58be30, 99;
v0x6431cf58be30_100 .array/port v0x6431cf58be30, 100;
E_0x6431cf56db80/25 .event anyedge, v0x6431cf58be30_97, v0x6431cf58be30_98, v0x6431cf58be30_99, v0x6431cf58be30_100;
v0x6431cf58be30_101 .array/port v0x6431cf58be30, 101;
v0x6431cf58be30_102 .array/port v0x6431cf58be30, 102;
v0x6431cf58be30_103 .array/port v0x6431cf58be30, 103;
v0x6431cf58be30_104 .array/port v0x6431cf58be30, 104;
E_0x6431cf56db80/26 .event anyedge, v0x6431cf58be30_101, v0x6431cf58be30_102, v0x6431cf58be30_103, v0x6431cf58be30_104;
v0x6431cf58be30_105 .array/port v0x6431cf58be30, 105;
v0x6431cf58be30_106 .array/port v0x6431cf58be30, 106;
v0x6431cf58be30_107 .array/port v0x6431cf58be30, 107;
v0x6431cf58be30_108 .array/port v0x6431cf58be30, 108;
E_0x6431cf56db80/27 .event anyedge, v0x6431cf58be30_105, v0x6431cf58be30_106, v0x6431cf58be30_107, v0x6431cf58be30_108;
v0x6431cf58be30_109 .array/port v0x6431cf58be30, 109;
v0x6431cf58be30_110 .array/port v0x6431cf58be30, 110;
v0x6431cf58be30_111 .array/port v0x6431cf58be30, 111;
v0x6431cf58be30_112 .array/port v0x6431cf58be30, 112;
E_0x6431cf56db80/28 .event anyedge, v0x6431cf58be30_109, v0x6431cf58be30_110, v0x6431cf58be30_111, v0x6431cf58be30_112;
v0x6431cf58be30_113 .array/port v0x6431cf58be30, 113;
v0x6431cf58be30_114 .array/port v0x6431cf58be30, 114;
v0x6431cf58be30_115 .array/port v0x6431cf58be30, 115;
v0x6431cf58be30_116 .array/port v0x6431cf58be30, 116;
E_0x6431cf56db80/29 .event anyedge, v0x6431cf58be30_113, v0x6431cf58be30_114, v0x6431cf58be30_115, v0x6431cf58be30_116;
v0x6431cf58be30_117 .array/port v0x6431cf58be30, 117;
v0x6431cf58be30_118 .array/port v0x6431cf58be30, 118;
v0x6431cf58be30_119 .array/port v0x6431cf58be30, 119;
v0x6431cf58be30_120 .array/port v0x6431cf58be30, 120;
E_0x6431cf56db80/30 .event anyedge, v0x6431cf58be30_117, v0x6431cf58be30_118, v0x6431cf58be30_119, v0x6431cf58be30_120;
v0x6431cf58be30_121 .array/port v0x6431cf58be30, 121;
v0x6431cf58be30_122 .array/port v0x6431cf58be30, 122;
v0x6431cf58be30_123 .array/port v0x6431cf58be30, 123;
v0x6431cf58be30_124 .array/port v0x6431cf58be30, 124;
E_0x6431cf56db80/31 .event anyedge, v0x6431cf58be30_121, v0x6431cf58be30_122, v0x6431cf58be30_123, v0x6431cf58be30_124;
v0x6431cf58be30_125 .array/port v0x6431cf58be30, 125;
v0x6431cf58be30_126 .array/port v0x6431cf58be30, 126;
v0x6431cf58be30_127 .array/port v0x6431cf58be30, 127;
E_0x6431cf56db80/32 .event anyedge, v0x6431cf58be30_125, v0x6431cf58be30_126, v0x6431cf58be30_127;
E_0x6431cf56db80 .event/or E_0x6431cf56db80/0, E_0x6431cf56db80/1, E_0x6431cf56db80/2, E_0x6431cf56db80/3, E_0x6431cf56db80/4, E_0x6431cf56db80/5, E_0x6431cf56db80/6, E_0x6431cf56db80/7, E_0x6431cf56db80/8, E_0x6431cf56db80/9, E_0x6431cf56db80/10, E_0x6431cf56db80/11, E_0x6431cf56db80/12, E_0x6431cf56db80/13, E_0x6431cf56db80/14, E_0x6431cf56db80/15, E_0x6431cf56db80/16, E_0x6431cf56db80/17, E_0x6431cf56db80/18, E_0x6431cf56db80/19, E_0x6431cf56db80/20, E_0x6431cf56db80/21, E_0x6431cf56db80/22, E_0x6431cf56db80/23, E_0x6431cf56db80/24, E_0x6431cf56db80/25, E_0x6431cf56db80/26, E_0x6431cf56db80/27, E_0x6431cf56db80/28, E_0x6431cf56db80/29, E_0x6431cf56db80/30, E_0x6431cf56db80/31, E_0x6431cf56db80/32;
S_0x6431cf58b870 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 24, 4 24 0, S_0x6431cf58b0b0;
 .timescale 0 0;
v0x6431cf58ba70_0 .var/2s "i", 31 0;
S_0x6431cf58d940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x6431cf519aa0;
 .timescale -12 -12;
E_0x6431cf56dbc0 .event anyedge, v0x6431cf58e740_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x6431cf58e740_0;
    %nor/r;
    %assign/vec4 v0x6431cf58e740_0, 0;
    %wait E_0x6431cf56dbc0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x6431cf588d80;
T_4 ;
    %wait E_0x6431cf527920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58a330_0, 0;
    %wait E_0x6431cf527920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58a260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58a710_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x6431cf58a580_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x6431cf58a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58a260_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x6431cf58a1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6431cf589470_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x6431cf589130;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x6431cf589970;
    %join;
    %wait E_0x6431cf527920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58a330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58a260_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x6431cf58a1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58a260_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6431cf58a580_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x6431cf58a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58ab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58a710_0, 0;
    %wait E_0x6431cf508820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58a330_0, 0;
    %wait E_0x6431cf527920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %wait E_0x6431cf527920;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x6431cf58a580_0, 0;
    %wait E_0x6431cf527920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6431cf527920;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6431cf58a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %wait E_0x6431cf527920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6431cf527920;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x6431cf589970;
    %join;
    %wait E_0x6431cf527920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58a330_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x6431cf58a1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58a260_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6431cf58a580_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x6431cf58a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58ab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58a710_0, 0;
    %wait E_0x6431cf508820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58a330_0, 0;
    %wait E_0x6431cf527920;
    %wait E_0x6431cf527920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %wait E_0x6431cf527920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %wait E_0x6431cf527920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x6431cf58a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58ab40_0, 0;
    %wait E_0x6431cf527920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6431cf527920;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6431cf58a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %wait E_0x6431cf527920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %wait E_0x6431cf527920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x6431cf58a580_0, 0;
    %wait E_0x6431cf527920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6431cf527920;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x6431cf589970;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6431cf527b70;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x6431cf58abe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6431cf58ab40_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x6431cf58a9b0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x6431cf58a1c0_0, 0;
    %assign/vec4 v0x6431cf58a260_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x6431cf58a580_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x6431cf58a710_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x6431cf51b530;
T_5 ;
    %wait E_0x6431cf5286d0;
    %load/vec4 v0x6431cf587ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x6431cf52e880;
    %jmp t_0;
    .scope S_0x6431cf52e880;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6431cf554870_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6431cf554870_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x6431cf554870_0;
    %store/vec4a v0x6431cf588070, 4, 0;
    %load/vec4 v0x6431cf554870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6431cf554870_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x6431cf51b530;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6431cf588210_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6431cf588570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x6431cf588210_0;
    %load/vec4 v0x6431cf5884b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x6431cf588210_0, 0;
T_5.4 ;
    %load/vec4 v0x6431cf588b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x6431cf588710_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x6431cf588070, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.10, 5;
    %load/vec4 v0x6431cf588aa0_0;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x6431cf588710_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x6431cf588070, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x6431cf588710_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6431cf588070, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x6431cf588710_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x6431cf588070, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.13, 5;
    %load/vec4 v0x6431cf588aa0_0;
    %nor/r;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x6431cf588710_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x6431cf588070, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x6431cf588710_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6431cf588070, 0, 4;
T_5.11 ;
T_5.9 ;
    %load/vec4 v0x6431cf588900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x6431cf588630_0;
    %load/vec4 v0x6431cf588aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x6431cf588210_0, 0;
T_5.14 ;
T_5.6 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x6431cf58b0b0;
T_6 ;
    %wait E_0x6431cf5286d0;
    %load/vec4 v0x6431cf58bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6431cf58bd90_0, 0;
    %fork t_3, S_0x6431cf58b870;
    %jmp t_2;
    .scope S_0x6431cf58b870;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6431cf58ba70_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6431cf58ba70_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x6431cf58ba70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6431cf58be30, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6431cf58ba70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x6431cf58ba70_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x6431cf58b0b0;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6431cf58d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x6431cf58bd90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6431cf58d130_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x6431cf58bd90_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x6431cf58d690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x6431cf58d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x6431cf58d2e0_0;
    %assign/vec4 v0x6431cf58bd90_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x6431cf58bd90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6431cf58d5a0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x6431cf58bd90_0, 0;
T_6.9 ;
T_6.6 ;
T_6.5 ;
    %load/vec4 v0x6431cf58d690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x6431cf58d5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %load/vec4 v0x6431cf58d490_0;
    %load/vec4 v0x6431cf58bd90_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x6431cf58be30, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_6.14, 9;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_6.15, 9;
T_6.14 ; End of true expr.
    %load/vec4 v0x6431cf58d490_0;
    %load/vec4 v0x6431cf58bd90_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x6431cf58be30, 4;
    %addi 1, 0, 2;
    %jmp/0 T_6.15, 9;
 ; End of false expr.
    %blend;
T_6.15;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x6431cf58d490_0;
    %load/vec4 v0x6431cf58bd90_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x6431cf58be30, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_6.16, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.17, 9;
T_6.16 ; End of true expr.
    %load/vec4 v0x6431cf58d490_0;
    %load/vec4 v0x6431cf58bd90_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x6431cf58be30, 4;
    %subi 1, 0, 2;
    %jmp/0 T_6.17, 9;
 ; End of false expr.
    %blend;
T_6.17;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %load/vec4 v0x6431cf58d490_0;
    %load/vec4 v0x6431cf58bd90_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6431cf58be30, 0, 4;
T_6.10 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x6431cf58b0b0;
T_7 ;
    %wait E_0x6431cf56db80;
    %load/vec4 v0x6431cf58d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x6431cf58d020_0;
    %load/vec4 v0x6431cf58bd90_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x6431cf58be30, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x6431cf58d130_0, 0, 1;
    %load/vec4 v0x6431cf58bd90_0;
    %store/vec4 v0x6431cf58cef0_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6431cf58d130_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6431cf58cef0_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x6431cf519aa0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6431cf58e190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6431cf58e740_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x6431cf519aa0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x6431cf58e190_0;
    %inv;
    %store/vec4 v0x6431cf58e190_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x6431cf519aa0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x6431cf58a080_0, v0x6431cf58e9b0_0, v0x6431cf58e190_0, v0x6431cf58e0f0_0, v0x6431cf58e600_0, v0x6431cf58e420_0, v0x6431cf58ed10_0, v0x6431cf58ec70_0, v0x6431cf58eb10_0, v0x6431cf58ea50_0, v0x6431cf58ebb0_0, v0x6431cf58e560_0, v0x6431cf58e4c0_0, v0x6431cf58e380_0, v0x6431cf58e230_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x6431cf519aa0;
T_11 ;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x6431cf519aa0;
T_12 ;
    %wait E_0x6431cf527b70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6431cf58e6a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6431cf58e6a0_0, 4, 32;
    %load/vec4 v0x6431cf58e800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6431cf58e6a0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6431cf58e6a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6431cf58e6a0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x6431cf58e560_0;
    %load/vec4 v0x6431cf58e560_0;
    %load/vec4 v0x6431cf58e4c0_0;
    %xor;
    %load/vec4 v0x6431cf58e560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6431cf58e6a0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6431cf58e6a0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x6431cf58e380_0;
    %load/vec4 v0x6431cf58e380_0;
    %load/vec4 v0x6431cf58e230_0;
    %xor;
    %load/vec4 v0x6431cf58e380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6431cf58e6a0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x6431cf58e6a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6431cf58e6a0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_haiku/gshare/gshare_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/claude-3-haiku-20240307_RERUNS/gshare/iter0/response3/top_module.sv";
