#ifndef _NNA_MODULE_H
#define _NNA_MODULE_H

#define NNA_BASE_ADDRESS   0x02400000

// #######################
// Register Address Map
// ####################### 
#define NNA_CFGROM_CFGROM_HW_VERSION_0                         (NNA_BASE_ADDRESS + 0x0000)
#define NNA_CFGROM_CFGROM_GLB_DESC_0                           (NNA_BASE_ADDRESS + 0x0004)
#define NNA_CFGROM_CFGROM_CIF_DESC_0                           (NNA_BASE_ADDRESS + 0x0008)
#define NNA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_0                   (NNA_BASE_ADDRESS + 0x000c)
#define NNA_CFGROM_CFGROM_CIF_CAP_COMPAT_0                     (NNA_BASE_ADDRESS + 0x0010)
#define NNA_CFGROM_CFGROM_CIF_BASE_WIDTH_0                     (NNA_BASE_ADDRESS + 0x0014)
#define NNA_CFGROM_CFGROM_CIF_BASE_LATENCY_0                   (NNA_BASE_ADDRESS + 0x0018)
#define NNA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_0          (NNA_BASE_ADDRESS + 0x001c)
#define NNA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_0            (NNA_BASE_ADDRESS + 0x0020)
#define NNA_CFGROM_CFGROM_CDMA_DESC_0                          (NNA_BASE_ADDRESS + 0x0024)
#define NNA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_0                  (NNA_BASE_ADDRESS + 0x0028)
#define NNA_CFGROM_CFGROM_CDMA_CAP_COMPAT_0                    (NNA_BASE_ADDRESS + 0x002c)
#define NNA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_0            (NNA_BASE_ADDRESS + 0x0030)
#define NNA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_0             (NNA_BASE_ADDRESS + 0x0034)
#define NNA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_0                 (NNA_BASE_ADDRESS + 0x0038)
#define NNA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_0                 (NNA_BASE_ADDRESS + 0x003c)
#define NNA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_0                 (NNA_BASE_ADDRESS + 0x0040)
#define NNA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_0            (NNA_BASE_ADDRESS + 0x0044)
#define NNA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_0          (NNA_BASE_ADDRESS + 0x0048)
#define NNA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_0          (NNA_BASE_ADDRESS + 0x004c)
#define NNA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_0               (NNA_BASE_ADDRESS + 0x0050)
#define NNA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_0       (NNA_BASE_ADDRESS + 0x0054)
#define NNA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_0         (NNA_BASE_ADDRESS + 0x0058)
#define NNA_CFGROM_CFGROM_CBUF_DESC_0                          (NNA_BASE_ADDRESS + 0x005c)
#define NNA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_0                  (NNA_BASE_ADDRESS + 0x0060)
#define NNA_CFGROM_CFGROM_CBUF_CAP_COMPAT_0                    (NNA_BASE_ADDRESS + 0x0064)
#define NNA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_0            (NNA_BASE_ADDRESS + 0x0068)
#define NNA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_0          (NNA_BASE_ADDRESS + 0x006c)
#define NNA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_0          (NNA_BASE_ADDRESS + 0x0070)
#define NNA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_0                  (NNA_BASE_ADDRESS + 0x0074)
#define NNA_CFGROM_CFGROM_CSC_DESC_0                           (NNA_BASE_ADDRESS + 0x0078)
#define NNA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_0                   (NNA_BASE_ADDRESS + 0x007c)
#define NNA_CFGROM_CFGROM_CSC_CAP_COMPAT_0                     (NNA_BASE_ADDRESS + 0x0080)
#define NNA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_0             (NNA_BASE_ADDRESS + 0x0084)
#define NNA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_0              (NNA_BASE_ADDRESS + 0x0088)
#define NNA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_0                  (NNA_BASE_ADDRESS + 0x008c)
#define NNA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_0                  (NNA_BASE_ADDRESS + 0x0090)
#define NNA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_0                  (NNA_BASE_ADDRESS + 0x0094)
#define NNA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_0             (NNA_BASE_ADDRESS + 0x0098)
#define NNA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_0           (NNA_BASE_ADDRESS + 0x009c)
#define NNA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_0           (NNA_BASE_ADDRESS + 0x00a0)
#define NNA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_0                   (NNA_BASE_ADDRESS + 0x00a4)
#define NNA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_0                (NNA_BASE_ADDRESS + 0x00a8)
#define NNA_CFGROM_CFGROM_CMAC_A_DESC_0                        (NNA_BASE_ADDRESS + 0x00ac)
#define NNA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_0                (NNA_BASE_ADDRESS + 0x00b0)
#define NNA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_0                  (NNA_BASE_ADDRESS + 0x00b4)
#define NNA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_0          (NNA_BASE_ADDRESS + 0x00b8)
#define NNA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_0           (NNA_BASE_ADDRESS + 0x00bc)
#define NNA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_0               (NNA_BASE_ADDRESS + 0x00c0)
#define NNA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_0               (NNA_BASE_ADDRESS + 0x00c4)
#define NNA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_0                (NNA_BASE_ADDRESS + 0x00c8)
#define NNA_CFGROM_CFGROM_CMAC_B_DESC_0                        (NNA_BASE_ADDRESS + 0x00cc)
#define NNA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_0                (NNA_BASE_ADDRESS + 0x00d0)
#define NNA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_0                  (NNA_BASE_ADDRESS + 0x00d4)
#define NNA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_0          (NNA_BASE_ADDRESS + 0x00d8)
#define NNA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_0           (NNA_BASE_ADDRESS + 0x00dc)
#define NNA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_0               (NNA_BASE_ADDRESS + 0x00e0)
#define NNA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_0               (NNA_BASE_ADDRESS + 0x00e4)
#define NNA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_0                (NNA_BASE_ADDRESS + 0x00e8)
#define NNA_CFGROM_CFGROM_CACC_DESC_0                          (NNA_BASE_ADDRESS + 0x00ec)
#define NNA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_0                  (NNA_BASE_ADDRESS + 0x00f0)
#define NNA_CFGROM_CFGROM_CACC_CAP_COMPAT_0                    (NNA_BASE_ADDRESS + 0x00f4)
#define NNA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_0            (NNA_BASE_ADDRESS + 0x00f8)
#define NNA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_0             (NNA_BASE_ADDRESS + 0x00fc)
#define NNA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_0                 (NNA_BASE_ADDRESS + 0x0100)
#define NNA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_0                 (NNA_BASE_ADDRESS + 0x0104)
#define NNA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_0                  (NNA_BASE_ADDRESS + 0x0108)
#define NNA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_0               (NNA_BASE_ADDRESS + 0x010c)
#define NNA_CFGROM_CFGROM_SDP_RDMA_DESC_0                      (NNA_BASE_ADDRESS + 0x0110)
#define NNA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_0              (NNA_BASE_ADDRESS + 0x0114)
#define NNA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_0                (NNA_BASE_ADDRESS + 0x0118)
#define NNA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_0             (NNA_BASE_ADDRESS + 0x011c)
#define NNA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_0               (NNA_BASE_ADDRESS + 0x0120)
#define NNA_CFGROM_CFGROM_SDP_DESC_0                           (NNA_BASE_ADDRESS + 0x0124)
#define NNA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_0                   (NNA_BASE_ADDRESS + 0x0128)
#define NNA_CFGROM_CFGROM_SDP_CAP_COMPAT_0                     (NNA_BASE_ADDRESS + 0x012c)
#define NNA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_0             (NNA_BASE_ADDRESS + 0x0130)
#define NNA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_0              (NNA_BASE_ADDRESS + 0x0134)
#define NNA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_0                   (NNA_BASE_ADDRESS + 0x0138)
#define NNA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_0                (NNA_BASE_ADDRESS + 0x013c)
#define NNA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_0                  (NNA_BASE_ADDRESS + 0x0140)
#define NNA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_0                  (NNA_BASE_ADDRESS + 0x0144)
#define NNA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_0                  (NNA_BASE_ADDRESS + 0x0148)
#define NNA_CFGROM_CFGROM_PDP_RDMA_DESC_0                      (NNA_BASE_ADDRESS + 0x014c)
#define NNA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_0              (NNA_BASE_ADDRESS + 0x0150)
#define NNA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_0                (NNA_BASE_ADDRESS + 0x0154)
#define NNA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_0             (NNA_BASE_ADDRESS + 0x0158)
#define NNA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_0               (NNA_BASE_ADDRESS + 0x015c)
#define NNA_CFGROM_CFGROM_PDP_DESC_0                           (NNA_BASE_ADDRESS + 0x0160)
#define NNA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_0                   (NNA_BASE_ADDRESS + 0x0164)
#define NNA_CFGROM_CFGROM_PDP_CAP_COMPAT_0                     (NNA_BASE_ADDRESS + 0x0168)
#define NNA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_0             (NNA_BASE_ADDRESS + 0x016c)
#define NNA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_0                (NNA_BASE_ADDRESS + 0x0170)
#define NNA_CFGROM_CFGROM_CDP_RDMA_DESC_0                      (NNA_BASE_ADDRESS + 0x0174)
#define NNA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_0              (NNA_BASE_ADDRESS + 0x0178)
#define NNA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_0                (NNA_BASE_ADDRESS + 0x017c)
#define NNA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_0             (NNA_BASE_ADDRESS + 0x0180)
#define NNA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_0               (NNA_BASE_ADDRESS + 0x0184)
#define NNA_CFGROM_CFGROM_CDP_DESC_0                           (NNA_BASE_ADDRESS + 0x0188)
#define NNA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_0                   (NNA_BASE_ADDRESS + 0x018c)
#define NNA_CFGROM_CFGROM_CDP_CAP_COMPAT_0                     (NNA_BASE_ADDRESS + 0x0190)
#define NNA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_0             (NNA_BASE_ADDRESS + 0x0194)
#define NNA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_0                (NNA_BASE_ADDRESS + 0x0198)
#define NNA_CFGROM_CFGROM_END_OF_LIST_0                        (NNA_BASE_ADDRESS + 0x019c)
#define NNA_GLB_S_NNA_HW_VERSION_0                             (NNA_BASE_ADDRESS + 0x1000) //GLB
#define NNA_GLB_S_INTR_MASK_0                                  (NNA_BASE_ADDRESS + 0x1004)
#define NNA_GLB_S_INTR_SET_0                                   (NNA_BASE_ADDRESS + 0x1008)
#define NNA_GLB_S_INTR_STATUS_0                                (NNA_BASE_ADDRESS + 0x100c)
#define NNA_MCIF_CFG_RD_WEIGHT_0_0                             (NNA_BASE_ADDRESS + 0x2000) //CIF
#define NNA_MCIF_CFG_RD_WEIGHT_1_0                             (NNA_BASE_ADDRESS + 0x2004)
#define NNA_MCIF_CFG_RD_WEIGHT_2_0                             (NNA_BASE_ADDRESS + 0x2008)
#define NNA_MCIF_CFG_WR_WEIGHT_0_0                             (NNA_BASE_ADDRESS + 0x200c)
#define NNA_MCIF_CFG_WR_WEIGHT_1_0                             (NNA_BASE_ADDRESS + 0x2010)
#define NNA_MCIF_CFG_OUTSTANDING_CNT_0                         (NNA_BASE_ADDRESS + 0x2014)
#define NNA_MCIF_STATUS_0                                      (NNA_BASE_ADDRESS + 0x2018)
#define NNA_CDMA_S_STATUS_0                                    (NNA_BASE_ADDRESS + 0x3000) //CDMA
#define NNA_CDMA_S_POINTER_0                                   (NNA_BASE_ADDRESS + 0x3004)
#define NNA_CDMA_S_ARBITER_0                                   (NNA_BASE_ADDRESS + 0x3008)
#define NNA_CDMA_S_CBUF_FLUSH_STATUS_0                         (NNA_BASE_ADDRESS + 0x300c)
#define NNA_CDMA_D_OP_ENABLE_0                                 (NNA_BASE_ADDRESS + 0x3010)
#define NNA_CDMA_D_MISC_CFG_0                                  (NNA_BASE_ADDRESS + 0x3014)
#define NNA_CDMA_D_DATAIN_FORMAT_0                             (NNA_BASE_ADDRESS + 0x3018)
#define NNA_CDMA_D_DATAIN_SIZE_0_0                             (NNA_BASE_ADDRESS + 0x301c)
#define NNA_CDMA_D_DATAIN_SIZE_1_0                             (NNA_BASE_ADDRESS + 0x3020)
#define NNA_CDMA_D_DATAIN_SIZE_EXT_0_0                         (NNA_BASE_ADDRESS + 0x3024)
#define NNA_CDMA_D_PIXEL_OFFSET_0                              (NNA_BASE_ADDRESS + 0x3028)
#define NNA_CDMA_D_DAIN_RAM_TYPE_0                             (NNA_BASE_ADDRESS + 0x302c)
#define NNA_CDMA_D_DAIN_ADDR_HIGH_0_0                          (NNA_BASE_ADDRESS + 0x3030)
#define NNA_CDMA_D_DAIN_ADDR_LOW_0_0                           (NNA_BASE_ADDRESS + 0x3034)
#define NNA_CDMA_D_DAIN_ADDR_HIGH_1_0                          (NNA_BASE_ADDRESS + 0x3038)
#define NNA_CDMA_D_DAIN_ADDR_LOW_1_0                           (NNA_BASE_ADDRESS + 0x303c)
#define NNA_CDMA_D_LINE_STRIDE_0                               (NNA_BASE_ADDRESS + 0x3040)
#define NNA_CDMA_D_LINE_UV_STRIDE_0                            (NNA_BASE_ADDRESS + 0x3044)
#define NNA_CDMA_D_SURF_STRIDE_0                               (NNA_BASE_ADDRESS + 0x3048)
#define NNA_CDMA_D_DAIN_MAP_0                                  (NNA_BASE_ADDRESS + 0x304c)
#define NNA_CDMA_D_RESERVED_X_CFG_0                            (NNA_BASE_ADDRESS + 0x3050)
#define NNA_CDMA_D_RESERVED_Y_CFG_0                            (NNA_BASE_ADDRESS + 0x3054)
#define NNA_CDMA_D_BATCH_NUMBER_0                              (NNA_BASE_ADDRESS + 0x3058)
#define NNA_CDMA_D_BATCH_STRIDE_0                              (NNA_BASE_ADDRESS + 0x305c)
#define NNA_CDMA_D_ENTRY_PER_SLICE_0                           (NNA_BASE_ADDRESS + 0x3060)
#define NNA_CDMA_D_FETCH_GRAIN_0                               (NNA_BASE_ADDRESS + 0x3064)
#define NNA_CDMA_D_WEIGHT_FORMAT_0                             (NNA_BASE_ADDRESS + 0x3068)
#define NNA_CDMA_D_WEIGHT_SIZE_0_0                             (NNA_BASE_ADDRESS + 0x306c)
#define NNA_CDMA_D_WEIGHT_SIZE_1_0                             (NNA_BASE_ADDRESS + 0x3070)
#define NNA_CDMA_D_WEIGHT_RAM_TYPE_0                           (NNA_BASE_ADDRESS + 0x3074)
#define NNA_CDMA_D_WEIGHT_ADDR_HIGH_0                          (NNA_BASE_ADDRESS + 0x3078)
#define NNA_CDMA_D_WEIGHT_ADDR_LOW_0                           (NNA_BASE_ADDRESS + 0x307c)
#define NNA_CDMA_D_WEIGHT_BYTES_0                              (NNA_BASE_ADDRESS + 0x3080)
#define NNA_CDMA_D_WGS_ADDR_HIGH_0                             (NNA_BASE_ADDRESS + 0x3084)
#define NNA_CDMA_D_WGS_ADDR_LOW_0                              (NNA_BASE_ADDRESS + 0x3088)
#define NNA_CDMA_D_WMB_ADDR_HIGH_0                             (NNA_BASE_ADDRESS + 0x308c)
#define NNA_CDMA_D_WMB_ADDR_LOW_0                              (NNA_BASE_ADDRESS + 0x3090)
#define NNA_CDMA_D_WMB_BYTES_0                                 (NNA_BASE_ADDRESS + 0x3094)
#define NNA_CDMA_D_MEAN_FORMAT_0                               (NNA_BASE_ADDRESS + 0x3098)
#define NNA_CDMA_D_MEAN_GLOBAL_0_0                             (NNA_BASE_ADDRESS + 0x309c)
#define NNA_CDMA_D_MEAN_GLOBAL_1_0                             (NNA_BASE_ADDRESS + 0x30a0)
#define NNA_CDMA_D_CVT_CFG_0                                   (NNA_BASE_ADDRESS + 0x30a4)
#define NNA_CDMA_D_CVT_OFFSET_0                                (NNA_BASE_ADDRESS + 0x30a8)
#define NNA_CDMA_D_CVT_SCALE_0                                 (NNA_BASE_ADDRESS + 0x30ac)
#define NNA_CDMA_D_CONV_STRIDE_0                               (NNA_BASE_ADDRESS + 0x30b0)
#define NNA_CDMA_D_ZERO_PADDING_0                              (NNA_BASE_ADDRESS + 0x30b4)
#define NNA_CDMA_D_ZERO_PADDING_VALUE_0                        (NNA_BASE_ADDRESS + 0x30b8)
#define NNA_CDMA_D_BANK_0                                      (NNA_BASE_ADDRESS + 0x30bc)
#define NNA_CDMA_D_NAN_FLUSH_TO_ZERO_0                         (NNA_BASE_ADDRESS + 0x30c0)
#define NNA_CDMA_D_NAN_INPUT_DATA_NUM_0                        (NNA_BASE_ADDRESS + 0x30c4)
#define NNA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0                      (NNA_BASE_ADDRESS + 0x30c8)
#define NNA_CDMA_D_INF_INPUT_DATA_NUM_0                        (NNA_BASE_ADDRESS + 0x30cc)
#define NNA_CDMA_D_INF_INPUT_WEIGHT_NUM_0                      (NNA_BASE_ADDRESS + 0x30d0)
#define NNA_CDMA_D_PERF_ENABLE_0                               (NNA_BASE_ADDRESS + 0x30d4)
#define NNA_CDMA_D_PERF_DAT_READ_STALL_0                       (NNA_BASE_ADDRESS + 0x30d8)
#define NNA_CDMA_D_PERF_WT_READ_STALL_0                        (NNA_BASE_ADDRESS + 0x30dc)
#define NNA_CDMA_D_PERF_DAT_READ_LATENCY_0                     (NNA_BASE_ADDRESS + 0x30e0)
#define NNA_CDMA_D_PERF_WT_READ_LATENCY_0                      (NNA_BASE_ADDRESS + 0x30e4)
#define NNA_CDMA_D_CYA_0                                       (NNA_BASE_ADDRESS + 0x30e8)
#define NNA_CSC_S_STATUS_0                                     (NNA_BASE_ADDRESS + 0x4000) //CSC
#define NNA_CSC_S_POINTER_0                                    (NNA_BASE_ADDRESS + 0x4004)
#define NNA_CSC_D_OP_ENABLE_0                                  (NNA_BASE_ADDRESS + 0x4008)
#define NNA_CSC_D_MISC_CFG_0                                   (NNA_BASE_ADDRESS + 0x400c)
#define NNA_CSC_D_DATAIN_FORMAT_0                              (NNA_BASE_ADDRESS + 0x4010)
#define NNA_CSC_D_DATAIN_SIZE_EXT_0_0                          (NNA_BASE_ADDRESS + 0x4014)
#define NNA_CSC_D_DATAIN_SIZE_EXT_1_0                          (NNA_BASE_ADDRESS + 0x4018)
#define NNA_CSC_D_BATCH_NUMBER_0                               (NNA_BASE_ADDRESS + 0x401c)
#define NNA_CSC_D_POST_Y_EXTENSION_0                           (NNA_BASE_ADDRESS + 0x4020)
#define NNA_CSC_D_ENTRY_PER_SLICE_0                            (NNA_BASE_ADDRESS + 0x4024)
#define NNA_CSC_D_WEIGHT_FORMAT_0                              (NNA_BASE_ADDRESS + 0x4028)
#define NNA_CSC_D_WEIGHT_SIZE_EXT_0_0                          (NNA_BASE_ADDRESS + 0x402c)
#define NNA_CSC_D_WEIGHT_SIZE_EXT_1_0                          (NNA_BASE_ADDRESS + 0x4030)
#define NNA_CSC_D_WEIGHT_BYTES_0                               (NNA_BASE_ADDRESS + 0x4034)
#define NNA_CSC_D_WMB_BYTES_0                                  (NNA_BASE_ADDRESS + 0x4038)
#define NNA_CSC_D_DATAOUT_SIZE_0_0                             (NNA_BASE_ADDRESS + 0x403c)
#define NNA_CSC_D_DATAOUT_SIZE_1_0                             (NNA_BASE_ADDRESS + 0x4040)
#define NNA_CSC_D_ATOMICS_0                                    (NNA_BASE_ADDRESS + 0x4044)
#define NNA_CSC_D_RELEASE_0                                    (NNA_BASE_ADDRESS + 0x4048)
#define NNA_CSC_D_CONV_STRIDE_EXT_0                            (NNA_BASE_ADDRESS + 0x404c)
#define NNA_CSC_D_DILATION_EXT_0                               (NNA_BASE_ADDRESS + 0x4050)
#define NNA_CSC_D_ZERO_PADDING_0                               (NNA_BASE_ADDRESS + 0x4054)
#define NNA_CSC_D_ZERO_PADDING_VALUE_0                         (NNA_BASE_ADDRESS + 0x4058)
#define NNA_CSC_D_BANK_0                                       (NNA_BASE_ADDRESS + 0x405c)
#define NNA_CSC_D_PRA_CFG_0                                    (NNA_BASE_ADDRESS + 0x4060)
#define NNA_CSC_D_CYA_0                                        (NNA_BASE_ADDRESS + 0x4064)
#define NNA_CMAC_A_S_STATUS_0                                  (NNA_BASE_ADDRESS + 0x5000) //CMAC
#define NNA_CMAC_A_S_POINTER_0                                 (NNA_BASE_ADDRESS + 0x5004)
#define NNA_CMAC_A_D_OP_ENABLE_0                               (NNA_BASE_ADDRESS + 0x5008)
#define NNA_CMAC_A_D_MISC_CFG_0                                (NNA_BASE_ADDRESS + 0x500c)
#define NNA_CMAC_B_S_STATUS_0                                  (NNA_BASE_ADDRESS + 0x6000)
#define NNA_CMAC_B_S_POINTER_0                                 (NNA_BASE_ADDRESS + 0x6004)
#define NNA_CMAC_B_D_OP_ENABLE_0                               (NNA_BASE_ADDRESS + 0x6008)
#define NNA_CMAC_B_D_MISC_CFG_0                                (NNA_BASE_ADDRESS + 0x600c)
#define NNA_CACC_S_STATUS_0                                    (NNA_BASE_ADDRESS + 0x7000)
#define NNA_CACC_S_POINTER_0                                   (NNA_BASE_ADDRESS + 0x7004) //CACC
#define NNA_CACC_D_OP_ENABLE_0                                 (NNA_BASE_ADDRESS + 0x7008)
#define NNA_CACC_D_MISC_CFG_0                                  (NNA_BASE_ADDRESS + 0x700c)
#define NNA_CACC_D_DATAOUT_SIZE_0_0                            (NNA_BASE_ADDRESS + 0x7010)
#define NNA_CACC_D_DATAOUT_SIZE_1_0                            (NNA_BASE_ADDRESS + 0x7014)
#define NNA_CACC_D_DATAOUT_ADDR_0                              (NNA_BASE_ADDRESS + 0x7018)
#define NNA_CACC_D_BATCH_NUMBER_0                              (NNA_BASE_ADDRESS + 0x701c)
#define NNA_CACC_D_LINE_STRIDE_0                               (NNA_BASE_ADDRESS + 0x7020)
#define NNA_CACC_D_SURF_STRIDE_0                               (NNA_BASE_ADDRESS + 0x7024)
#define NNA_CACC_D_DATAOUT_MAP_0                               (NNA_BASE_ADDRESS + 0x7028)
#define NNA_CACC_D_CLIP_CFG_0                                  (NNA_BASE_ADDRESS + 0x702c)
#define NNA_CACC_D_OUT_SATURATION_0                            (NNA_BASE_ADDRESS + 0x7030)
#define NNA_CACC_D_CYA_0                                       (NNA_BASE_ADDRESS + 0x7034)
#define NNA_SDP_RDMA_S_STATUS_0                                (NNA_BASE_ADDRESS + 0x8000) //SDP_RDMA
#define NNA_SDP_RDMA_S_POINTER_0                               (NNA_BASE_ADDRESS + 0x8004)
#define NNA_SDP_RDMA_D_OP_ENABLE_0                             (NNA_BASE_ADDRESS + 0x8008)
#define NNA_SDP_RDMA_D_DATA_CUBE_WIDTH_0                       (NNA_BASE_ADDRESS + 0x800c)
#define NNA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0                      (NNA_BASE_ADDRESS + 0x8010)
#define NNA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0                     (NNA_BASE_ADDRESS + 0x8014)
#define NNA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0                     (NNA_BASE_ADDRESS + 0x8018)
#define NNA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0                    (NNA_BASE_ADDRESS + 0x801c)
#define NNA_SDP_RDMA_D_SRC_LINE_STRIDE_0                       (NNA_BASE_ADDRESS + 0x8020)
#define NNA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0                    (NNA_BASE_ADDRESS + 0x8024)
#define NNA_SDP_RDMA_D_BRDMA_CFG_0                             (NNA_BASE_ADDRESS + 0x8028)
#define NNA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0                      (NNA_BASE_ADDRESS + 0x802c)
#define NNA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0                     (NNA_BASE_ADDRESS + 0x8030)
#define NNA_SDP_RDMA_D_BS_LINE_STRIDE_0                        (NNA_BASE_ADDRESS + 0x8034)
#define NNA_SDP_RDMA_D_BS_SURFACE_STRIDE_0                     (NNA_BASE_ADDRESS + 0x8038)
#define NNA_SDP_RDMA_D_BS_BATCH_STRIDE_0                       (NNA_BASE_ADDRESS + 0x803c)
#define NNA_SDP_RDMA_D_NRDMA_CFG_0                             (NNA_BASE_ADDRESS + 0x8040)
#define NNA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0                      (NNA_BASE_ADDRESS + 0x8044)
#define NNA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0                     (NNA_BASE_ADDRESS + 0x8048)
#define NNA_SDP_RDMA_D_BN_LINE_STRIDE_0                        (NNA_BASE_ADDRESS + 0x804c)
#define NNA_SDP_RDMA_D_BN_SURFACE_STRIDE_0                     (NNA_BASE_ADDRESS + 0x8050)
#define NNA_SDP_RDMA_D_BN_BATCH_STRIDE_0                       (NNA_BASE_ADDRESS + 0x8054)
#define NNA_SDP_RDMA_D_ERDMA_CFG_0                             (NNA_BASE_ADDRESS + 0x8058)
#define NNA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0                      (NNA_BASE_ADDRESS + 0x805c)
#define NNA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0                     (NNA_BASE_ADDRESS + 0x8060)
#define NNA_SDP_RDMA_D_EW_LINE_STRIDE_0                        (NNA_BASE_ADDRESS + 0x8064)
#define NNA_SDP_RDMA_D_EW_SURFACE_STRIDE_0                     (NNA_BASE_ADDRESS + 0x8068)
#define NNA_SDP_RDMA_D_EW_BATCH_STRIDE_0                       (NNA_BASE_ADDRESS + 0x806c)
#define NNA_SDP_RDMA_D_FEATURE_MODE_CFG_0                      (NNA_BASE_ADDRESS + 0x8070)
#define NNA_SDP_RDMA_D_SRC_DMA_CFG_0                           (NNA_BASE_ADDRESS + 0x8074)
#define NNA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0                  (NNA_BASE_ADDRESS + 0x8078)
#define NNA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0                  (NNA_BASE_ADDRESS + 0x807c)
#define NNA_SDP_RDMA_D_PERF_ENABLE_0                           (NNA_BASE_ADDRESS + 0x8080)
#define NNA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0                 (NNA_BASE_ADDRESS + 0x8084)
#define NNA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0                 (NNA_BASE_ADDRESS + 0x8088)
#define NNA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0                 (NNA_BASE_ADDRESS + 0x808c)
#define NNA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0                 (NNA_BASE_ADDRESS + 0x8090)
#define NNA_SDP_S_STATUS_0                                     (NNA_BASE_ADDRESS + 0x9000) //SDP
#define NNA_SDP_S_POINTER_0                                    (NNA_BASE_ADDRESS + 0x9004)
#define NNA_SDP_S_LUT_ACCESS_CFG_0                             (NNA_BASE_ADDRESS + 0x9008)
#define NNA_SDP_S_LUT_ACCESS_DATA_0                            (NNA_BASE_ADDRESS + 0x900c)
#define NNA_SDP_S_LUT_CFG_0                                    (NNA_BASE_ADDRESS + 0x9010)
#define NNA_SDP_S_LUT_INFO_0                                   (NNA_BASE_ADDRESS + 0x9014)
#define NNA_SDP_S_LUT_LE_START_0                               (NNA_BASE_ADDRESS + 0x9018)
#define NNA_SDP_S_LUT_LE_END_0                                 (NNA_BASE_ADDRESS + 0x901c)
#define NNA_SDP_S_LUT_LO_START_0                               (NNA_BASE_ADDRESS + 0x9020)
#define NNA_SDP_S_LUT_LO_END_0                                 (NNA_BASE_ADDRESS + 0x9024)
#define NNA_SDP_S_LUT_LE_SLOPE_SCALE_0                         (NNA_BASE_ADDRESS + 0x9028)
#define NNA_SDP_S_LUT_LE_SLOPE_SHIFT_0                         (NNA_BASE_ADDRESS + 0x902c)
#define NNA_SDP_S_LUT_LO_SLOPE_SCALE_0                         (NNA_BASE_ADDRESS + 0x9030)
#define NNA_SDP_S_LUT_LO_SLOPE_SHIFT_0                         (NNA_BASE_ADDRESS + 0x9034)
#define NNA_SDP_D_OP_ENABLE_0                                  (NNA_BASE_ADDRESS + 0x9038)
#define NNA_SDP_D_DATA_CUBE_WIDTH_0                            (NNA_BASE_ADDRESS + 0x903c)
#define NNA_SDP_D_DATA_CUBE_HEIGHT_0                           (NNA_BASE_ADDRESS + 0x9040)
#define NNA_SDP_D_DATA_CUBE_CHANNEL_0                          (NNA_BASE_ADDRESS + 0x9044)
#define NNA_SDP_D_DST_BASE_ADDR_LOW_0                          (NNA_BASE_ADDRESS + 0x9048)
#define NNA_SDP_D_DST_BASE_ADDR_HIGH_0                         (NNA_BASE_ADDRESS + 0x904c)
#define NNA_SDP_D_DST_LINE_STRIDE_0                            (NNA_BASE_ADDRESS + 0x9050)
#define NNA_SDP_D_DST_SURFACE_STRIDE_0                         (NNA_BASE_ADDRESS + 0x9054)
#define NNA_SDP_D_DP_BS_CFG_0                                  (NNA_BASE_ADDRESS + 0x9058)
#define NNA_SDP_D_DP_BS_ALU_CFG_0                              (NNA_BASE_ADDRESS + 0x905c)
#define NNA_SDP_D_DP_BS_ALU_SRC_VALUE_0                        (NNA_BASE_ADDRESS + 0x9060)
#define NNA_SDP_D_DP_BS_MUL_CFG_0                              (NNA_BASE_ADDRESS + 0x9064)
#define NNA_SDP_D_DP_BS_MUL_SRC_VALUE_0                        (NNA_BASE_ADDRESS + 0x9068)
#define NNA_SDP_D_DP_BN_CFG_0                                  (NNA_BASE_ADDRESS + 0x906c)
#define NNA_SDP_D_DP_BN_ALU_CFG_0                              (NNA_BASE_ADDRESS + 0x9070)
#define NNA_SDP_D_DP_BN_ALU_SRC_VALUE_0                        (NNA_BASE_ADDRESS + 0x9074)
#define NNA_SDP_D_DP_BN_MUL_CFG_0                              (NNA_BASE_ADDRESS + 0x9078)
#define NNA_SDP_D_DP_BN_MUL_SRC_VALUE_0                        (NNA_BASE_ADDRESS + 0x907c)
#define NNA_SDP_D_DP_EW_CFG_0                                  (NNA_BASE_ADDRESS + 0x9080)
#define NNA_SDP_D_DP_EW_ALU_CFG_0                              (NNA_BASE_ADDRESS + 0x9084)
#define NNA_SDP_D_DP_EW_ALU_SRC_VALUE_0                        (NNA_BASE_ADDRESS + 0x9088)
#define NNA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0                 (NNA_BASE_ADDRESS + 0x908c)
#define NNA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0                  (NNA_BASE_ADDRESS + 0x9090)
#define NNA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0               (NNA_BASE_ADDRESS + 0x9094)
#define NNA_SDP_D_DP_EW_MUL_CFG_0                              (NNA_BASE_ADDRESS + 0x9098)
#define NNA_SDP_D_DP_EW_MUL_SRC_VALUE_0                        (NNA_BASE_ADDRESS + 0x909c)
#define NNA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0                 (NNA_BASE_ADDRESS + 0x90a0)
#define NNA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0                  (NNA_BASE_ADDRESS + 0x90a4)
#define NNA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0               (NNA_BASE_ADDRESS + 0x90a8)
#define NNA_SDP_D_DP_EW_TRUNCATE_VALUE_0                       (NNA_BASE_ADDRESS + 0x90ac)
#define NNA_SDP_D_FEATURE_MODE_CFG_0                           (NNA_BASE_ADDRESS + 0x90b0)
#define NNA_SDP_D_DST_DMA_CFG_0                                (NNA_BASE_ADDRESS + 0x90b4)
#define NNA_SDP_D_DST_BATCH_STRIDE_0                           (NNA_BASE_ADDRESS + 0x90b8)
#define NNA_SDP_D_DATA_FORMAT_0                                (NNA_BASE_ADDRESS + 0x90bc)
#define NNA_SDP_D_CVT_OFFSET_0                                 (NNA_BASE_ADDRESS + 0x90c0)
#define NNA_SDP_D_CVT_SCALE_0                                  (NNA_BASE_ADDRESS + 0x90c4)
#define NNA_SDP_D_CVT_SHIFT_0                                  (NNA_BASE_ADDRESS + 0x90c8)
#define NNA_SDP_D_STATUS_0                                     (NNA_BASE_ADDRESS + 0x90cc)
#define NNA_SDP_D_STATUS_NAN_INPUT_NUM_0                       (NNA_BASE_ADDRESS + 0x90d0)
#define NNA_SDP_D_STATUS_INF_INPUT_NUM_0                       (NNA_BASE_ADDRESS + 0x90d4)
#define NNA_SDP_D_STATUS_NAN_OUTPUT_NUM_0                      (NNA_BASE_ADDRESS + 0x90d8)
#define NNA_SDP_D_PERF_ENABLE_0                                (NNA_BASE_ADDRESS + 0x90dc)
#define NNA_SDP_D_PERF_WDMA_WRITE_STALL_0                      (NNA_BASE_ADDRESS + 0x90e0)
#define NNA_SDP_D_PERF_LUT_UFLOW_0                             (NNA_BASE_ADDRESS + 0x90e4)
#define NNA_SDP_D_PERF_LUT_OFLOW_0                             (NNA_BASE_ADDRESS + 0x90e8)
#define NNA_SDP_D_PERF_OUT_SATURATION_0                        (NNA_BASE_ADDRESS + 0x90ec)
#define NNA_SDP_D_PERF_LUT_HYBRID_0                            (NNA_BASE_ADDRESS + 0x90f0)
#define NNA_SDP_D_PERF_LUT_LE_HIT_0                            (NNA_BASE_ADDRESS + 0x90f4)
#define NNA_SDP_D_PERF_LUT_LO_HIT_0                            (NNA_BASE_ADDRESS + 0x90f8)
#define NNA_PDP_RDMA_S_STATUS_0                                (NNA_BASE_ADDRESS + 0xa000) //PDP_RDMA
#define NNA_PDP_RDMA_S_POINTER_0                               (NNA_BASE_ADDRESS + 0xa004)
#define NNA_PDP_RDMA_D_OP_ENABLE_0                             (NNA_BASE_ADDRESS + 0xa008)
#define NNA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0                    (NNA_BASE_ADDRESS + 0xa00c)
#define NNA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0                   (NNA_BASE_ADDRESS + 0xa010)
#define NNA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0                  (NNA_BASE_ADDRESS + 0xa014)
#define NNA_PDP_RDMA_D_FLYING_MODE_0                           (NNA_BASE_ADDRESS + 0xa018)
#define NNA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0                     (NNA_BASE_ADDRESS + 0xa01c)
#define NNA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0                    (NNA_BASE_ADDRESS + 0xa020)
#define NNA_PDP_RDMA_D_SRC_LINE_STRIDE_0                       (NNA_BASE_ADDRESS + 0xa024)
#define NNA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0                    (NNA_BASE_ADDRESS + 0xa028)
#define NNA_PDP_RDMA_D_SRC_RAM_CFG_0                           (NNA_BASE_ADDRESS + 0xa02c)
#define NNA_PDP_RDMA_D_DATA_FORMAT_0                           (NNA_BASE_ADDRESS + 0xa030)
#define NNA_PDP_RDMA_D_OPERATION_MODE_CFG_0                    (NNA_BASE_ADDRESS + 0xa034)
#define NNA_PDP_RDMA_D_POOLING_KERNEL_CFG_0                    (NNA_BASE_ADDRESS + 0xa038)
#define NNA_PDP_RDMA_D_POOLING_PADDING_CFG_0                   (NNA_BASE_ADDRESS + 0xa03c)
#define NNA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0                      (NNA_BASE_ADDRESS + 0xa040)
#define NNA_PDP_RDMA_D_PERF_ENABLE_0                           (NNA_BASE_ADDRESS + 0xa044)
#define NNA_PDP_RDMA_D_PERF_READ_STALL_0                       (NNA_BASE_ADDRESS + 0xa048)
#define NNA_PDP_RDMA_D_CYA_0                                   (NNA_BASE_ADDRESS + 0xa04c)
#define NNA_PDP_S_STATUS_0                                     (NNA_BASE_ADDRESS + 0xb000) //PDP
#define NNA_PDP_S_POINTER_0                                    (NNA_BASE_ADDRESS + 0xb004)
#define NNA_PDP_D_OP_ENABLE_0                                  (NNA_BASE_ADDRESS + 0xb008)
#define NNA_PDP_D_DATA_CUBE_IN_WIDTH_0                         (NNA_BASE_ADDRESS + 0xb00c)
#define NNA_PDP_D_DATA_CUBE_IN_HEIGHT_0                        (NNA_BASE_ADDRESS + 0xb010)
#define NNA_PDP_D_DATA_CUBE_IN_CHANNEL_0                       (NNA_BASE_ADDRESS + 0xb014)
#define NNA_PDP_D_DATA_CUBE_OUT_WIDTH_0                        (NNA_BASE_ADDRESS + 0xb018)
#define NNA_PDP_D_DATA_CUBE_OUT_HEIGHT_0                       (NNA_BASE_ADDRESS + 0xb01c)
#define NNA_PDP_D_DATA_CUBE_OUT_CHANNEL_0                      (NNA_BASE_ADDRESS + 0xb020)
#define NNA_PDP_D_OPERATION_MODE_CFG_0                         (NNA_BASE_ADDRESS + 0xb024)
#define NNA_PDP_D_NAN_FLUSH_TO_ZERO_0                          (NNA_BASE_ADDRESS + 0xb028)
#define NNA_PDP_D_PARTIAL_WIDTH_IN_0                           (NNA_BASE_ADDRESS + 0xb02c)
#define NNA_PDP_D_PARTIAL_WIDTH_OUT_0                          (NNA_BASE_ADDRESS + 0xb030)
#define NNA_PDP_D_POOLING_KERNEL_CFG_0                         (NNA_BASE_ADDRESS + 0xb034)
#define NNA_PDP_D_RECIP_KERNEL_WIDTH_0                         (NNA_BASE_ADDRESS + 0xb038)
#define NNA_PDP_D_RECIP_KERNEL_HEIGHT_0                        (NNA_BASE_ADDRESS + 0xb03c)
#define NNA_PDP_D_POOLING_PADDING_CFG_0                        (NNA_BASE_ADDRESS + 0xb040)
#define NNA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0                (NNA_BASE_ADDRESS + 0xb044)
#define NNA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0                (NNA_BASE_ADDRESS + 0xb048)
#define NNA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0                (NNA_BASE_ADDRESS + 0xb04c)
#define NNA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0                (NNA_BASE_ADDRESS + 0xb050)
#define NNA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0                (NNA_BASE_ADDRESS + 0xb054)
#define NNA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0                (NNA_BASE_ADDRESS + 0xb058)
#define NNA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0                (NNA_BASE_ADDRESS + 0xb05c)
#define NNA_PDP_D_SRC_BASE_ADDR_LOW_0                          (NNA_BASE_ADDRESS + 0xb060)
#define NNA_PDP_D_SRC_BASE_ADDR_HIGH_0                         (NNA_BASE_ADDRESS + 0xb064)
#define NNA_PDP_D_SRC_LINE_STRIDE_0                            (NNA_BASE_ADDRESS + 0xb068)
#define NNA_PDP_D_SRC_SURFACE_STRIDE_0                         (NNA_BASE_ADDRESS + 0xb06c)
#define NNA_PDP_D_DST_BASE_ADDR_LOW_0                          (NNA_BASE_ADDRESS + 0xb070)
#define NNA_PDP_D_DST_BASE_ADDR_HIGH_0                         (NNA_BASE_ADDRESS + 0xb074)
#define NNA_PDP_D_DST_LINE_STRIDE_0                            (NNA_BASE_ADDRESS + 0xb078)
#define NNA_PDP_D_DST_SURFACE_STRIDE_0                         (NNA_BASE_ADDRESS + 0xb07c)
#define NNA_PDP_D_DST_RAM_CFG_0                                (NNA_BASE_ADDRESS + 0xb080)
#define NNA_PDP_D_DATA_FORMAT_0                                (NNA_BASE_ADDRESS + 0xb084)
#define NNA_PDP_D_INF_INPUT_NUM_0                              (NNA_BASE_ADDRESS + 0xb088)
#define NNA_PDP_D_NAN_INPUT_NUM_0                              (NNA_BASE_ADDRESS + 0xb08c)
#define NNA_PDP_D_NAN_OUTPUT_NUM_0                             (NNA_BASE_ADDRESS + 0xb090)
#define NNA_PDP_D_PERF_ENABLE_0                                (NNA_BASE_ADDRESS + 0xb094)
#define NNA_PDP_D_PERF_WRITE_STALL_0                           (NNA_BASE_ADDRESS + 0xb098)
#define NNA_PDP_D_CYA_0                                        (NNA_BASE_ADDRESS + 0xb09c)
#define NNA_CDP_RDMA_S_STATUS_0                                (NNA_BASE_ADDRESS + 0xc000) //CDP_RDMA
#define NNA_CDP_RDMA_S_POINTER_0                               (NNA_BASE_ADDRESS + 0xc004)
#define NNA_CDP_RDMA_D_OP_ENABLE_0                             (NNA_BASE_ADDRESS + 0xc008)
#define NNA_CDP_RDMA_D_DATA_CUBE_WIDTH_0                       (NNA_BASE_ADDRESS + 0xc00c)
#define NNA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0                      (NNA_BASE_ADDRESS + 0xc010)
#define NNA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0                     (NNA_BASE_ADDRESS + 0xc014)
#define NNA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0                     (NNA_BASE_ADDRESS + 0xc018)
#define NNA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0                    (NNA_BASE_ADDRESS + 0xc01c)
#define NNA_CDP_RDMA_D_SRC_LINE_STRIDE_0                       (NNA_BASE_ADDRESS + 0xc020)
#define NNA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0                    (NNA_BASE_ADDRESS + 0xc024)
#define NNA_CDP_RDMA_D_SRC_DMA_CFG_0                           (NNA_BASE_ADDRESS + 0xc028)
#define NNA_CDP_RDMA_D_SRC_COMPRESSION_EN_0                    (NNA_BASE_ADDRESS + 0xc02c)
#define NNA_CDP_RDMA_D_OPERATION_MODE_0                        (NNA_BASE_ADDRESS + 0xc030)
#define NNA_CDP_RDMA_D_DATA_FORMAT_0                           (NNA_BASE_ADDRESS + 0xc034)
#define NNA_CDP_RDMA_D_PERF_ENABLE_0                           (NNA_BASE_ADDRESS + 0xc038)
#define NNA_CDP_RDMA_D_PERF_READ_STALL_0                       (NNA_BASE_ADDRESS + 0xc03c)
#define NNA_CDP_RDMA_D_CYA_0                                   (NNA_BASE_ADDRESS + 0xc040)
#define NNA_CDP_S_STATUS_0                                     (NNA_BASE_ADDRESS + 0xd000) //CDP
#define NNA_CDP_S_POINTER_0                                    (NNA_BASE_ADDRESS + 0xd004)
#define NNA_CDP_S_LUT_ACCESS_CFG_0                             (NNA_BASE_ADDRESS + 0xd008)
#define NNA_CDP_S_LUT_ACCESS_DATA_0                            (NNA_BASE_ADDRESS + 0xd00c)
#define NNA_CDP_S_LUT_CFG_0                                    (NNA_BASE_ADDRESS + 0xd010)
#define NNA_CDP_S_LUT_INFO_0                                   (NNA_BASE_ADDRESS + 0xd014)
#define NNA_CDP_S_LUT_LE_START_LOW_0                           (NNA_BASE_ADDRESS + 0xd018)
#define NNA_CDP_S_LUT_LE_START_HIGH_0                          (NNA_BASE_ADDRESS + 0xd01c)
#define NNA_CDP_S_LUT_LE_END_LOW_0                             (NNA_BASE_ADDRESS + 0xd020)
#define NNA_CDP_S_LUT_LE_END_HIGH_0                            (NNA_BASE_ADDRESS + 0xd024)
#define NNA_CDP_S_LUT_LO_START_LOW_0                           (NNA_BASE_ADDRESS + 0xd028)
#define NNA_CDP_S_LUT_LO_START_HIGH_0                          (NNA_BASE_ADDRESS + 0xd02c)
#define NNA_CDP_S_LUT_LO_END_LOW_0                             (NNA_BASE_ADDRESS + 0xd030)
#define NNA_CDP_S_LUT_LO_END_HIGH_0                            (NNA_BASE_ADDRESS + 0xd034)
#define NNA_CDP_S_LUT_LE_SLOPE_SCALE_0                         (NNA_BASE_ADDRESS + 0xd038)
#define NNA_CDP_S_LUT_LE_SLOPE_SHIFT_0                         (NNA_BASE_ADDRESS + 0xd03c)
#define NNA_CDP_S_LUT_LO_SLOPE_SCALE_0                         (NNA_BASE_ADDRESS + 0xd040)
#define NNA_CDP_S_LUT_LO_SLOPE_SHIFT_0                         (NNA_BASE_ADDRESS + 0xd044)
#define NNA_CDP_D_OP_ENABLE_0                                  (NNA_BASE_ADDRESS + 0xd048)
#define NNA_CDP_D_FUNC_BYPASS_0                                (NNA_BASE_ADDRESS + 0xd04c)
#define NNA_CDP_D_DST_BASE_ADDR_LOW_0                          (NNA_BASE_ADDRESS + 0xd050)
#define NNA_CDP_D_DST_BASE_ADDR_HIGH_0                         (NNA_BASE_ADDRESS + 0xd054)
#define NNA_CDP_D_DST_LINE_STRIDE_0                            (NNA_BASE_ADDRESS + 0xd058)
#define NNA_CDP_D_DST_SURFACE_STRIDE_0                         (NNA_BASE_ADDRESS + 0xd05c)
#define NNA_CDP_D_DST_DMA_CFG_0                                (NNA_BASE_ADDRESS + 0xd060)
#define NNA_CDP_D_DST_COMPRESSION_EN_0                         (NNA_BASE_ADDRESS + 0xd064)
#define NNA_CDP_D_DATA_FORMAT_0                                (NNA_BASE_ADDRESS + 0xd068)
#define NNA_CDP_D_NAN_FLUSH_TO_ZERO_0                          (NNA_BASE_ADDRESS + 0xd06c)
#define NNA_CDP_D_LRN_CFG_0                                    (NNA_BASE_ADDRESS + 0xd070)
#define NNA_CDP_D_DATIN_OFFSET_0                               (NNA_BASE_ADDRESS + 0xd074)
#define NNA_CDP_D_DATIN_SCALE_0                                (NNA_BASE_ADDRESS + 0xd078)
#define NNA_CDP_D_DATIN_SHIFTER_0                              (NNA_BASE_ADDRESS + 0xd07c)
#define NNA_CDP_D_DATOUT_OFFSET_0                              (NNA_BASE_ADDRESS + 0xd080)
#define NNA_CDP_D_DATOUT_SCALE_0                               (NNA_BASE_ADDRESS + 0xd084)
#define NNA_CDP_D_DATOUT_SHIFTER_0                             (NNA_BASE_ADDRESS + 0xd088)
#define NNA_CDP_D_NAN_INPUT_NUM_0                              (NNA_BASE_ADDRESS + 0xd08c)
#define NNA_CDP_D_INF_INPUT_NUM_0                              (NNA_BASE_ADDRESS + 0xd090)
#define NNA_CDP_D_NAN_OUTPUT_NUM_0                             (NNA_BASE_ADDRESS + 0xd094)
#define NNA_CDP_D_OUT_SATURATION_0                             (NNA_BASE_ADDRESS + 0xd098)
#define NNA_CDP_D_PERF_ENABLE_0                                (NNA_BASE_ADDRESS + 0xd09c)
#define NNA_CDP_D_PERF_WRITE_STALL_0                           (NNA_BASE_ADDRESS + 0xd0a0)
#define NNA_CDP_D_PERF_LUT_UFLOW_0                             (NNA_BASE_ADDRESS + 0xd0a4)
#define NNA_CDP_D_PERF_LUT_OFLOW_0                             (NNA_BASE_ADDRESS + 0xd0a8)
#define NNA_CDP_D_PERF_LUT_HYBRID_0                            (NNA_BASE_ADDRESS + 0xd0ac)
#define NNA_CDP_D_PERF_LUT_LE_HIT_0                            (NNA_BASE_ADDRESS + 0xd0b0)
#define NNA_CDP_D_PERF_LUT_LO_HIT_0                            (NNA_BASE_ADDRESS + 0xd0b4)
#define NNA_CDP_D_CYA_0                                        (NNA_BASE_ADDRESS + 0xd0b8)
#define NNA_GEC_FEATURE_0                                      (NNA_BASE_ADDRESS + 0xe000)
#define NNA_GEC_SWRESET_0                                      (NNA_BASE_ADDRESS + 0xe004)
#define NNA_GEC_MISSIONERR_TYPE_0                              (NNA_BASE_ADDRESS + 0xe008)
#define NNA_GEC_CURRENT_COUNTER_VALUE_0                        (NNA_BASE_ADDRESS + 0xe00c)
#define NNA_GEC_MISSIONERR_INDEX_0                             (NNA_BASE_ADDRESS + 0xe014)
#define NNA_GEC_CORRECTABLE_THRESHOLD_0                        (NNA_BASE_ADDRESS + 0xe018)
#define NNA_GEC_MISSIONERR_INJECT_UNLOCK_0                     (NNA_BASE_ADDRESS + 0xe01c)
#define NNA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0                  (NNA_BASE_ADDRESS + 0xe030)
#define NNA_GEC_ERRSLICE0_MISSIONERR_FORCE_0                   (NNA_BASE_ADDRESS + 0xe034)
#define NNA_GEC_ERRSLICE0_MISSIONERR_STATUS_0                  (NNA_BASE_ADDRESS + 0xe038)
#define NNA_GEC_ERRSLICE0_MISSIONERR_INJECT_0                  (NNA_BASE_ADDRESS + 0xe03c)
#define NNA_GEC_ERRSLICE0_LATENTERR_ENABLE_0                   (NNA_BASE_ADDRESS + 0xe040)
#define NNA_GEC_ERRSLICE0_LATENTERR_FORCE_0                    (NNA_BASE_ADDRESS + 0xe044)
#define NNA_GEC_ERRSLICE0_LATENTERR_STATUS_0                   (NNA_BASE_ADDRESS + 0xe048)
#define NNA_GEC_ERRSLICE0_COUNTER_RELOAD_0                     (NNA_BASE_ADDRESS + 0xe050)
#define NNA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0                  (NNA_BASE_ADDRESS + 0xe060)
#define NNA_GEC_ERRSLICE1_MISSIONERR_FORCE_0                   (NNA_BASE_ADDRESS + 0xe064)
#define NNA_GEC_ERRSLICE1_MISSIONERR_STATUS_0                  (NNA_BASE_ADDRESS + 0xe068)
#define NNA_GEC_ERRSLICE1_MISSIONERR_INJECT_0                  (NNA_BASE_ADDRESS + 0xe06c)
#define NNA_GEC_ERRSLICE1_LATENTERR_ENABLE_0                   (NNA_BASE_ADDRESS + 0xe070)
#define NNA_GEC_ERRSLICE1_LATENTERR_FORCE_0                    (NNA_BASE_ADDRESS + 0xe074)
#define NNA_GEC_ERRSLICE1_LATENTERR_STATUS_0                   (NNA_BASE_ADDRESS + 0xe078)
#define NNA_GEC_ERRSLICE1_COUNTER_RELOAD_0                     (NNA_BASE_ADDRESS + 0xe080)
#define NNA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0      (NNA_BASE_ADDRESS + 0xe084)
#define NNA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0                  (NNA_BASE_ADDRESS + 0xe090)
#define NNA_GEC_ERRSLICE2_MISSIONERR_FORCE_0                   (NNA_BASE_ADDRESS + 0xe094)
#define NNA_GEC_ERRSLICE2_MISSIONERR_STATUS_0                  (NNA_BASE_ADDRESS + 0xe098)
#define NNA_GEC_ERRSLICE2_MISSIONERR_INJECT_0                  (NNA_BASE_ADDRESS + 0xe09c)
#define NNA_GEC_ERRSLICE2_LATENTERR_ENABLE_0                   (NNA_BASE_ADDRESS + 0xe0a0)
#define NNA_GEC_ERRSLICE2_LATENTERR_FORCE_0                    (NNA_BASE_ADDRESS + 0xe0a4)
#define NNA_GEC_ERRSLICE2_LATENTERR_STATUS_0                   (NNA_BASE_ADDRESS + 0xe0a8)
#define NNA_GEC_ERRSLICE2_COUNTER_RELOAD_0                     (NNA_BASE_ADDRESS + 0xe0b0)
#define NNA_CVIF_CFG_RD_WEIGHT_0_0                             (NNA_BASE_ADDRESS + 0xf000)
#define NNA_CVIF_CFG_RD_WEIGHT_1_0                             (NNA_BASE_ADDRESS + 0xf004)
#define NNA_CVIF_CFG_RD_WEIGHT_2_0                             (NNA_BASE_ADDRESS + 0xf008)
#define NNA_CVIF_CFG_WR_WEIGHT_0_0                             (NNA_BASE_ADDRESS + 0xf00c)
#define NNA_CVIF_CFG_WR_WEIGHT_1_0                             (NNA_BASE_ADDRESS + 0xf010)
#define NNA_CVIF_CFG_OUTSTANDING_CNT_0                         (NNA_BASE_ADDRESS + 0xf014)
#define NNA_CVIF_STATUS_0                                      (NNA_BASE_ADDRESS + 0xf018)

#define NNA_BIST_ENABLE                                        (NNA_BASE_ADDRESS + 0x00010000)
#define NNA_BIST_CTRL_REG                                      (NNA_BASE_ADDRESS + 0x00010004)
#define NNA_BIST_START_ADDR                                    (NNA_BASE_ADDRESS + 0x00010008)
#define NNA_BIST_END_ADDR                                      (NNA_BASE_ADDRESS + 0x0001000c)
#define NNA_BIST_DATA_MASK                                     (NNA_BASE_ADDRESS + 0x00010010)

#define SYSCFG_BIST_ENABLE                                     (SYS_CFG_BASE + 0x004C)
#define SYSCFG_BIST_CTRL_REG                                   (SYS_CFG_BASE + 0x0014)
#define SYSCFG_BIST_START_ADDR                                 (SYS_CFG_BASE + 0x0018)
#define SYSCFG_BIST_END_ADDR                                   (SYS_CFG_BASE + 0x001C)
#define SYSCFG_BIST_DATA_MASK                                  (SYS_CFG_BASE + 0x0020)

#endif
