// Seed: 4078600969
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2
    , id_4
);
  assign id_4 = -1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    input  tri  id_2,
    input  tri1 id_3,
    input  tri0 id_4
    , id_6, id_7
);
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2;
  logic id_1;
  ;
  parameter id_2 = 1 == 1;
  wire id_3, id_4;
  assign module_0.id_4 = 0;
  assign id_1 = -1;
endmodule
