--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
Z:/Desktop/7ASynth/7aSynth/MIPS_CPU.ise -intstyle ise -v 3 -s 5 -xml
Complete_MIPS Complete_MIPS.ncd -o Complete_MIPS.twr Complete_MIPS.pcf -ucf
pins.ucf

Design file:              Complete_MIPS.ncd
Physical constraint file: Complete_MIPS.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN2<0>     |    0.427(R)|    0.780(R)|CLK_BUFGP         |   0.000|
BTN2<1>     |    0.513(R)|    0.714(R)|CLK_BUFGP         |   0.000|
SW<0>       |    0.998(R)|    0.328(R)|CLK_BUFGP         |   0.000|
SW<1>       |    0.668(R)|    0.592(R)|CLK_BUFGP         |   0.000|
SW<2>       |    0.614(R)|    0.628(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.030|    5.269|    4.294|    5.934|
---------------+---------+---------+---------+---------+


Analysis completed Fri May 03 18:45:32 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



