#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Nov  7 18:36:34 2024
# Process ID: 22052
# Current directory: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1
# Command line: vivado.exe -log design_1_sobel_hls_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sobel_hls_0_0.tcl
# Log file: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1/design_1_sobel_hls_0_0.vds
# Journal file: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1\vivado.jou
# Running On: THX_HP, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 12, Host memory: 33622 MB
#-----------------------------------------------------------
source design_1_sobel_hls_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 455.500 ; gain = 182.305
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Semester1/CEG5203/workspace/project-fpga/vitis2023'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_sobel_hls_0_0
Command: synth_design -top design_1_sobel_hls_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19636
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1861.789 ; gain = 379.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sobel_hls_0_0' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_sobel_hls_0_0/synth/design_1_sobel_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_frame_RAM_1WNR_AUTO_1R1W' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_frame_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_frame_RAM_1WNR_AUTO_1R1W' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_frame_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_output_RAM_AUTO_1R1W' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_output_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_output_RAM_AUTO_1R1W' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_output_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_mul_9ns_11ns_19_1_1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_mul_9ns_11ns_19_1_1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_urem_9ns_3ns_2_13_1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_urem_9ns_3ns_2_13_1_divider' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_urem_9ns_3ns_2_13_1_divider' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_urem_9ns_3ns_2_13_1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_flow_control_loop_pipe_sequential_init' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_flow_control_loop_pipe_sequential_init' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_urem_8ns_3ns_2_12_1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_urem_8ns_3ns_2_12_1_divider' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_urem_8ns_3ns_2_12_1_divider' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_urem_8ns_3ns_2_12_1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_mul_8ns_10ns_17_1_1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_mul_8ns_10ns_17_1_1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sparsemux_33_4_8_1_1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sparsemux_33_4_8_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sparsemux_33_4_8_1_1.v:126]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sparsemux_33_4_8_1_1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sparsemux_33_4_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1__parameterized0' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1__parameterized1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sparsemux_7_2_8_1_1__parameterized1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_regslice_both' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_regslice_both' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_regslice_both__parameterized0' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_regslice_both__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'sobel_hls_regslice_both__parameterized1' [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls_regslice_both__parameterized1' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_hls' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sobel_hls_0_0' (0#1) [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_sobel_hls_0_0/synth/design_1_sobel_hls_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:122]
WARNING: [Synth 8-7129] Port def[7] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[6] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[5] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[4] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[3] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[2] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[1] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[0] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_hls_urem_8ns_3ns_2_12_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_hls_urem_9ns_3ns_2_13_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[31] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[30] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[29] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[28] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[27] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[26] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[25] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[24] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[18] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[17] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[16] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[15] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[14] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[13] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[12] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[11] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[10] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[9] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[8] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[3] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[2] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[1] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[0] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TLAST[0] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_hls_output_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_hls_frame_RAM_1WNR_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.359 ; gain = 546.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.359 ; gain = 546.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.359 ; gain = 546.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2028.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_sobel_hls_0_0/constraints/sobel_hls_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_sobel_hls_0_0/constraints/sobel_hls_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2127.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2127.766 ; gain = 0.246
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2127.766 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2127.766 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2127.766 ; gain = 645.707
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '9' to '2' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].dividend_tmp_reg[9]' and it is trimmed from '9' to '2' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '8' to '2' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].dividend_tmp_reg[8]' and it is trimmed from '8' to '2' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ipshared/d94b/hdl/verilog/sobel_hls_urem_8ns_3ns_2_12_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "sobel_hls_frame_RAM_1WNR_AUTO_1R1W:/ram0_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "sobel_hls_frame_RAM_1WNR_AUTO_1R1W:/ram1_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "sobel_hls_output_RAM_AUTO_1R1W:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2127.766 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   5 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 9     
	   2 Input    9 Bit       Adders := 6     
	   3 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 219   
	                7 Bit    Registers := 31    
	                4 Bit    Registers := 90    
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 89    
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 16    
	              10K Bit	(1376 X 8 bit)          RAMs := 96    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 16    
	   2 Input   11 Bit        Muxes := 151   
	   3 Input   11 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 19    
	   4 Input    8 Bit        Muxes := 128   
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 100   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP tmp_136_cast_reg_1075_reg, operation Mode is: ((A:0x2ab)*B)'.
DSP Report: register tmp_136_cast_reg_1075_reg is absorbed into DSP tmp_136_cast_reg_1075_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U1/tmp_product is absorbed into DSP tmp_136_cast_reg_1075_reg.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U60/tmp_product, operation Mode is: (A:0x156)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U60/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U59/tmp_product, operation Mode is: (A:0x156)*B''.
DSP Report: register mul_8ns_10ns_17_1_1_U59/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U59/tmp_product.
DSP Report: register mul_8ns_10ns_17_1_1_U59/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U59/tmp_product.
DSP Report: operator mul_8ns_10ns_17_1_1_U59/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U59/tmp_product.
DSP Report: Generating DSP tmp_146_cast_reg_8160_reg, operation Mode is: ((A:0x156)*B)'.
DSP Report: register tmp_146_cast_reg_8160_reg is absorbed into DSP tmp_146_cast_reg_8160_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U58/tmp_product is absorbed into DSP tmp_146_cast_reg_8160_reg.
WARNING: [Synth 8-7129] Port def[7] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[6] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[5] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[4] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[3] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[2] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[1] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[0] in module sobel_hls_sparsemux_33_4_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_hls_urem_8ns_3ns_2_12_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[31] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[30] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[29] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[28] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[27] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[26] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[25] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[24] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[18] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[17] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[16] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[15] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[14] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[13] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[12] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[11] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[10] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[9] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[8] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[3] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[2] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[1] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[0] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TLAST[0] in module sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is either unconnected or has no load
INFO: [Synth 8-7124] RAM ("inst/frame_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_1_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_1_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_1_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_1_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_2_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_2_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_2_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_2_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_3_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_3_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_3_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_3_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_4_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_4_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_4_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_4_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_5_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_5_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_5_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_5_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_6_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_6_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_6_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_6_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_7_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_7_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_7_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_7_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_8_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_8_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_8_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_8_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_9_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_9_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_9_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_9_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_10_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_10_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_10_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_10_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_11_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_11_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_11_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_11_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_12_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_12_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_12_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_12_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_13_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_13_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_13_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_13_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_14_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_14_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_14_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_14_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_15_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_15_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_15_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_15_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_16_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_16_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_16_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_16_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_17_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_17_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_17_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_17_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_18_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_18_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_18_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_18_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_19_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_19_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_19_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_19_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_20_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_20_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_20_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_20_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_21_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_21_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_21_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_21_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_22_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_22_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_22_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_22_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_23_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_23_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_23_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_23_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_24_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_24_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_24_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_24_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_25_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_25_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_25_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_25_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_26_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_26_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_26_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_26_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_27_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_27_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_27_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_27_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_28_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_28_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_28_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_28_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_29_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_29_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_29_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_29_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_30_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_30_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_30_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_30_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_31_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_31_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_31_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_31_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_32_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_32_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_32_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_32_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_33_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_33_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_33_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_33_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_34_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_34_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_34_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_34_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_35_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_35_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_35_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_35_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_36_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_36_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_36_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_36_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_37_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_37_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_37_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_37_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_38_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_38_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_38_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_38_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_39_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_39_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_39_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_39_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_40_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_40_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_40_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_40_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_41_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_41_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_41_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_41_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_42_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_42_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_42_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_42_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_43_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_43_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_43_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_43_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_44_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_44_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_44_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_44_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_45_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_45_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_45_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_45_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_46_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_46_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_46_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_46_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_47_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_47_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/frame_47_U/ram1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/frame_47_U/ram1_reg"
INFO: [Synth 8-7124] RAM ("inst/output_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/output_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7124] RAM ("inst/output_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("inst/output_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("inst/output_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Common 17-14] Message 'Synth 8-7124' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2127.766 ; gain = 645.707
---------------------------------------------------------------------------------
 Sort Area is  tmp_136_cast_reg_1075_reg_0 : 0 0 : 357 357 : Used 1 time 0
 Sort Area is  mul_8ns_10ns_17_1_1_U59/tmp_product_4 : 0 0 : 319 319 : Used 1 time 0
 Sort Area is  tmp_146_cast_reg_8160_reg_2 : 0 0 : 318 318 : Used 1 time 0
 Sort Area is  mul_8ns_10ns_17_1_1_U60/tmp_product_6 : 0 0 : 301 301 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | frame_U/ram0_reg    | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_U/ram1_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_1_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_1_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_2_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_2_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_3_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_3_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_4_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_4_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_5_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_5_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_6_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_6_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_7_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_7_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_8_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_8_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_9_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_9_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_10_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_10_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_11_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_11_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_12_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_12_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_13_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_13_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_14_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_14_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_15_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_15_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_16_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_16_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_17_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_17_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_18_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_18_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_19_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_19_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_20_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_20_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_21_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_21_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_22_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_22_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_23_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_23_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_24_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_24_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_25_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_25_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_26_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_26_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_27_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_27_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_28_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_28_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_29_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_29_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_30_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_30_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_31_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_31_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_32_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_32_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_33_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_33_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_34_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_34_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_35_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_35_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_36_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_36_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_37_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_37_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_38_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_38_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_39_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_39_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_40_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_40_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_41_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_41_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_42_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_42_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_43_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_43_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_44_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_44_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_45_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_45_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_46_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_46_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_47_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_47_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_U/ram_reg    | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_1_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_2_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_3_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_4_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_5_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_6_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_7_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_8_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_9_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_10_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_11_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_12_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_13_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_14_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_15_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 | ((A:0x2ab)*B)' | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel_hls_mul_8ns_10ns_17_1_1                                | (A:0x156)*B    | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | (A:0x156)*B''  | 9      | 10     | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | ((A:0x156)*B)' | 9      | 10     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2585.355 ; gain = 1103.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2623.801 ; gain = 1141.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | frame_U/ram0_reg    | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_U/ram1_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_1_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_1_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_2_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_2_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_3_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_3_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_4_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_4_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_5_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_5_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_6_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_6_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_7_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_7_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_8_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_8_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_9_U/ram0_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_9_U/ram1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_10_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_10_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_11_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_11_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_12_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_12_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_13_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_13_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_14_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_14_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_15_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_15_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_16_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_16_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_17_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_17_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_18_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_18_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_19_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_19_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_20_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_20_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_21_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_21_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_22_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_22_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_23_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_23_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_24_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_24_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_25_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_25_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_26_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_26_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_27_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_27_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_28_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_28_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_29_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_29_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_30_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_30_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_31_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_31_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_32_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_32_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_33_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_33_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_34_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_34_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_35_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_35_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_36_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_36_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_37_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_37_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_38_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_38_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_39_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_39_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_40_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_40_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_41_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_41_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_42_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_42_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_43_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_43_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_44_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_44_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_45_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_45_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_46_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_46_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_47_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | frame_47_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_U/ram_reg    | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_1_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_2_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_3_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_4_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_5_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_6_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_7_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_8_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_9_U/ram_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_10_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_11_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_12_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_13_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_14_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | output_15_U/ram_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/frame_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_1_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_1_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_1_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_2_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_2_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_2_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_3_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_3_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_3_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_4_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_4_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_4_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_5_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_5_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_5_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_6_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_6_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_6_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_7_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_7_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_7_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_8_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_8_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_8_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_9_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_9_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_9_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_10_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_10_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_10_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_11_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_11_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_11_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_12_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_12_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_12_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_13_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_13_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_13_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_14_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_14_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_14_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_15_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_15_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_15_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_16_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_16_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_16_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_17_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_17_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_17_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_18_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_18_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_18_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_19_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_19_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_19_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_20_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_20_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_20_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_21_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_21_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_21_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_22_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_22_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_22_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_23_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_23_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_23_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_24_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_24_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_24_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_25_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_25_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_25_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_26_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_26_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_26_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_27_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_27_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_27_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_28_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_28_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_28_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_29_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_29_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_29_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_30_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_30_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_30_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_31_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_31_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_31_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_32_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_32_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_32_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/frame_33_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2661.895 ; gain = 1179.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2676.648 ; gain = 1194.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2676.648 ; gain = 1194.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2676.648 ; gain = 1194.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2676.648 ; gain = 1194.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2676.648 ; gain = 1194.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2676.648 ; gain = 1194.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[0].dividend_tmp_reg[1][8]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[1].dividend_tmp_reg[2][8]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[2].dividend_tmp_reg[3][8]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[3].dividend_tmp_reg[4][8]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[4].dividend_tmp_reg[5][8]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter12_reg_reg[3]                                                      | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter12_reg_reg[2]                                                      | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter12_reg_reg[6]                                                    | 10     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter12_reg_reg[3]                                                       | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]                                                       | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]                                                      | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/ap_loop_exit_ready_pp0_iter12_reg_reg                                                          | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[2].dividend_tmp_reg[3][7] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[3].dividend_tmp_reg[4][7] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[4].dividend_tmp_reg[5][7] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[5].dividend_tmp_reg[6][7] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[6].dividend_tmp_reg[7][7] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter9_reg_reg[7]                                                    | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln40_reg_8167_reg[1]                                                                     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]                                                    | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]                                                    | 10     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter11_reg_reg[3]                                                    | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_loop_exit_ready_pp0_iter13_reg_reg                                                          | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter10_reg_reg[0]                                                      | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|sobel_hls   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[0]                                                    | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 | ((A*B)')'   | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | ((A*B)')'   | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | A''*B       | 8      | 9      | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_hls_mul_8ns_10ns_17_1_1                                | A*B         | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    15|
|2     |DSP_ALU         |     4|
|4     |DSP_A_B_DATA    |     4|
|6     |DSP_C_DATA      |     4|
|7     |DSP_MULTIPLIER  |     4|
|8     |DSP_M_DATA      |     4|
|10    |DSP_OUTPUT      |     4|
|12    |DSP_PREADD      |     4|
|13    |DSP_PREADD_DATA |     4|
|14    |LUT1            |     8|
|15    |LUT2            |   104|
|16    |LUT3            |   345|
|17    |LUT4            |   191|
|18    |LUT5            |   141|
|19    |LUT6            |  1844|
|20    |MUXF7           |   528|
|21    |MUXF8           |   264|
|22    |RAMB18E2        |    96|
|23    |RAMB36E2        |    16|
|24    |SRL16E          |    72|
|25    |FDRE            |   486|
|26    |FDSE            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2676.648 ; gain = 1194.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2676.648 ; gain = 1095.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2676.648 ; gain = 1194.590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2688.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 811 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2702.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances

Synth Design complete | Checksum: 50934bc4
INFO: [Common 17-83] Releasing license: Synthesis
367 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2702.645 ; gain = 2196.137
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2702.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1/design_1_sobel_hls_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_sobel_hls_0_0, cache-ID = 82bf7be8444a9b0b
INFO: [Coretcl 2-1174] Renamed 217 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2702.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_sobel_hls_0_0_synth_1/design_1_sobel_hls_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sobel_hls_0_0_utilization_synth.rpt -pb design_1_sobel_hls_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 18:37:43 2024...
