date tue dec gmt server ncsa content type text html last modified mon mar gmt content length exploiting choice instruction fetch issue implementable simultaneous multithreading processor exploiting choice instruction fetch issue implementable simultaneous multithreading processor dean m tullsen susan j eggers joel emer henry m levy jack l lo rebecca l stamm simultaneous multithreading technique permits multiple independent threads issue multiple instructions cycle previous work demonstrated performance potential simultaneous multithreading based somewhat idealized model paper show throughput gains simultaneous multithreading achieved without extensive changes conventional wide issue superscalar either hardware structures sizes present architecture simultaneous multithreading achieves three goals minimizes architectural impact conventional superscalar design minimal performance impact single thread executing alone achieves significant throughput gains running multiple threads simultaneous multithreading architecture achieves throughput instructions per cycle fold improvement unmodified superscalar hardware resources speedup enabled advantage multithreading previously unexploited architectures ability favor fetch issue threads efficiently using processor cycle thereby providing best instructions processor examine several heuristics allow us identify use best threads fetch issue show heuristics increase throughput much using best fetch issue alternatives use bottleneck analysis identify opportunities gains improved architecture proceedings rd annual international symposium computer architecture philadelphia pa may get postscript file click jlo cs washington edu