
    <!DOCTYPE html>
    <html>
    <head>
        <title>deepseek_v3_2 详细分析报告</title>
        <meta charset="utf-8">
        
    <style>
        body {
            font-family: 'Segoe UI', Arial, sans-serif;
            margin: 0;
            padding: 20px;
            background-color: #f5f5f5;
            color: #333;
        }
        .container {
            max-width: 1200px;
            margin: 0 auto;
            background-color: white;
            padding: 30px;
            border-radius: 10px;
            box-shadow: 0 2px 10px rgba(0,0,0,0.1);
        }
        h1 {
            color: #2c3e50;
            border-bottom: 3px solid #3498db;
            padding-bottom: 10px;
            margin-bottom: 30px;
        }
        h2 {
            color: #34495e;
            margin-top: 30px;
            margin-bottom: 15px;
            border-left: 4px solid #3498db;
            padding-left: 15px;
        }
        h3 {
            color: #7f8c8d;
            margin-top: 25px;
            margin-bottom: 10px;
        }
        .summary-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(250px, 1fr));
            gap: 20px;
            margin-bottom: 30px;
        }
        .summary-card {
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            color: white;
            padding: 20px;
            border-radius: 10px;
            text-align: center;
        }
        .summary-card h3 {
            margin: 0 0 10px 0;
            color: white;
        }
        .summary-card .value {
            font-size: 2em;
            font-weight: bold;
        }
        table {
            width: 100%;
            border-collapse: collapse;
            margin: 20px 0;
            background-color: white;
            border-radius: 8px;
            overflow: hidden;
            box-shadow: 0 2px 4px rgba(0,0,0,0.1);
        }
        th, td {
            padding: 12px 15px;
            text-align: left;
            border-bottom: 1px solid #ddd;
        }
        th {
            background-color: #34495e;
            color: white;
            font-weight: 600;
        }
        tr:hover {
            background-color: #f8f9fa;
        }
        .error-type {
            padding: 4px 8px;
            border-radius: 4px;
            font-size: 0.85em;
            font-weight: 600;
            text-transform: uppercase;
        }
        .error-syntax { background-color: #e74c3c; color: white; }
        .error-semantic { background-color: #f39c12; color: white; }
        .error-static_analysis { background-color: #9b59b6; color: white; }
        .error-unknown { background-color: #95a5a6; color: white; }
        .failure-functionality { background-color: #e67e22; color: white; }
        .failure-timing { background-color: #3498db; color: white; }
        .failure-assertion { background-color: #2ecc71; color: white; }
        .failure-simulation_error { background-color: #c0392b; color: white; }
        .code-snippet {
            background-color: #2c3e50;
            color: #ecf0f1;
            padding: 15px;
            border-radius: 5px;
            font-family: 'Courier New', monospace;
            font-size: 0.9em;
            overflow-x: auto;
            margin: 10px 0;
        }
        .error-details {
            margin: 15px 0;
            padding: 15px;
            background-color: #fdf2f2;
            border-left: 4px solid #e74c3c;
            border-radius: 0 5px 5px 0;
        }
        .stats-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(300px, 1fr));
            gap: 20px;
            margin: 20px 0;
        }
        .stats-card {
            background-color: #f8f9fa;
            padding: 20px;
            border-radius: 8px;
            border: 1px solid #e9ecef;
        }
        .problem-list {
            list-style: none;
            padding: 0;
        }
        .problem-list li {
            padding: 8px 12px;
            margin: 4px 0;
            background-color: #f8f9fa;
            border-radius: 4px;
            border-left: 3px solid #3498db;
        }
        .model-link {
            color: #3498db;
            text-decoration: none;
            font-weight: 600;
        }
        .model-link:hover {
            text-decoration: underline;
        }
        .chart-container {
            margin: 20px 0;
            padding: 20px;
            background-color: #f8f9fa;
            border-radius: 8px;
        }
        .progress-bar {
            background-color: #e9ecef;
            border-radius: 10px;
            overflow: hidden;
            height: 20px;
            margin: 5px 0;
        }
        .progress-fill {
            background: linear-gradient(90deg, #3498db, #2ecc71);
            height: 100%;
            transition: width 0.3s ease;
        }
        .back-link {
            color: #3498db;
            text-decoration: none;
            font-weight: 600;
            margin-bottom: 20px;
            display: inline-block;
        }
        .back-link:hover {
            text-decoration: underline;
        }
    </style>
    
    </head>
    <body>
        <div class="container">
            <a href="../unified_analysis.html" class="back-link">← 返回统一分析</a>

            <h1>deepseek_v3_2 详细分析报告</h1>
            <p><strong>参数配置:</strong> Temperature = 0.0, Top_p = 0.01</p>
            <p><strong>生成时间:</strong> 2025-12-09 06:59:08</p>

            <div class="summary-grid">
                <div class="summary-card">
                    <h3>总问题数</h3>
                    <div class="value">156</div>
                </div>
                <div class="summary-card" style="background: linear-gradient(135deg, #2ecc71, #27ae60);">
                    <h3>生成成功率</h3>
                    <div class="value">100.0%</div>
                    <p>156/156</p>
                </div>
                <div class="summary-card" style="background: linear-gradient(135deg, #3498db, #2980b9);">
                    <h3>编译成功率</h3>
                    <div class="value">59.0%</div>
                    <p>92/156</p>
                </div>
                <div class="summary-card" style="background: linear-gradient(135deg, #e74c3c, #c0392b);">
                    <h3>测试通过率</h3>
                    <div class="value">46.2%</div>
                    <p>72/156</p>
                </div>
            </div>
    
            <h2>[编译失败] 编译失败详情</h2>
        
            <div class="error-details">
                <h3>Prob001_zero</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob001_zero/Prob001_zero_sample01.sv:5: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob002_m2014_q4i</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob002_m2014_q4i/Prob002_m2014_q4i_sample01.sv:5: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob004_vector2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob004_vector2/Prob004_vector2_sample01.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob005_notgate</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob005_notgate_ref.sv:11: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob006_vectorr</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob006_vectorr/Prob006_vectorr_sample01.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob007_wire</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob007_wire_ref.sv:11: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob008_m2014_q4h</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob008_m2014_q4h_ref.sv:11: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob009_popcount3</h3>
                <p><span class="error-type error-unknown">unknown</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob009_popcount3/Prob009_popcount3_sample01.sv:8: error: out is not a valid l-value in tb.top_module1.</p>
                <p><strong>错误模式:</strong> out is not a valid l-value in tb.top_module1.</p>
            </div>
            <div class="error-details">
                <h3>Prob010_mt2015_q4a</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob010_mt2015_q4a_ref.sv:12: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob011_norgate</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob011_norgate/Prob011_norgate_sample01.sv:7: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob012_xnorgate</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob012_xnorgate_ref.sv:12: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob013_m2014_q4e</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob013_m2014_q4e/Prob013_m2014_q4e_sample01.sv:7: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob014_andgate</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob014_andgate_ref.sv:12: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob015_vector1</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob015_vector1/Prob015_vector1_sample01.sv:7: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob016_m2014_q4j</h3>
                <p><span class="error-type error-unknown">unknown</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob016_m2014_q4j/Prob016_m2014_q4j_sample01.sv:10: error: Unknown module type: FullAdder</p>
                <p><strong>错误模式:</strong> FullAdder</p>
            </div>
            <div class="error-details">
                <h3>Prob017_mux2to1v</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob017_mux2to1v/Prob017_mux2to1v_sample01.sv:8: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob018_mux256to1</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob018_mux256to1/Prob018_mux256to1_sample01.sv:7: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob019_m2014_q4f</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob019_m2014_q4f/Prob019_m2014_q4f_sample01.sv:7: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob020_mt2015_eq2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob020_mt2015_eq2_ref.sv:12: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob021_mux256to1v</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob021_mux256to1v/Prob021_mux256to1v_sample01.sv:7: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob022_mux2to1</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob022_mux2to1/Prob022_mux2to1_sample01.sv:8: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob025_reduction</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob025_reduction_ref.sv:11: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob026_alwaysblock1</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob026_alwaysblock1_ref.sv:14: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob028_m2014_q4a</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob028_m2014_q4a_ref.sv:15: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob030_popcount255</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob030_popcount255/Prob030_popcount255_sample01.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob031_dff</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob031_dff_ref.sv:16: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob034_dff8</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob034_dff8_ref.sv:16: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob036_ringer</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob036_ringer/Prob036_ringer_sample01.sv:8: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob042_vector4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob042_vector4_ref.sv:11: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob048_m2014_q4c</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob048_m2014_q4c_ref.sv:18: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob049_m2014_q4b</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob049_m2014_q4b_ref.sv:18: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob050_kmap1</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob050_kmap1/Prob050_kmap1_sample01.sv:8: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob053_m2014_q4d</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob053_m2014_q4d_ref.sv:17: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob057_kmap2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob057_kmap2/Prob057_kmap2_sample01.sv:9: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob068_countbcd</h3>
                <p><span class="error-type error-unknown">unknown</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob068_countbcd/Prob068_countbcd_sample01.sv:16: error: ena[&#x27;sd1] is not a valid l-value in tb.top_module1.</p>
                <p><strong>错误模式:</strong> ena[&#x27;sd1] is not a valid l-value in tb.top_module1.</p>
            </div>
            <div class="error-details">
                <h3>Prob070_ece241_2013_q2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob070_ece241_2013_q2/Prob070_ece241_2013_q2_sample01.sv:10: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob072_thermostat</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob072_thermostat_ref.sv:18: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob074_ece241_2014_q4</h3>
                <p><span class="error-type error-unknown">unknown</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:20: error: q0 is not a valid l-value in tb.top_module1.</p>
                <p><strong>错误模式:</strong> q0 is not a valid l-value in tb.top_module1.</p>
            </div>
            <div class="error-details">
                <h3>Prob084_ece241_2013_q12</h3>
                <p><span class="error-type error-unknown">unknown</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob084_ece241_2013_q12/Prob084_ece241_2013_q12_sample01.sv:16: error: Q[&#x27;sd0] is not a valid l-value in tb.top_module1.</p>
                <p><strong>错误模式:</strong> Q[&#x27;sd0] is not a valid l-value in tb.top_module1.</p>
            </div>
            <div class="error-details">
                <h3>Prob088_ece241_2014_q5b</h3>
                <p><span class="error-type error-unknown">unknown</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob088_ece241_2014_q5b/Prob088_ece241_2014_q5b_sample01.sv:26: error: Unable to bind wire/reg/memory `state&#x27; in `tb.top_module1&#x27;</p>
                <p><strong>错误模式:</strong> Unable to bind wire/reg/memory `state&#x27; in `tb.top_module1&#x27;</p>
            </div>
            <div class="error-details">
                <h3>Prob090_circuit1</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob090_circuit1_ref.sv:12: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob091_2012_q2b</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob091_2012_q2b/Prob091_2012_q2b_sample01.sv:8: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob094_gatesv</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob094_gatesv/Prob094_gatesv_sample01.sv:8: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob096_review2015_fsmseq</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob096_review2015_fsmseq_ref.sv:31: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob101_circuit4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob101_circuit4/Prob101_circuit4_sample01.sv:9: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob102_circuit3</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob102_circuit3_ref.sv:14: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob105_rotate100</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob105_rotate100_ref.sv:21: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob116_m2014_q3</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob116_m2014_q3/Prob116_m2014_q3_sample01.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob122_kmap4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob122_kmap4/Prob122_kmap4_sample01.sv:9: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob123_bugs_addsubz</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob123_bugs_addsubz_ref.sv:20: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob128_fsm_ps2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob128_fsm_ps2_ref.sv:33: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob131_mt2015_q4</h3>
                <p><span class="error-type error-unknown">unknown</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob131_mt2015_q4/Prob131_mt2015_q4_sample01.sv:10: error: Unknown module type: A</p>
                <p><strong>错误模式:</strong> A</p>
            </div>
            <div class="error-details">
                <h3>Prob132_always_if2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob132_always_if2_ref.sv:26: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob133_2014_q3fsm</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob133_2014_q3fsm/Prob133_2014_q3fsm_sample01.sv:9: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob136_m2014_q6</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob136_m2014_q6/Prob136_m2014_q6_sample01.sv:8: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob140_fsm_hdlc</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob140_fsm_hdlc_test.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob142_lemmings2</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob142_lemmings2_test.sv:6: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob147_circuit10</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob147_circuit10_ref.sv:19: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob148_2013_q2afsm</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob148_2013_q2afsm_ref.sv:36: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob149_ece241_2013_q4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob149_ece241_2013_q4/Prob149_ece241_2013_q4_sample01.sv:11: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob150_review2015_fsmonehot</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob150_review2015_fsmonehot_ref.sv:31: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob151_review2015_fsm</h3>
                <p><span class="error-type error-unknown">unknown</span></p>
                <p><strong>错误信息:</strong> </p>
                <p><strong>错误模式:</strong> </p>
            </div>
            <div class="error-details">
                <h3>Prob155_lemmings4</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob155_lemmings4/Prob155_lemmings4_sample01.sv:14: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div>
            <div class="error-details">
                <h3>Prob156_review2015_fancytimer</h3>
                <p><span class="error-type error-syntax">syntax</span></p>
                <p><strong>错误信息:</strong> results\deepseek_v3_2_0shot_temp0_0_topP0_01\Prob156_review2015_fancytimer/Prob156_review2015_fancytimer_sample01.sv:11: syntax error</p>
                <p><strong>错误模式:</strong> syntax error</p>
            </div><h2>[测试成功] 测试失败</h2><p>没有测试失败的情况</p><h2>[静态分析] 静态分析</h2><p>所有问题都通过了静态分析检查</p>
        </div>
    </body>
    </html>
    