Search.setIndex({"docnames": ["index", "interrupts", "pio", "rp_pio"], "filenames": ["index.rst", "interrupts.rst", "pio.rst", "rp_pio.rst"], "titles": ["Documentation for Cramium SCE module", "Interrupt Controller", "PIO", "RP_PIO"], "terms": {"interrupt": 0, "control": [0, 2, 3], "pio": [], "index": 0, "search": 0, "page": 0, "thi": 1, "devic": 1, "ha": 1, "an": 1, "eventmanag": 1, "base": 1, "system": 1, "individu": 1, "modul": 1, "gener": 1, "event": 1, "which": 1, "ar": 1, "wire": 1, "central": 1, "when": 1, "occur": 1, "you": 1, "should": 1, "look": 1, "number": 1, "up": 1, "cpu": 1, "specif": 1, "tabl": 1, "call": 1, "relev": 1, "The": 1, "follow": 1, "address": [2, 3], "0x40202000": [2, 3], "0x40202004": [2, 3], "0x40202008": [2, 3], "0x4020200c": [2, 3], "0x40202010": [2, 3], "0x40202014": [2, 3], "0x40202018": [2, 3], "0x4020201c": [2, 3], "0x40202020": [2, 3], "0x40202024": [2, 3], "0x40202028": [2, 3], "0x4020202c": [2, 3], "0x40202030": [2, 3], "0x40202034": [2, 3], "0x40202038": [2, 3], "0x4020203c": [2, 3], "0x40202040": [2, 3], "0x40202044": [2, 3], "0x40202048": [2, 3], "0x4020204c": [2, 3], "0x40202050": [2, 3], "0x40202054": [2, 3], "0x40202058": [2, 3], "0x4020205c": [2, 3], "0x40202060": [2, 3], "0x40202064": [2, 3], "0x40202068": [2, 3], "0x4020206c": [2, 3], "0x40202070": [2, 3], "0x40202074": [2, 3], "0x40202078": [2, 3], "0x4020207c": [2, 3], "0x40202080": [2, 3], "0x40202084": [2, 3], "0x40202088": [2, 3], "0x4020208c": [2, 3], "0x40202090": [2, 3], "0x40202094": [2, 3], "0x40202098": [2, 3], "0x4020209c": [2, 3], "0x402020a0": [2, 3], "0x402020a4": [2, 3], "0x402020a8": [2, 3], "0x402020ac": [2, 3], "0x402020b0": [2, 3], "0x402020b4": [2, 3], "0x402020b8": [2, 3], "0x402020bc": [2, 3], "0x402020c0": [2, 3], "0x402020c4": [2, 3], "0x402020c8": [2, 3], "0x402020cc": [2, 3], "0x402020d0": [2, 3], "0x402020d4": [2, 3], "0x402020d8": [2, 3], "0x402020dc": [2, 3], "0x402020e0": [2, 3], "0x402020e4": [2, 3], "0x402020e8": [2, 3], "0x402020ec": [2, 3], "0x402020f0": [2, 3], "0x402020f4": [2, 3], "0x402020f8": [2, 3], "0x402020fc": [2, 3], "0x40202100": [2, 3], "0x40202104": [2, 3], "0x40202108": [2, 3], "0x4020210c": [2, 3], "0x40202110": [2, 3], "0x40202114": [2, 3], "0x40202118": [2, 3], "0x4020211c": [2, 3], "0x40202120": [2, 3], "0x40202124": [2, 3], "0x40202128": [2, 3], "0x4020212c": [2, 3], "0x40202130": [2, 3], "0x40202134": [2, 3], "0x40202138": [2, 3], "0x4020213c": [2, 3], "0x40202140": [2, 3], "0x0": [2, 3], "field": [2, 3], "name": [2, 3], "descript": [2, 3], "3": [2, 3], "0": [2, 3], "en": [2, 3], "read": [2, 3], "write": [2, 3], "7": [2, 3], "4": [2, 3], "restart": [2, 3], "11": [2, 3], "8": [2, 3], "clkdiv_restart": [2, 3], "0x4": [2, 3], "rx_full": [2, 3], "onli": [2, 3], "statu": [2, 3], "constant0": [2, 3], "constant": [2, 3], "valu": [2, 3], "rx_empti": [2, 3], "15": [2, 3], "12": [2, 3], "constant1": [2, 3], "19": [2, 3], "16": [2, 3], "tx_full": [2, 3], "23": [2, 3], "20": [2, 3], "constant2": [2, 3], "27": [2, 3], "24": [2, 3], "tx_empti": [2, 3], "31": [2, 3], "28": [2, 3], "constant3": [2, 3], "0x8": [2, 3], "rxstall": [2, 3], "rxunder": [2, 3], "txover": [2, 3], "txstall": [2, 3], "0xc": [2, 3], "2": [2, 3], "tx_level0": [2, 3], "tx_level": [2, 3], "6": [2, 3], "rx_level0": [2, 3], "rx_level": [2, 3], "10": [2, 3], "tx_level1": [2, 3], "1": [2, 3], "14": [2, 3], "rx_level1": [2, 3], "18": [2, 3], "tx_level2": [2, 3], "constant4": [2, 3], "22": [2, 3], "rx_level2": [2, 3], "constant5": [2, 3], "26": [2, 3], "tx_level3": [2, 3], "constant6": [2, 3], "30": [2, 3], "rx_level3": [2, 3], "constant7": [2, 3], "0x10": [2, 3], "fdin": [2, 3], "0x14": [2, 3], "0x18": [2, 3], "0x1c": [2, 3], "0x20": [2, 3], "pdout": [2, 3], "0x24": [2, 3], "0x28": [2, 3], "0x2c": [2, 3], "0x30": [2, 3], "sfr_irq": [2, 3], "0x34": [2, 3], "sfr_irq_forc": [2, 3], "0x38": [2, 3], "sfr_sync_bypass": [2, 3], "0x3c": [2, 3], "gpio_in": 2, "0x40": [2, 3], "gpio_dir": 2, "0x44": [2, 3], "32": [2, 3], "0x48": [2, 3], "instr": [2, 3], "0x4c": [2, 3], "0x50": [2, 3], "0x54": [2, 3], "0x58": [2, 3], "0x5c": [2, 3], "0x60": [2, 3], "0x64": [2, 3], "0x68": [2, 3], "0x6c": [2, 3], "0x70": [2, 3], "0x74": [2, 3], "0x78": [2, 3], "0x7c": [2, 3], "0x80": [2, 3], "0x84": [2, 3], "0x88": [2, 3], "0x8c": [2, 3], "0x90": [2, 3], "0x94": [2, 3], "0x98": [2, 3], "0x9c": [2, 3], "0xa0": [2, 3], "0xa4": [2, 3], "0xa8": [2, 3], "0xac": [2, 3], "0xb0": [2, 3], "0xb4": [2, 3], "0xb8": [2, 3], "0xbc": [2, 3], "0xc0": [2, 3], "0xc4": [2, 3], "0xc8": [2, 3], "unused_div": [2, 3], "div_frac": [2, 3], "div_int": [2, 3], "0xcc": [2, 3], "status_n": [2, 3], "status_sel": [2, 3], "5": [2, 3], "resvd_exec": [2, 3], "wrap_target": [2, 3], "pend": [2, 3], "17": [2, 3], "out_sticki": [2, 3], "inline_out_en": [2, 3], "out_en_sel": [2, 3], "jmp_pin": [2, 3], "29": [2, 3], "side_pindir": [2, 3], "sideset_enable_bit": [2, 3], "exec_stal": [2, 3], "0xd0": [2, 3], "resvd_shift": [2, 3], "auto_push": [2, 3], "auto_pul": [2, 3], "in_shift_dir": [2, 3], "out_shift_dir": [2, 3], "isr_threshold": [2, 3], "25": [2, 3], "osr_threshold": [2, 3], "resvd_join": [], "0xd4": [2, 3], "pc": [2, 3], "0xd8": [2, 3], "imm_instr": [2, 3], "0xdc": [2, 3], "pins_out_bas": [2, 3], "9": [2, 3], "pins_set_bas": [2, 3], "pins_side_bas": [2, 3], "pins_in_bas": [2, 3], "pins_out_count": [2, 3], "pins_set_count": [2, 3], "pins_side_count": [2, 3], "0xe0": [2, 3], "0xe4": [2, 3], "0xe8": [2, 3], "0xec": [2, 3], "0xf0": [2, 3], "0xf4": [2, 3], "0xf8": [2, 3], "0xfc": [2, 3], "0x100": [2, 3], "0x104": [2, 3], "0x108": [2, 3], "0x10c": [2, 3], "0x110": [2, 3], "0x114": [2, 3], "0x118": [2, 3], "0x11c": [2, 3], "0x120": [2, 3], "0x124": [2, 3], "0x128": [2, 3], "intr_rxnempti": [2, 3], "intr_txnful": [2, 3], "intr_sm": [2, 3], "0x12c": [2, 3], "irq0_inte_rxnempti": [2, 3], "irq0_inte_txnful": [2, 3], "irq0_inte_sm": [2, 3], "0x130": [2, 3], "irq0_intf_rxnempti": [2, 3], "irq0_intf_txnful": [2, 3], "irq0_intf_sm": [2, 3], "0x134": [2, 3], "irq0_ints_rxnempti": [2, 3], "irq0_ints_txnful": [2, 3], "irq0_ints_sm": [2, 3], "0x138": [2, 3], "irq1_inte_rxnempti": [2, 3], "irq1_inte_txnful": [2, 3], "irq1_inte_sm": [2, 3], "0x13c": [2, 3], "irq1_intf_rxnempti": [2, 3], "irq1_intf_txnful": [2, 3], "irq1_intf_sm": [2, 3], "0x140": [2, 3], "irq1_ints_rxnempti": [2, 3], "irq1_ints_txnful": [2, 3], "irq1_ints_sm": [2, 3], "nc_dbg3": [2, 3], "nc_dbg2": [2, 3], "13": 2, "nc_dbg1": [2, 3], "21": 2, "nc_dbg0": [2, 3], "join_tx": [2, 3], "join_rx": [2, 3], "rp_pio": 0, "sfr_dbg_padout": 3, "sfr_dbg_pado": 3, "0x40202144": 3, "0x40202148": 3, "0x4020214c": 3, "0x40202150": 3, "0x40202154": 3, "0x40202158": 3, "0x4020215c": 3, "0x40202160": 3, "0x40202164": 3, "0x40202168": 3, "0x4020216c": 3, "0x40202170": 3, "0x40202174": 3, "0x40202178": 3, "0x4020217c": 3, "0x40202180": 3, "0x40202184": 3, "0x40202188": 3, "0x144": 3, "0x148": 3, "0x14c": 3, "0x150": 3, "0x154": 3, "0x158": 3, "0x15c": 3, "0x160": 3, "0x164": 3, "0x168": 3, "0x16c": 3, "0x170": 3, "0x174": 3, "0x178": 3, "0x17c": 3, "0x180": 3, "sfr_io_oe_inv": 3, "0x184": 3, "o_invert": [], "0x188": 3, "i_invert": [], "sfr_io_o_inv": 3, "sfr_io_i_inv": 3}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"document": 0, "cramium": 0, "sce": 0, "modul": 0, "regist": [0, 2, 3], "group": 0, "indic": 0, "tabl": 0, "interrupt": 1, "control": 1, "assign": 1, "pio": 2, "list": [2, 3], "pio_sfr_ctrl": 2, "pio_sfr_fstat": 2, "pio_sfr_fdebug": 2, "pio_sfr_flevel": 2, "pio_sfr_txf0": 2, "pio_sfr_txf1": 2, "pio_sfr_txf2": 2, "pio_reserved7": 2, "pio_sfr_rxf0": 2, "pio_sfr_rxf1": 2, "pio_sfr_rxf2": 2, "pio_sfr_txf3": 2, "pio_sfr_irq": 2, "pio_sfr_irq_forc": 2, "pio_sfr_sync_bypass": 2, "pio_sfr_dbg_padout": 2, "pio_sfr_dbg_pado": 2, "pio_sfr_dbg_cfginfo": 2, "pio_sfr_instr_mem0": 2, "pio_sfr_instr_mem1": 2, "pio_sfr_instr_mem2": 2, "pio_sfr_instr_mem3": 2, "pio_sfr_instr_mem4": 2, "pio_sfr_instr_mem5": 2, "pio_sfr_instr_mem6": 2, "pio_sfr_instr_mem7": 2, "pio_sfr_instr_mem8": 2, "pio_sfr_instr_mem9": 2, "pio_sfr_instr_mem10": 2, "pio_sfr_instr_mem11": 2, "pio_sfr_instr_mem12": 2, "pio_sfr_instr_mem13": 2, "pio_sfr_instr_mem14": 2, "pio_sfr_instr_mem15": 2, "pio_sfr_instr_mem16": 2, "pio_sfr_instr_mem17": 2, "pio_sfr_instr_mem18": 2, "pio_sfr_instr_mem19": 2, "pio_sfr_instr_mem20": 2, "pio_sfr_instr_mem21": 2, "pio_sfr_instr_mem22": 2, "pio_sfr_instr_mem23": 2, "pio_sfr_instr_mem24": 2, "pio_sfr_instr_mem25": 2, "pio_sfr_instr_mem26": 2, "pio_sfr_instr_mem27": 2, "pio_sfr_instr_mem28": 2, "pio_sfr_instr_mem29": 2, "pio_sfr_instr_mem30": 2, "pio_sfr_instr_mem31": 2, "pio_sfr_sm0_clkdiv": 2, "pio_sfr_sm0_execctrl": 2, "pio_sfr_sm0_shiftctrl": 2, "pio_sfr_sm0_addr": 2, "pio_sfr_sm0_instr": 2, "pio_sfr_sm0_pinctrl": 2, "pio_sfr_sm1_clkdiv": 2, "pio_sfr_sm1_execctrl": 2, "pio_sfr_sm1_shiftctrl": 2, "pio_sfr_sm1_addr": 2, "pio_sfr_sm1_instr": 2, "pio_sfr_sm1_pinctrl": 2, "pio_sfr_sm2_clkdiv": 2, "pio_sfr_sm2_execctrl": 2, "pio_sfr_sm2_shiftctrl": 2, "pio_sfr_sm2_addr": 2, "pio_sfr_sm2_instr": 2, "pio_sfr_sm2_pinctrl": 2, "pio_sfr_sm3_clkdiv": 2, "pio_sfr_sm3_execctrl": 2, "pio_sfr_sm3_shiftctrl": 2, "pio_sfr_sm3_addr": 2, "pio_sfr_sm3_instr": 2, "pio_sfr_sm3_pinctrl": 2, "pio_sfr_intr": 2, "pio_sfr_irq0_int": 2, "pio_sfr_irq0_intf": 2, "pio_sfr_irq1_int": 2, "pio_sfr_irq1_intf": 2, "rp_pio": 3, "rp_pio_sfr_ctrl": 3, "rp_pio_sfr_fstat": 3, "rp_pio_sfr_fdebug": 3, "rp_pio_sfr_flevel": 3, "rp_pio_sfr_txf0": 3, "rp_pio_sfr_txf1": 3, "rp_pio_sfr_txf2": 3, "rp_pio_reserved7": [], "rp_pio_sfr_rxf0": 3, "rp_pio_sfr_rxf1": 3, "rp_pio_sfr_rxf2": 3, "rp_pio_sfr_txf3": 3, "rp_pio_sfr_irq": 3, "rp_pio_sfr_irq_forc": 3, "rp_pio_sfr_sync_bypass": 3, "rp_pio_sfr_dbg_padout": 3, "rp_pio_sfr_dbg_pado": 3, "rp_pio_sfr_dbg_cfginfo": 3, "rp_pio_sfr_instr_mem0": 3, "rp_pio_sfr_instr_mem1": 3, "rp_pio_sfr_instr_mem2": 3, "rp_pio_sfr_instr_mem3": 3, "rp_pio_sfr_instr_mem4": 3, "rp_pio_sfr_instr_mem5": 3, "rp_pio_sfr_instr_mem6": 3, "rp_pio_sfr_instr_mem7": 3, "rp_pio_sfr_instr_mem8": 3, "rp_pio_sfr_instr_mem9": 3, "rp_pio_sfr_instr_mem10": 3, "rp_pio_sfr_instr_mem11": 3, "rp_pio_sfr_instr_mem12": 3, "rp_pio_sfr_instr_mem13": 3, "rp_pio_sfr_instr_mem14": 3, "rp_pio_sfr_instr_mem15": 3, "rp_pio_sfr_instr_mem16": 3, "rp_pio_sfr_instr_mem17": 3, "rp_pio_sfr_instr_mem18": 3, "rp_pio_sfr_instr_mem19": 3, "rp_pio_sfr_instr_mem20": 3, "rp_pio_sfr_instr_mem21": 3, "rp_pio_sfr_instr_mem22": 3, "rp_pio_sfr_instr_mem23": 3, "rp_pio_sfr_instr_mem24": 3, "rp_pio_sfr_instr_mem25": 3, "rp_pio_sfr_instr_mem26": 3, "rp_pio_sfr_instr_mem27": 3, "rp_pio_sfr_instr_mem28": 3, "rp_pio_sfr_instr_mem29": 3, "rp_pio_sfr_instr_mem30": 3, "rp_pio_sfr_instr_mem31": 3, "rp_pio_sfr_sm0_clkdiv": 3, "rp_pio_sfr_sm0_execctrl": 3, "rp_pio_sfr_sm0_shiftctrl": 3, "rp_pio_sfr_sm0_addr": 3, "rp_pio_sfr_sm0_instr": 3, "rp_pio_sfr_sm0_pinctrl": 3, "rp_pio_sfr_sm1_clkdiv": 3, "rp_pio_sfr_sm1_execctrl": 3, "rp_pio_sfr_sm1_shiftctrl": 3, "rp_pio_sfr_sm1_addr": 3, "rp_pio_sfr_sm1_instr": 3, "rp_pio_sfr_sm1_pinctrl": 3, "rp_pio_sfr_sm2_clkdiv": 3, "rp_pio_sfr_sm2_execctrl": 3, "rp_pio_sfr_sm2_shiftctrl": 3, "rp_pio_sfr_sm2_addr": 3, "rp_pio_sfr_sm2_instr": 3, "rp_pio_sfr_sm2_pinctrl": 3, "rp_pio_sfr_sm3_clkdiv": 3, "rp_pio_sfr_sm3_execctrl": 3, "rp_pio_sfr_sm3_shiftctrl": 3, "rp_pio_sfr_sm3_addr": 3, "rp_pio_sfr_sm3_instr": 3, "rp_pio_sfr_sm3_pinctrl": 3, "rp_pio_sfr_intr": 3, "rp_pio_sfr_irq0_int": 3, "rp_pio_sfr_irq0_intf": 3, "rp_pio_sfr_irq1_int": 3, "rp_pio_sfr_irq1_intf": 3, "rp_pio_reserved81": 3, "rp_pio_reserved82": 3, "rp_pio_reserved83": 3, "rp_pio_reserved84": 3, "rp_pio_reserved85": 3, "rp_pio_reserved86": 3, "rp_pio_reserved87": 3, "rp_pio_reserved88": 3, "rp_pio_reserved89": 3, "rp_pio_reserved90": 3, "rp_pio_reserved91": 3, "rp_pio_reserved92": 3, "rp_pio_reserved93": 3, "rp_pio_reserved94": 3, "rp_pio_reserved95": 3, "rp_pio_sfr_io_oe_inv": 3, "rp_pio_sfr_io_o_inv": 3, "rp_pio_sfr_io_i_inv": 3, "rp_pio_sfr_rxf3": 3}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"PIO": [[2, "pio"]], "Register Listing for PIO": [[2, "register-listing-for-pio"]], "PIO_SFR_CTRL": [[2, "pio-sfr-ctrl"]], "PIO_SFR_FSTAT": [[2, "pio-sfr-fstat"]], "PIO_SFR_FDEBUG": [[2, "pio-sfr-fdebug"]], "PIO_SFR_FLEVEL": [[2, "pio-sfr-flevel"]], "PIO_SFR_TXF0": [[2, "pio-sfr-txf0"]], "PIO_SFR_TXF1": [[2, "pio-sfr-txf1"]], "PIO_SFR_TXF2": [[2, "pio-sfr-txf2"]], "PIO_RESERVED7": [[2, "pio-reserved7"]], "PIO_SFR_RXF0": [[2, "pio-sfr-rxf0"]], "PIO_SFR_RXF1": [[2, "pio-sfr-rxf1"]], "PIO_SFR_RXF2": [[2, "pio-sfr-rxf2"]], "PIO_SFR_TXF3": [[2, "pio-sfr-txf3"]], "PIO_SFR_IRQ": [[2, "pio-sfr-irq"]], "PIO_SFR_IRQ_FORCE": [[2, "pio-sfr-irq-force"]], "PIO_SFR_SYNC_BYPASS": [[2, "pio-sfr-sync-bypass"]], "PIO_SFR_DBG_PADOUT": [[2, "pio-sfr-dbg-padout"]], "PIO_SFR_DBG_PADOE": [[2, "pio-sfr-dbg-padoe"]], "PIO_SFR_DBG_CFGINFO": [[2, "pio-sfr-dbg-cfginfo"]], "PIO_SFR_INSTR_MEM0": [[2, "pio-sfr-instr-mem0"]], "PIO_SFR_INSTR_MEM1": [[2, "pio-sfr-instr-mem1"]], "PIO_SFR_INSTR_MEM2": [[2, "pio-sfr-instr-mem2"]], "PIO_SFR_INSTR_MEM3": [[2, "pio-sfr-instr-mem3"]], "PIO_SFR_INSTR_MEM4": [[2, "pio-sfr-instr-mem4"]], "PIO_SFR_INSTR_MEM5": [[2, "pio-sfr-instr-mem5"]], "PIO_SFR_INSTR_MEM6": [[2, "pio-sfr-instr-mem6"]], "PIO_SFR_INSTR_MEM7": [[2, "pio-sfr-instr-mem7"]], "PIO_SFR_INSTR_MEM8": [[2, "pio-sfr-instr-mem8"]], "PIO_SFR_INSTR_MEM9": [[2, "pio-sfr-instr-mem9"]], "PIO_SFR_INSTR_MEM10": [[2, "pio-sfr-instr-mem10"]], "PIO_SFR_INSTR_MEM11": [[2, "pio-sfr-instr-mem11"]], "PIO_SFR_INSTR_MEM12": [[2, "pio-sfr-instr-mem12"]], "PIO_SFR_INSTR_MEM13": [[2, "pio-sfr-instr-mem13"]], "PIO_SFR_INSTR_MEM14": [[2, "pio-sfr-instr-mem14"]], "PIO_SFR_INSTR_MEM15": [[2, "pio-sfr-instr-mem15"]], "PIO_SFR_INSTR_MEM16": [[2, "pio-sfr-instr-mem16"]], "PIO_SFR_INSTR_MEM17": [[2, "pio-sfr-instr-mem17"]], "PIO_SFR_INSTR_MEM18": [[2, "pio-sfr-instr-mem18"]], "PIO_SFR_INSTR_MEM19": [[2, "pio-sfr-instr-mem19"]], "PIO_SFR_INSTR_MEM20": [[2, "pio-sfr-instr-mem20"]], "PIO_SFR_INSTR_MEM21": [[2, "pio-sfr-instr-mem21"]], "PIO_SFR_INSTR_MEM22": [[2, "pio-sfr-instr-mem22"]], "PIO_SFR_INSTR_MEM23": [[2, "pio-sfr-instr-mem23"]], "PIO_SFR_INSTR_MEM24": [[2, "pio-sfr-instr-mem24"]], "PIO_SFR_INSTR_MEM25": [[2, "pio-sfr-instr-mem25"]], "PIO_SFR_INSTR_MEM26": [[2, "pio-sfr-instr-mem26"]], "PIO_SFR_INSTR_MEM27": [[2, "pio-sfr-instr-mem27"]], "PIO_SFR_INSTR_MEM28": [[2, "pio-sfr-instr-mem28"]], "PIO_SFR_INSTR_MEM29": [[2, "pio-sfr-instr-mem29"]], "PIO_SFR_INSTR_MEM30": [[2, "pio-sfr-instr-mem30"]], "PIO_SFR_INSTR_MEM31": [[2, "pio-sfr-instr-mem31"]], "PIO_SFR_SM0_CLKDIV": [[2, "pio-sfr-sm0-clkdiv"]], "PIO_SFR_SM0_EXECCTRL": [[2, "pio-sfr-sm0-execctrl"]], "PIO_SFR_SM0_SHIFTCTRL": [[2, "pio-sfr-sm0-shiftctrl"]], "PIO_SFR_SM0_ADDR": [[2, "pio-sfr-sm0-addr"]], "PIO_SFR_SM0_INSTR": [[2, "pio-sfr-sm0-instr"]], "PIO_SFR_SM0_PINCTRL": [[2, "pio-sfr-sm0-pinctrl"]], "PIO_SFR_SM1_CLKDIV": [[2, "pio-sfr-sm1-clkdiv"]], "PIO_SFR_SM1_EXECCTRL": [[2, "pio-sfr-sm1-execctrl"]], "PIO_SFR_SM1_SHIFTCTRL": [[2, "pio-sfr-sm1-shiftctrl"]], "PIO_SFR_SM1_ADDR": [[2, "pio-sfr-sm1-addr"]], "PIO_SFR_SM1_INSTR": [[2, "pio-sfr-sm1-instr"]], "PIO_SFR_SM1_PINCTRL": [[2, "pio-sfr-sm1-pinctrl"]], "PIO_SFR_SM2_CLKDIV": [[2, "pio-sfr-sm2-clkdiv"]], "PIO_SFR_SM2_EXECCTRL": [[2, "pio-sfr-sm2-execctrl"]], "PIO_SFR_SM2_SHIFTCTRL": [[2, "pio-sfr-sm2-shiftctrl"]], "PIO_SFR_SM2_ADDR": [[2, "pio-sfr-sm2-addr"]], "PIO_SFR_SM2_INSTR": [[2, "pio-sfr-sm2-instr"]], "PIO_SFR_SM2_PINCTRL": [[2, "pio-sfr-sm2-pinctrl"]], "PIO_SFR_SM3_CLKDIV": [[2, "pio-sfr-sm3-clkdiv"]], "PIO_SFR_SM3_EXECCTRL": [[2, "pio-sfr-sm3-execctrl"]], "PIO_SFR_SM3_SHIFTCTRL": [[2, "pio-sfr-sm3-shiftctrl"]], "PIO_SFR_SM3_ADDR": [[2, "pio-sfr-sm3-addr"]], "PIO_SFR_SM3_INSTR": [[2, "pio-sfr-sm3-instr"]], "PIO_SFR_SM3_PINCTRL": [[2, "pio-sfr-sm3-pinctrl"]], "PIO_SFR_INTR": [[2, "pio-sfr-intr"]], "PIO_SFR_IRQ0_INTE": [[2, "pio-sfr-irq0-inte"]], "PIO_SFR_IRQ0_INTF": [[2, "pio-sfr-irq0-intf"]], "PIO_SFR_IRQ0_INTS": [[2, "pio-sfr-irq0-ints"]], "PIO_SFR_IRQ1_INTE": [[2, "pio-sfr-irq1-inte"]], "PIO_SFR_IRQ1_INTF": [[2, "pio-sfr-irq1-intf"]], "PIO_SFR_IRQ1_INTS": [[2, "pio-sfr-irq1-ints"]], "Documentation for Cramium SCE module": [[0, "documentation-for-cramium-sce-module"]], "Modules": [[0, "modules"]], "Register Groups": [[0, "register-groups"]], "Indices and tables": [[0, "indices-and-tables"]], "Interrupt Controller": [[1, "interrupt-controller"]], "Assigned Interrupts": [[1, "assigned-interrupts"]], "RP_PIO": [[3, "rp-pio"]], "Register Listing for RP_PIO": [[3, "register-listing-for-rp-pio"]], "RP_PIO_SFR_CTRL": [[3, "rp-pio-sfr-ctrl"]], "RP_PIO_SFR_FSTAT": [[3, "rp-pio-sfr-fstat"]], "RP_PIO_SFR_FDEBUG": [[3, "rp-pio-sfr-fdebug"]], "RP_PIO_SFR_FLEVEL": [[3, "rp-pio-sfr-flevel"]], "RP_PIO_SFR_TXF0": [[3, "rp-pio-sfr-txf0"]], "RP_PIO_SFR_TXF1": [[3, "rp-pio-sfr-txf1"]], "RP_PIO_SFR_TXF2": [[3, "rp-pio-sfr-txf2"]], "RP_PIO_SFR_TXF3": [[3, "rp-pio-sfr-txf3"]], "RP_PIO_SFR_RXF0": [[3, "rp-pio-sfr-rxf0"]], "RP_PIO_SFR_RXF1": [[3, "rp-pio-sfr-rxf1"]], "RP_PIO_SFR_RXF2": [[3, "rp-pio-sfr-rxf2"]], "RP_PIO_SFR_RXF3": [[3, "rp-pio-sfr-rxf3"]], "RP_PIO_SFR_IRQ": [[3, "rp-pio-sfr-irq"]], "RP_PIO_SFR_IRQ_FORCE": [[3, "rp-pio-sfr-irq-force"]], "RP_PIO_SFR_SYNC_BYPASS": [[3, "rp-pio-sfr-sync-bypass"]], "RP_PIO_SFR_DBG_PADOUT": [[3, "rp-pio-sfr-dbg-padout"]], "RP_PIO_SFR_DBG_PADOE": [[3, "rp-pio-sfr-dbg-padoe"]], "RP_PIO_SFR_DBG_CFGINFO": [[3, "rp-pio-sfr-dbg-cfginfo"]], "RP_PIO_SFR_INSTR_MEM0": [[3, "rp-pio-sfr-instr-mem0"]], "RP_PIO_SFR_INSTR_MEM1": [[3, "rp-pio-sfr-instr-mem1"]], "RP_PIO_SFR_INSTR_MEM2": [[3, "rp-pio-sfr-instr-mem2"]], "RP_PIO_SFR_INSTR_MEM3": [[3, "rp-pio-sfr-instr-mem3"]], "RP_PIO_SFR_INSTR_MEM4": [[3, "rp-pio-sfr-instr-mem4"]], "RP_PIO_SFR_INSTR_MEM5": [[3, "rp-pio-sfr-instr-mem5"]], "RP_PIO_SFR_INSTR_MEM6": [[3, "rp-pio-sfr-instr-mem6"]], "RP_PIO_SFR_INSTR_MEM7": [[3, "rp-pio-sfr-instr-mem7"]], "RP_PIO_SFR_INSTR_MEM8": [[3, "rp-pio-sfr-instr-mem8"]], "RP_PIO_SFR_INSTR_MEM9": [[3, "rp-pio-sfr-instr-mem9"]], "RP_PIO_SFR_INSTR_MEM10": [[3, "rp-pio-sfr-instr-mem10"]], "RP_PIO_SFR_INSTR_MEM11": [[3, "rp-pio-sfr-instr-mem11"]], "RP_PIO_SFR_INSTR_MEM12": [[3, "rp-pio-sfr-instr-mem12"]], "RP_PIO_SFR_INSTR_MEM13": [[3, "rp-pio-sfr-instr-mem13"]], "RP_PIO_SFR_INSTR_MEM14": [[3, "rp-pio-sfr-instr-mem14"]], "RP_PIO_SFR_INSTR_MEM15": [[3, "rp-pio-sfr-instr-mem15"]], "RP_PIO_SFR_INSTR_MEM16": [[3, "rp-pio-sfr-instr-mem16"]], "RP_PIO_SFR_INSTR_MEM17": [[3, "rp-pio-sfr-instr-mem17"]], "RP_PIO_SFR_INSTR_MEM18": [[3, "rp-pio-sfr-instr-mem18"]], "RP_PIO_SFR_INSTR_MEM19": [[3, "rp-pio-sfr-instr-mem19"]], "RP_PIO_SFR_INSTR_MEM20": [[3, "rp-pio-sfr-instr-mem20"]], "RP_PIO_SFR_INSTR_MEM21": [[3, "rp-pio-sfr-instr-mem21"]], "RP_PIO_SFR_INSTR_MEM22": [[3, "rp-pio-sfr-instr-mem22"]], "RP_PIO_SFR_INSTR_MEM23": [[3, "rp-pio-sfr-instr-mem23"]], "RP_PIO_SFR_INSTR_MEM24": [[3, "rp-pio-sfr-instr-mem24"]], "RP_PIO_SFR_INSTR_MEM25": [[3, "rp-pio-sfr-instr-mem25"]], "RP_PIO_SFR_INSTR_MEM26": [[3, "rp-pio-sfr-instr-mem26"]], "RP_PIO_SFR_INSTR_MEM27": [[3, "rp-pio-sfr-instr-mem27"]], "RP_PIO_SFR_INSTR_MEM28": [[3, "rp-pio-sfr-instr-mem28"]], "RP_PIO_SFR_INSTR_MEM29": [[3, "rp-pio-sfr-instr-mem29"]], "RP_PIO_SFR_INSTR_MEM30": [[3, "rp-pio-sfr-instr-mem30"]], "RP_PIO_SFR_INSTR_MEM31": [[3, "rp-pio-sfr-instr-mem31"]], "RP_PIO_SFR_SM0_CLKDIV": [[3, "rp-pio-sfr-sm0-clkdiv"]], "RP_PIO_SFR_SM0_EXECCTRL": [[3, "rp-pio-sfr-sm0-execctrl"]], "RP_PIO_SFR_SM0_SHIFTCTRL": [[3, "rp-pio-sfr-sm0-shiftctrl"]], "RP_PIO_SFR_SM0_ADDR": [[3, "rp-pio-sfr-sm0-addr"]], "RP_PIO_SFR_SM0_INSTR": [[3, "rp-pio-sfr-sm0-instr"]], "RP_PIO_SFR_SM0_PINCTRL": [[3, "rp-pio-sfr-sm0-pinctrl"]], "RP_PIO_SFR_SM1_CLKDIV": [[3, "rp-pio-sfr-sm1-clkdiv"]], "RP_PIO_SFR_SM1_EXECCTRL": [[3, "rp-pio-sfr-sm1-execctrl"]], "RP_PIO_SFR_SM1_SHIFTCTRL": [[3, "rp-pio-sfr-sm1-shiftctrl"]], "RP_PIO_SFR_SM1_ADDR": [[3, "rp-pio-sfr-sm1-addr"]], "RP_PIO_SFR_SM1_INSTR": [[3, "rp-pio-sfr-sm1-instr"]], "RP_PIO_SFR_SM1_PINCTRL": [[3, "rp-pio-sfr-sm1-pinctrl"]], "RP_PIO_SFR_SM2_CLKDIV": [[3, "rp-pio-sfr-sm2-clkdiv"]], "RP_PIO_SFR_SM2_EXECCTRL": [[3, "rp-pio-sfr-sm2-execctrl"]], "RP_PIO_SFR_SM2_SHIFTCTRL": [[3, "rp-pio-sfr-sm2-shiftctrl"]], "RP_PIO_SFR_SM2_ADDR": [[3, "rp-pio-sfr-sm2-addr"]], "RP_PIO_SFR_SM2_INSTR": [[3, "rp-pio-sfr-sm2-instr"]], "RP_PIO_SFR_SM2_PINCTRL": [[3, "rp-pio-sfr-sm2-pinctrl"]], "RP_PIO_SFR_SM3_CLKDIV": [[3, "rp-pio-sfr-sm3-clkdiv"]], "RP_PIO_SFR_SM3_EXECCTRL": [[3, "rp-pio-sfr-sm3-execctrl"]], "RP_PIO_SFR_SM3_SHIFTCTRL": [[3, "rp-pio-sfr-sm3-shiftctrl"]], "RP_PIO_SFR_SM3_ADDR": [[3, "rp-pio-sfr-sm3-addr"]], "RP_PIO_SFR_SM3_INSTR": [[3, "rp-pio-sfr-sm3-instr"]], "RP_PIO_SFR_SM3_PINCTRL": [[3, "rp-pio-sfr-sm3-pinctrl"]], "RP_PIO_SFR_INTR": [[3, "rp-pio-sfr-intr"]], "RP_PIO_SFR_IRQ0_INTE": [[3, "rp-pio-sfr-irq0-inte"]], "RP_PIO_SFR_IRQ0_INTF": [[3, "rp-pio-sfr-irq0-intf"]], "RP_PIO_SFR_IRQ0_INTS": [[3, "rp-pio-sfr-irq0-ints"]], "RP_PIO_SFR_IRQ1_INTE": [[3, "rp-pio-sfr-irq1-inte"]], "RP_PIO_SFR_IRQ1_INTF": [[3, "rp-pio-sfr-irq1-intf"]], "RP_PIO_SFR_IRQ1_INTS": [[3, "rp-pio-sfr-irq1-ints"]], "RP_PIO_RESERVED81": [[3, "rp-pio-reserved81"]], "RP_PIO_RESERVED82": [[3, "rp-pio-reserved82"]], "RP_PIO_RESERVED83": [[3, "rp-pio-reserved83"]], "RP_PIO_RESERVED84": [[3, "rp-pio-reserved84"]], "RP_PIO_RESERVED85": [[3, "rp-pio-reserved85"]], "RP_PIO_RESERVED86": [[3, "rp-pio-reserved86"]], "RP_PIO_RESERVED87": [[3, "rp-pio-reserved87"]], "RP_PIO_RESERVED88": [[3, "rp-pio-reserved88"]], "RP_PIO_RESERVED89": [[3, "rp-pio-reserved89"]], "RP_PIO_RESERVED90": [[3, "rp-pio-reserved90"]], "RP_PIO_RESERVED91": [[3, "rp-pio-reserved91"]], "RP_PIO_RESERVED92": [[3, "rp-pio-reserved92"]], "RP_PIO_RESERVED93": [[3, "rp-pio-reserved93"]], "RP_PIO_RESERVED94": [[3, "rp-pio-reserved94"]], "RP_PIO_RESERVED95": [[3, "rp-pio-reserved95"]], "RP_PIO_SFR_IO_OE_INV": [[3, "rp-pio-sfr-io-oe-inv"]], "RP_PIO_SFR_IO_O_INV": [[3, "rp-pio-sfr-io-o-inv"]], "RP_PIO_SFR_IO_I_INV": [[3, "rp-pio-sfr-io-i-inv"]]}, "indexentries": {}})