---
layout: project_page
title: RV32IM Pipeline Implementation Group 2
permalink: /co502/e19/RV32IM-Pipeline-Implementation-Group-2/
description: This repository holds a 5-stage pipeline build of a RISC-V RV32IM processor.
  The system encompasses Instruction Fetch, Decode, Execute, Memory Access, and Write-back.
  It features support for integer math, multiplication tasks, and memory access operations
  as dictated by the RV32IM instruction set.
has_children: false
parent: E19 Advanced Computer Architecture (CO502)
grand_parent: Advanced Computer Architecture (CO502)
cover_url: /data/categories/co502/cover_page.jpg
thumbnail_url: /data/categories/co502/thumbnail.jpg
repo_url: https://github.com/cepdnaclk/e19-co502-RV32IM-Pipeline-Implementation-Group-2
page_url: https://cepdnaclk.github.io/e19-co502-RV32IM-Pipeline-Implementation-Group-2
forks: 2
watchers: 0
stars: 0
started_on: "2025-04-25T03:32:04Z"
---

This repository holds a 5-stage pipeline build of a RISC-V RV32IM processor. The system encompasses Instruction Fetch, Decode, Execute, Memory Access, and Write-back. It features support for integer math, multiplication tasks, and memory access operations as dictated by the RV32IM instruction set.
