{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613946553784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613946553784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 23:29:13 2021 " "Processing started: Sun Feb 21 23:29:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613946553784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946553784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_core -c riscv_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_core -c riscv_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946553784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613946554174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/others/alu_inputs_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/others/alu_inputs_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_inputs_manager-Behavioral " "Found design unit 1: ALU_inputs_manager-Behavioral" {  } { { "../../CPU/ALU/others/ALU_inputs_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/ALU_inputs_manager.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562340 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_inputs_manager " "Found entity 1: ALU_inputs_manager" {  } { { "../../CPU/ALU/others/ALU_inputs_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/ALU_inputs_manager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/tb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/tb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-test_bench " "Found design unit 1: tb_CPU-test_bench" {  } { { "../../CPU/tb_CPU.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/tb_CPU.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562342 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "../../CPU/tb_CPU.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/tb_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/memory_clk_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/memory_clk_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_clk_state_machine-Behavioral " "Found design unit 1: memory_clk_state_machine-Behavioral" {  } { { "../../external_components/uart_tx/memory_clk_state_machine.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/memory_clk_state_machine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562344 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_clk_state_machine " "Found entity 1: memory_clk_state_machine" {  } { { "../../external_components/uart_tx/memory_clk_state_machine.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/memory_clk_state_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/memory_address_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/memory_address_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_address_manager-Behavioral " "Found design unit 1: memory_address_manager-Behavioral" {  } { { "../../CPU/memory/memory_address_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_address_manager.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562345 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_address_manager " "Found entity 1: memory_address_manager" {  } { { "../../CPU/memory/memory_address_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_address_manager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-Behavioral " "Found design unit 1: uart_tx-Behavioral" {  } { { "../../external_components/uart_tx/uart_tx.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562347 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../../external_components/uart_tx/uart_tx.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/multiplexer_16_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/multiplexer_16_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_16_to_1-Behavioral " "Found design unit 1: multiplexer_16_to_1-Behavioral" {  } { { "../../external_components/uart_tx/multiplexer_16_to_1.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/multiplexer_16_to_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562348 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_16_to_1 " "Found entity 1: multiplexer_16_to_1" {  } { { "../../external_components/uart_tx/multiplexer_16_to_1.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/multiplexer_16_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-Behavioral " "Found design unit 1: half_adder-Behavioral" {  } { { "../../external_components/uart_tx/half_adder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562350 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../../external_components/uart_tx/half_adder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/counter_4_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/counter_4_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4_bits-Behavioral " "Found design unit 1: counter_4_bits-Behavioral" {  } { { "../../external_components/uart_tx/counter_4_bits.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/counter_4_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562351 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4_bits " "Found entity 1: counter_4_bits" {  } { { "../../external_components/uart_tx/counter_4_bits.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/counter_4_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_decoder-Behavioral " "Found design unit 1: address_decoder-Behavioral" {  } { { "../../external_components/uart_tx/address_decoder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/address_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562352 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "../../external_components/uart_tx/address_decoder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/address_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/io_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/io_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_manager-Behavioral " "Found design unit 1: IO_manager-Behavioral" {  } { { "../../external_components/IO_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/IO_manager.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562354 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_manager " "Found entity 1: IO_manager" {  } { { "../../external_components/IO_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/IO_manager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/state_flags/state_flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/state_flags/state_flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_flags-Behavioral " "Found design unit 1: state_flags-Behavioral" {  } { { "../../CPU/state_flags/state_flags.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/state_flags/state_flags.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562355 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_flags " "Found entity 1: state_flags" {  } { { "../../CPU/state_flags/state_flags.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/state_flags/state_flags.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/x0_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/x0_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 x0_manager-Behavioral " "Found design unit 1: x0_manager-Behavioral" {  } { { "../../CPU/register_file/x0_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/x0_manager.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562357 ""} { "Info" "ISGN_ENTITY_NAME" "1 x0_manager " "Found entity 1: x0_manager" {  } { { "../../CPU/register_file/x0_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/x0_manager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/register_file_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/register_file_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_unit-Behavioral " "Found design unit 1: register_file_unit-Behavioral" {  } { { "../../CPU/register_file/register_file_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562358 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_unit " "Found entity 1: register_file_unit" {  } { { "../../CPU/register_file/register_file_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/port_a_input_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/port_a_input_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_A_input_manager-Behavioral " "Found design unit 1: port_A_input_manager-Behavioral" {  } { { "../../CPU/register_file/port_A_input_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/port_A_input_manager.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562360 ""} { "Info" "ISGN_ENTITY_NAME" "1 port_A_input_manager " "Found entity 1: port_A_input_manager" {  } { { "../../CPU/register_file/port_A_input_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/port_A_input_manager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/load_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/load_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_manager-Behavioral " "Found design unit 1: load_manager-Behavioral" {  } { { "../../CPU/register_file/load_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/load_manager.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562361 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_manager " "Found entity 1: load_manager" {  } { { "../../CPU/register_file/load_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/load_manager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/pc_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/pc_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_unit-Behavioral " "Found design unit 1: PC_unit-Behavioral" {  } { { "../../CPU/PC/PC_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/PC_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562363 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_unit " "Found entity 1: PC_unit" {  } { { "../../CPU/PC/PC_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/PC_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/multiplexer_32_to_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/multiplexer_32_to_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_32_to_16-Behavioral " "Found design unit 1: multiplexer_32_to_16-Behavioral" {  } { { "../../CPU/PC/multiplexer_32_to_16.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/multiplexer_32_to_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562364 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_32_to_16 " "Found entity 1: multiplexer_32_to_16" {  } { { "../../CPU/PC/multiplexer_32_to_16.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/multiplexer_32_to_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/incrementer_16_bits_by_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/incrementer_16_bits_by_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer_16_bits_by_4-Behavioral " "Found design unit 1: incrementer_16_bits_by_4-Behavioral" {  } { { "../../CPU/PC/incrementer_16_bits_by_4.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/incrementer_16_bits_by_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562365 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer_16_bits_by_4 " "Found entity 1: incrementer_16_bits_by_4" {  } { { "../../CPU/PC/incrementer_16_bits_by_4.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/incrementer_16_bits_by_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562365 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/half_adder.vhd C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd " "File \"C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/half_adder.vhd\" is a duplicate of already analyzed file \"C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1613946562367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/half_adder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/half_adder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/rom_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/rom_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_unit-Behavioral " "Found design unit 1: ROM_unit-Behavioral" {  } { { "../../CPU/memory/ROM_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/ROM_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562368 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_unit " "Found entity 1: ROM_unit" {  } { { "../../CPU/memory/ROM_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/ROM_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/ram_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/ram_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_unit-Behavioral " "Found design unit 1: RAM_unit-Behavioral" {  } { { "../../CPU/memory/RAM_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/RAM_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562369 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_unit " "Found entity 1: RAM_unit" {  } { { "../../CPU/memory/RAM_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/RAM_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/memory_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/memory_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_manager-Behavioral " "Found design unit 1: memory_manager-Behavioral" {  } { { "../../CPU/memory/memory_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_manager.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562371 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_manager " "Found entity 1: memory_manager" {  } { { "../../CPU/memory/memory_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_manager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/internal_registers/temporary_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/internal_registers/temporary_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporary_register-Behavioral " "Found design unit 1: temporary_register-Behavioral" {  } { { "../../CPU/internal_registers/temporary_register.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/internal_registers/temporary_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562372 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporary_register " "Found entity 1: temporary_register" {  } { { "../../CPU/internal_registers/temporary_register.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/internal_registers/temporary_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/registers_file_controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/registers_file_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers_file_controler-Behavioral " "Found design unit 1: registers_file_controler-Behavioral" {  } { { "../../CPU/decoder/registers_file_controler.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/registers_file_controler.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562374 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers_file_controler " "Found entity 1: registers_file_controler" {  } { { "../../CPU/decoder/registers_file_controler.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/registers_file_controler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/memory_operations_controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/memory_operations_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_operations_controler-Behavioral " "Found design unit 1: memory_operations_controler-Behavioral" {  } { { "../../CPU/decoder/memory_operations_controler.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/memory_operations_controler.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562375 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_operations_controler " "Found entity 1: memory_operations_controler" {  } { { "../../CPU/decoder/memory_operations_controler.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/memory_operations_controler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/instruction_type_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/instruction_type_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_type_decoder-Behavioral " "Found design unit 1: instruction_type_decoder-Behavioral" {  } { { "../../CPU/decoder/instruction_type_decoder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_type_decoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562377 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_type_decoder " "Found entity 1: instruction_type_decoder" {  } { { "../../CPU/decoder/instruction_type_decoder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_type_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/instruction_format_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/instruction_format_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_format_decoder-Behavioral " "Found design unit 1: instruction_format_decoder-Behavioral" {  } { { "../../CPU/decoder/instruction_format_decoder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_format_decoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562378 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_format_decoder " "Found entity 1: instruction_format_decoder" {  } { { "../../CPU/decoder/instruction_format_decoder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_format_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/immediate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/immediate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generator-Behavioral " "Found design unit 1: immediate_generator-Behavioral" {  } { { "../../CPU/decoder/immediate_generator.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/immediate_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562380 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "../../CPU/decoder/immediate_generator.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/immediate_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavioral " "Found design unit 1: decoder-Behavioral" {  } { { "../../CPU/decoder/decoder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562381 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../CPU/decoder/decoder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/alu_opcode_feeder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/alu_opcode_feeder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_opcode_feeder-Behavioral " "Found design unit 1: alu_opcode_feeder-Behavioral" {  } { { "../../CPU/decoder/alu_opcode_feeder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/alu_opcode_feeder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562383 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_opcode_feeder " "Found entity 1: alu_opcode_feeder" {  } { { "../../CPU/decoder/alu_opcode_feeder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/alu_opcode_feeder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/shift_way_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/shift_way_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_way_converter-Behavioral " "Found design unit 1: shift_way_converter-Behavioral" {  } { { "../../CPU/ALU/shift_unit/shift_way_converter.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_way_converter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562384 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_way_converter " "Found entity 1: shift_way_converter" {  } { { "../../CPU/ALU/shift_unit/shift_way_converter.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_way_converter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-Behavioral " "Found design unit 1: shift_unit-Behavioral" {  } { { "../../CPU/ALU/shift_unit/shift_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562386 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../../CPU/ALU/shift_unit/shift_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_row_b4-Behavioral " "Found design unit 1: multiplexer_row_b4-Behavioral" {  } { { "../../CPU/ALU/shift_unit/multiplexer_row_b4.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562388 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_row_b4 " "Found entity 1: multiplexer_row_b4" {  } { { "../../CPU/ALU/shift_unit/multiplexer_row_b4.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_row_b3-Behavioral " "Found design unit 1: multiplexer_row_b3-Behavioral" {  } { { "../../CPU/ALU/shift_unit/multiplexer_row_b3.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562389 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_row_b3 " "Found entity 1: multiplexer_row_b3" {  } { { "../../CPU/ALU/shift_unit/multiplexer_row_b3.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_row_b2-Behavioral " "Found design unit 1: multiplexer_row_b2-Behavioral" {  } { { "../../CPU/ALU/shift_unit/multiplexer_row_b2.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562391 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_row_b2 " "Found entity 1: multiplexer_row_b2" {  } { { "../../CPU/ALU/shift_unit/multiplexer_row_b2.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_row_b1-Behavioral " "Found design unit 1: multiplexer_row_b1-Behavioral" {  } { { "../../CPU/ALU/shift_unit/multiplexer_row_b1.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562392 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_row_b1 " "Found entity 1: multiplexer_row_b1" {  } { { "../../CPU/ALU/shift_unit/multiplexer_row_b1.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_row_b0-Behavioral " "Found design unit 1: multiplexer_row_b0-Behavioral" {  } { { "../../CPU/ALU/shift_unit/multiplexer_row_b0.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562394 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_row_b0 " "Found entity 1: multiplexer_row_b0" {  } { { "../../CPU/ALU/shift_unit/multiplexer_row_b0.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_2_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_2_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_2_to_1-Behavioral " "Found design unit 1: multiplexer_2_to_1-Behavioral" {  } { { "../../CPU/ALU/shift_unit/multiplexer_2_to_1.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_2_to_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562395 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_2_to_1 " "Found entity 1: multiplexer_2_to_1" {  } { { "../../CPU/ALU/shift_unit/multiplexer_2_to_1.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_2_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/others/multiplexer_128_to_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/others/multiplexer_128_to_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_128_to_32-Behavioral " "Found design unit 1: multiplexer_128_to_32-Behavioral" {  } { { "../../CPU/ALU/others/multiplexer_128_to_32.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/multiplexer_128_to_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562397 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_128_to_32 " "Found entity 1: multiplexer_128_to_32" {  } { { "../../CPU/ALU/others/multiplexer_128_to_32.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/multiplexer_128_to_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/others/encoder_4_to_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/others/encoder_4_to_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_4_to_2-Behavioral " "Found design unit 1: encoder_4_to_2-Behavioral" {  } { { "../../CPU/ALU/others/encoder_4_to_2.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/encoder_4_to_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562398 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_4_to_2 " "Found entity 1: encoder_4_to_2" {  } { { "../../CPU/ALU/others/encoder_4_to_2.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/encoder_4_to_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/logic_unit/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/logic_unit/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-Behavioral " "Found design unit 1: logic_unit-Behavioral" {  } { { "../../CPU/ALU/logic_unit/logic_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562400 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../../CPU/ALU/logic_unit/logic_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/logic_unit/logic_bloc_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/logic_unit/logic_bloc_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_bloc_1_bit-Behavioral " "Found design unit 1: logic_bloc_1_bit-Behavioral" {  } { { "../../CPU/ALU/logic_unit/logic_bloc_1_bit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_bloc_1_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562401 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_bloc_1_bit " "Found entity 1: logic_bloc_1_bit" {  } { { "../../CPU/ALU/logic_unit/logic_bloc_1_bit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_bloc_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/multiplexer_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/multiplexer_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_block-Behavioral " "Found design unit 1: multiplexer_block-Behavioral" {  } { { "../../CPU/ALU/comparator_unit/multiplexer_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_block.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562402 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_block " "Found entity 1: multiplexer_block" {  } { { "../../CPU/ALU/comparator_unit/multiplexer_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_block.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/multiplexer_4_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/multiplexer_4_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4_to_1-Behavioral " "Found design unit 1: multiplexer_4_to_1-Behavioral" {  } { { "../../CPU/ALU/comparator_unit/multiplexer_4_to_1.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_4_to_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562404 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4_to_1 " "Found entity 1: multiplexer_4_to_1" {  } { { "../../CPU/ALU/comparator_unit/multiplexer_4_to_1.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_4_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/logic_block_signed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/logic_block_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_block_signed-Behavioral " "Found design unit 1: logic_block_signed-Behavioral" {  } { { "../../CPU/ALU/comparator_unit/logic_block_signed.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block_signed.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562405 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_block_signed " "Found entity 1: logic_block_signed" {  } { { "../../CPU/ALU/comparator_unit/logic_block_signed.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block_signed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/logic_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/logic_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_block-Behavioral " "Found design unit 1: logic_block-Behavioral" {  } { { "../../CPU/ALU/comparator_unit/logic_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562407 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_block " "Found entity 1: logic_block" {  } { { "../../CPU/ALU/comparator_unit/logic_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/comparator_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/comparator_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_unit-Behavioral " "Found design unit 1: comparator_unit-Behavioral" {  } { { "../../CPU/ALU/comparator_unit/comparator_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562408 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_unit " "Found entity 1: comparator_unit" {  } { { "../../CPU/ALU/comparator_unit/comparator_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/block_2_bits_signed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/block_2_bits_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 block_2_bits_signed-Behavioral " "Found design unit 1: block_2_bits_signed-Behavioral" {  } { { "../../CPU/ALU/comparator_unit/block_2_bits_signed.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits_signed.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562410 ""} { "Info" "ISGN_ENTITY_NAME" "1 block_2_bits_signed " "Found entity 1: block_2_bits_signed" {  } { { "../../CPU/ALU/comparator_unit/block_2_bits_signed.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits_signed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/block_2_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/block_2_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 block_2_bits-Behavioral " "Found design unit 1: block_2_bits-Behavioral" {  } { { "../../CPU/ALU/comparator_unit/block_2_bits.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562411 ""} { "Info" "ISGN_ENTITY_NAME" "1 block_2_bits " "Found entity 1: block_2_bits" {  } { { "../../CPU/ALU/comparator_unit/block_2_bits.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/upgraded_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/upgraded_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upgraded_full_adder-Behavioral " "Found design unit 1: upgraded_full_adder-Behavioral" {  } { { "../../CPU/ALU/arithmetic_unit/upgraded_full_adder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/upgraded_full_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562413 ""} { "Info" "ISGN_ENTITY_NAME" "1 upgraded_full_adder " "Found entity 1: upgraded_full_adder" {  } { { "../../CPU/ALU/arithmetic_unit/upgraded_full_adder.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/upgraded_full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/two_wide_carry_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/two_wide_carry_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_wide_carry_manager-Behavioral " "Found design unit 1: two_wide_carry_manager-Behavioral" {  } { { "../../CPU/ALU/arithmetic_unit/two_wide_carry_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/two_wide_carry_manager.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562414 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_wide_carry_manager " "Found entity 1: two_wide_carry_manager" {  } { { "../../CPU/ALU/arithmetic_unit/two_wide_carry_manager.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/two_wide_carry_manager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/sub_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/sub_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_converter-Behavioral " "Found design unit 1: sub_converter-Behavioral" {  } { { "../../CPU/ALU/arithmetic_unit/sub_converter.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/sub_converter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562415 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_converter " "Found entity 1: sub_converter" {  } { { "../../CPU/ALU/arithmetic_unit/sub_converter.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/sub_converter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/carry_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/carry_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_generator-Behavioral " "Found design unit 1: carry_generator-Behavioral" {  } { { "../../CPU/ALU/arithmetic_unit/carry_generator.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/carry_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562417 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_generator " "Found entity 1: carry_generator" {  } { { "../../CPU/ALU/arithmetic_unit/carry_generator.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/carry_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/arithmetic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/arithmetic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_unit-Behavioral " "Found design unit 1: arithmetic_unit-Behavioral" {  } { { "../../CPU/ALU/arithmetic_unit/arithmetic_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/arithmetic_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562418 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_unit " "Found entity 1: arithmetic_unit" {  } { { "../../CPU/ALU/arithmetic_unit/arithmetic_unit.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/arithmetic_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/adder_block_16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/adder_block_16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_block_16_bits-Behavioral " "Found design unit 1: adder_block_16_bits-Behavioral" {  } { { "../../CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562420 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_block_16_bits " "Found entity 1: adder_block_16_bits" {  } { { "../../CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/adder_block_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/adder_block_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_block_8_bits-Behavioral " "Found design unit 1: adder_block_8_bits-Behavioral" {  } { { "../../CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562421 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_block_8_bits " "Found entity 1: adder_block_8_bits" {  } { { "../../CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/adder_block_4_bits_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/adder_block_4_bits_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_block_4_bits_serial-Behavioral " "Found design unit 1: adder_block_4_bits_serial-Behavioral" {  } { { "../../CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562423 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_block_4_bits_serial " "Found entity 1: adder_block_4_bits_serial" {  } { { "../../CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/alu_package.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/alu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_package-Behavioral " "Found design unit 1: ALU_package-Behavioral" {  } { { "../../CPU/ALU/ALU_package.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU_package.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562424 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_package " "Found entity 1: ALU_package" {  } { { "../../CPU/ALU/ALU_package.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU_package.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../../CPU/ALU/ALU.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562426 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../CPU/ALU/ALU.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavioral " "Found design unit 1: CPU-Behavioral" {  } { { "../../CPU/CPU.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562427 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../../CPU/CPU.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_core.bdf 1 1 " "Found 1 design units, including 1 entities, in source file riscv_core.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_core " "Found entity 1: riscv_core" {  } { { "riscv_core.bdf" "" { Schematic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/riscv_core.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brams/register_file_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brams/register_file_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_block-SYN " "Found design unit 1: register_file_block-SYN" {  } { { "BRAMs/register_file_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562431 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_block " "Found entity 1: register_file_block" {  } { { "BRAMs/register_file_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brams/ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brams/ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_block-SYN " "Found design unit 1: ram_block-SYN" {  } { { "BRAMs/RAM_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562433 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_block " "Found entity 1: RAM_block" {  } { { "BRAMs/RAM_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brams/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brams/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "BRAMs/ROM_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562434 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_block " "Found entity 1: ROM_block" {  } { { "BRAMs/ROM_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/cpu_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/cpu_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock-SYN " "Found design unit 1: cpu_clock-SYN" {  } { { "PLL/cpu_clock.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562436 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_clock " "Found entity 1: cpu_clock" {  } { { "PLL/cpu_clock.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946562436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946562436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_core " "Elaborating entity \"riscv_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613946562492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "riscv_core.bdf" "inst" { Schematic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/riscv_core.bdf" { { 80 272 432 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_package CPU:inst\|ALU_package:ALU_package_instance " "Elaborating entity \"ALU_package\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\"" {  } { { "../../CPU/CPU.vhd" "ALU_package_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_inputs_manager CPU:inst\|ALU_package:ALU_package_instance\|ALU_inputs_manager:ALU_inputs_manager_instance " "Elaborating entity \"ALU_inputs_manager\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU_inputs_manager:ALU_inputs_manager_instance\"" {  } { { "../../CPU/ALU/ALU_package.vhd" "ALU_inputs_manager_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU_package.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\"" {  } { { "../../CPU/ALU/ALU_package.vhd" "ALU_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU_package.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\"" {  } { { "../../CPU/ALU/ALU.vhd" "shift_unit_0" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_way_converter CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|shift_way_converter:input_converter " "Elaborating entity \"shift_way_converter\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|shift_way_converter:input_converter\"" {  } { { "../../CPU/ALU/shift_unit/shift_unit.vhd" "input_converter" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_to_1 CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|shift_way_converter:input_converter\|multiplexer_2_to_1:mux0 " "Elaborating entity \"multiplexer_2_to_1\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|shift_way_converter:input_converter\|multiplexer_2_to_1:mux0\"" {  } { { "../../CPU/ALU/shift_unit/shift_way_converter.vhd" "mux0" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_way_converter.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_row_b0 CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|multiplexer_row_b0:mux_b0 " "Elaborating entity \"multiplexer_row_b0\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|multiplexer_row_b0:mux_b0\"" {  } { { "../../CPU/ALU/shift_unit/shift_unit.vhd" "mux_b0" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_row_b1 CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|multiplexer_row_b1:mux_b1 " "Elaborating entity \"multiplexer_row_b1\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|multiplexer_row_b1:mux_b1\"" {  } { { "../../CPU/ALU/shift_unit/shift_unit.vhd" "mux_b1" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_row_b2 CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|multiplexer_row_b2:mux_b2 " "Elaborating entity \"multiplexer_row_b2\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|multiplexer_row_b2:mux_b2\"" {  } { { "../../CPU/ALU/shift_unit/shift_unit.vhd" "mux_b2" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_row_b3 CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|multiplexer_row_b3:mux_b3 " "Elaborating entity \"multiplexer_row_b3\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|multiplexer_row_b3:mux_b3\"" {  } { { "../../CPU/ALU/shift_unit/shift_unit.vhd" "mux_b3" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_row_b4 CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|multiplexer_row_b4:mux_b4 " "Elaborating entity \"multiplexer_row_b4\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|shift_unit:shift_unit_0\|multiplexer_row_b4:mux_b4\"" {  } { { "../../CPU/ALU/shift_unit/shift_unit.vhd" "mux_b4" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|logic_unit:logic_unit_0\"" {  } { { "../../CPU/ALU/ALU.vhd" "logic_unit_0" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_bloc_1_bit CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|logic_unit:logic_unit_0\|logic_bloc_1_bit:b0 " "Elaborating entity \"logic_bloc_1_bit\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|logic_unit:logic_unit_0\|logic_bloc_1_bit:b0\"" {  } { { "../../CPU/ALU/logic_unit/logic_unit.vhd" "b0" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_unit.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946562976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_unit CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0 " "Elaborating entity \"arithmetic_unit\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\"" {  } { { "../../CPU/ALU/ALU.vhd" "arithmetic_unit_0" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_converter CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|sub_converter:sub_compliance " "Elaborating entity \"sub_converter\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|sub_converter:sub_compliance\"" {  } { { "../../CPU/ALU/arithmetic_unit/arithmetic_unit.vhd" "sub_compliance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/arithmetic_unit.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_block_16_bits CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1 " "Elaborating entity \"adder_block_16_bits\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1\"" {  } { { "../../CPU/ALU/arithmetic_unit/arithmetic_unit.vhd" "u1" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/arithmetic_unit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_block_8_bits CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1\|adder_block_8_bits:u1 " "Elaborating entity \"adder_block_8_bits\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1\|adder_block_8_bits:u1\"" {  } { { "../../CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd" "u1" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_block_4_bits_serial CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1\|adder_block_8_bits:u1\|adder_block_4_bits_serial:u1 " "Elaborating entity \"adder_block_4_bits_serial\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1\|adder_block_8_bits:u1\|adder_block_4_bits_serial:u1\"" {  } { { "../../CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd" "u1" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upgraded_full_adder CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1\|adder_block_8_bits:u1\|adder_block_4_bits_serial:u1\|upgraded_full_adder:u1 " "Elaborating entity \"upgraded_full_adder\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1\|adder_block_8_bits:u1\|adder_block_4_bits_serial:u1\|upgraded_full_adder:u1\"" {  } { { "../../CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd" "u1" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_generator CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1\|adder_block_8_bits:u1\|adder_block_4_bits_serial:u1\|carry_generator:c1 " "Elaborating entity \"carry_generator\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1\|adder_block_8_bits:u1\|adder_block_4_bits_serial:u1\|carry_generator:c1\"" {  } { { "../../CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd" "c1" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_wide_carry_manager CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1\|adder_block_8_bits:u1\|two_wide_carry_manager:c1 " "Elaborating entity \"two_wide_carry_manager\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|arithmetic_unit:arithmetic_unit_0\|adder_block_16_bits:u1\|adder_block_8_bits:u1\|two_wide_carry_manager:c1\"" {  } { { "../../CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd" "c1" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_unit CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0 " "Elaborating entity \"comparator_unit\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\"" {  } { { "../../CPU/ALU/ALU.vhd" "comparator_unit_0" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_2_bits CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|block_2_bits:stage_2_bits_0 " "Elaborating entity \"block_2_bits\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|block_2_bits:stage_2_bits_0\"" {  } { { "../../CPU/ALU/comparator_unit/comparator_unit.vhd" "stage_2_bits_0" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_block CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|block_2_bits:stage_2_bits_0\|logic_block:b0 " "Elaborating entity \"logic_block\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|block_2_bits:stage_2_bits_0\|logic_block:b0\"" {  } { { "../../CPU/ALU/comparator_unit/block_2_bits.vhd" "b0" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_block CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|block_2_bits:stage_2_bits_0\|multiplexer_block:mux " "Elaborating entity \"multiplexer_block\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|block_2_bits:stage_2_bits_0\|multiplexer_block:mux\"" {  } { { "../../CPU/ALU/comparator_unit/block_2_bits.vhd" "mux" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_2_bits_signed CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|block_2_bits_signed:stage_2_bits_15 " "Elaborating entity \"block_2_bits_signed\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|block_2_bits_signed:stage_2_bits_15\"" {  } { { "../../CPU/ALU/comparator_unit/comparator_unit.vhd" "stage_2_bits_15" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_block_signed CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|block_2_bits_signed:stage_2_bits_15\|logic_block_signed:b1 " "Elaborating entity \"logic_block_signed\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|block_2_bits_signed:stage_2_bits_15\|logic_block_signed:b1\"" {  } { { "../../CPU/ALU/comparator_unit/block_2_bits_signed.vhd" "b1" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits_signed.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_4_to_1 CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|multiplexer_4_to_1:mux " "Elaborating entity \"multiplexer_4_to_1\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|comparator_unit:comparator_unit_0\|multiplexer_4_to_1:mux\"" {  } { { "../../CPU/ALU/comparator_unit/comparator_unit.vhd" "mux" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_128_to_32 CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|multiplexer_128_to_32:mux " "Elaborating entity \"multiplexer_128_to_32\" for hierarchy \"CPU:inst\|ALU_package:ALU_package_instance\|ALU:ALU_instance\|multiplexer_128_to_32:mux\"" {  } { { "../../CPU/ALU/ALU.vhd" "mux" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_unit CPU:inst\|PC_unit:PC_unit_instance " "Elaborating entity \"PC_unit\" for hierarchy \"CPU:inst\|PC_unit:PC_unit_instance\"" {  } { { "../../CPU/CPU.vhd" "PC_unit_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer_16_bits_by_4 CPU:inst\|PC_unit:PC_unit_instance\|incrementer_16_bits_by_4:inc " "Elaborating entity \"incrementer_16_bits_by_4\" for hierarchy \"CPU:inst\|PC_unit:PC_unit_instance\|incrementer_16_bits_by_4:inc\"" {  } { { "../../CPU/PC/PC_unit.vhd" "inc" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/PC_unit.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder CPU:inst\|PC_unit:PC_unit_instance\|incrementer_16_bits_by_4:inc\|half_adder:ha1 " "Elaborating entity \"half_adder\" for hierarchy \"CPU:inst\|PC_unit:PC_unit_instance\|incrementer_16_bits_by_4:inc\|half_adder:ha1\"" {  } { { "../../CPU/PC/incrementer_16_bits_by_4.vhd" "ha1" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/incrementer_16_bits_by_4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_32_to_16 CPU:inst\|PC_unit:PC_unit_instance\|multiplexer_32_to_16:mux " "Elaborating entity \"multiplexer_32_to_16\" for hierarchy \"CPU:inst\|PC_unit:PC_unit_instance\|multiplexer_32_to_16:mux\"" {  } { { "../../CPU/PC/PC_unit.vhd" "mux" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/PC_unit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_unit CPU:inst\|register_file_unit:register_file_unit_instance " "Elaborating entity \"register_file_unit\" for hierarchy \"CPU:inst\|register_file_unit:register_file_unit_instance\"" {  } { { "../../CPU/CPU.vhd" "register_file_unit_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_A_input_manager CPU:inst\|register_file_unit:register_file_unit_instance\|port_A_input_manager:port_A_input_manager_instance " "Elaborating entity \"port_A_input_manager\" for hierarchy \"CPU:inst\|register_file_unit:register_file_unit_instance\|port_A_input_manager:port_A_input_manager_instance\"" {  } { { "../../CPU/register_file/register_file_unit.vhd" "port_A_input_manager_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_manager CPU:inst\|register_file_unit:register_file_unit_instance\|port_A_input_manager:port_A_input_manager_instance\|load_manager:load_manager_instance " "Elaborating entity \"load_manager\" for hierarchy \"CPU:inst\|register_file_unit:register_file_unit_instance\|port_A_input_manager:port_A_input_manager_instance\|load_manager:load_manager_instance\"" {  } { { "../../CPU/register_file/port_A_input_manager.vhd" "load_manager_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/port_A_input_manager.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x0_manager CPU:inst\|register_file_unit:register_file_unit_instance\|x0_manager:x0_manager_a " "Elaborating entity \"x0_manager\" for hierarchy \"CPU:inst\|register_file_unit:register_file_unit_instance\|x0_manager:x0_manager_a\"" {  } { { "../../CPU/register_file/register_file_unit.vhd" "x0_manager_a" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_block CPU:inst\|register_file_unit:register_file_unit_instance\|register_file_block:register_file_block_instance " "Elaborating entity \"register_file_block\" for hierarchy \"CPU:inst\|register_file_unit:register_file_unit_instance\|register_file_block:register_file_block_instance\"" {  } { { "../../CPU/register_file/register_file_unit.vhd" "register_file_block_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:inst\|register_file_unit:register_file_unit_instance\|register_file_block:register_file_block_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:inst\|register_file_unit:register_file_unit_instance\|register_file_block:register_file_block_instance\|altsyncram:altsyncram_component\"" {  } { { "BRAMs/register_file_block.vhd" "altsyncram_component" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|register_file_unit:register_file_unit_instance\|register_file_block:register_file_block_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:inst\|register_file_unit:register_file_unit_instance\|register_file_block:register_file_block_instance\|altsyncram:altsyncram_component\"" {  } { { "BRAMs/register_file_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst\|register_file_unit:register_file_unit_instance\|register_file_block:register_file_block_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:inst\|register_file_unit:register_file_unit_instance\|register_file_block:register_file_block_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946563692 ""}  } { { "BRAMs/register_file_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613946563692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ps3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ps3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ps3 " "Found entity 1: altsyncram_3ps3" {  } { { "db/altsyncram_3ps3.tdf" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/altsyncram_3ps3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946563746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946563746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ps3 CPU:inst\|register_file_unit:register_file_unit_instance\|register_file_block:register_file_block_instance\|altsyncram:altsyncram_component\|altsyncram_3ps3:auto_generated " "Elaborating entity \"altsyncram_3ps3\" for hierarchy \"CPU:inst\|register_file_unit:register_file_unit_instance\|register_file_block:register_file_block_instance\|altsyncram:altsyncram_component\|altsyncram_3ps3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_flags CPU:inst\|state_flags:state_flags_instance " "Elaborating entity \"state_flags\" for hierarchy \"CPU:inst\|state_flags:state_flags_instance\"" {  } { { "../../CPU/CPU.vhd" "state_flags_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder CPU:inst\|decoder:decoder_instance " "Elaborating entity \"decoder\" for hierarchy \"CPU:inst\|decoder:decoder_instance\"" {  } { { "../../CPU/CPU.vhd" "decoder_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_format_decoder CPU:inst\|decoder:decoder_instance\|instruction_format_decoder:instruction_format_decoder_instance " "Elaborating entity \"instruction_format_decoder\" for hierarchy \"CPU:inst\|decoder:decoder_instance\|instruction_format_decoder:instruction_format_decoder_instance\"" {  } { { "../../CPU/decoder/decoder.vhd" "instruction_format_decoder_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_type_decoder CPU:inst\|decoder:decoder_instance\|instruction_type_decoder:instruction_type_decoder_instance " "Elaborating entity \"instruction_type_decoder\" for hierarchy \"CPU:inst\|decoder:decoder_instance\|instruction_type_decoder:instruction_type_decoder_instance\"" {  } { { "../../CPU/decoder/decoder.vhd" "instruction_type_decoder_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_opcode_feeder CPU:inst\|decoder:decoder_instance\|alu_opcode_feeder:alu_opcode_feeder_instance " "Elaborating entity \"alu_opcode_feeder\" for hierarchy \"CPU:inst\|decoder:decoder_instance\|alu_opcode_feeder:alu_opcode_feeder_instance\"" {  } { { "../../CPU/decoder/decoder.vhd" "alu_opcode_feeder_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator CPU:inst\|decoder:decoder_instance\|immediate_generator:immediate_generator_instance " "Elaborating entity \"immediate_generator\" for hierarchy \"CPU:inst\|decoder:decoder_instance\|immediate_generator:immediate_generator_instance\"" {  } { { "../../CPU/decoder/decoder.vhd" "immediate_generator_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_file_controler CPU:inst\|decoder:decoder_instance\|registers_file_controler:registers_file_controler_instance " "Elaborating entity \"registers_file_controler\" for hierarchy \"CPU:inst\|decoder:decoder_instance\|registers_file_controler:registers_file_controler_instance\"" {  } { { "../../CPU/decoder/decoder.vhd" "registers_file_controler_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_operations_controler CPU:inst\|decoder:decoder_instance\|memory_operations_controler:memory_operations_controler_instance " "Elaborating entity \"memory_operations_controler\" for hierarchy \"CPU:inst\|decoder:decoder_instance\|memory_operations_controler:memory_operations_controler_instance\"" {  } { { "../../CPU/decoder/decoder.vhd" "memory_operations_controler_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_manager CPU:inst\|memory_address_manager:memory_address_manager_instance " "Elaborating entity \"memory_address_manager\" for hierarchy \"CPU:inst\|memory_address_manager:memory_address_manager_instance\"" {  } { { "../../CPU/CPU.vhd" "memory_address_manager_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_manager CPU:inst\|memory_manager:memory_manager_instance " "Elaborating entity \"memory_manager\" for hierarchy \"CPU:inst\|memory_manager:memory_manager_instance\"" {  } { { "../../CPU/CPU.vhd" "memory_manager_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_unit CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance " "Elaborating entity \"ROM_unit\" for hierarchy \"CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\"" {  } { { "../../CPU/memory/memory_manager.vhd" "ROM_unit_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_manager.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_block CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance " "Elaborating entity \"ROM_block\" for hierarchy \"CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance\"" {  } { { "../../CPU/memory/ROM_unit.vhd" "ROM_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/ROM_unit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946563949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance\|altsyncram:altsyncram_component\"" {  } { { "BRAMs/ROM_block.vhd" "altsyncram_component" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance\|altsyncram:altsyncram_component\"" {  } { { "BRAMs/ROM_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/programs/hello_world/testons.mif " "Parameter \"init_file\" = \"C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/programs/hello_world/testons.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564018 ""}  } { { "BRAMs/ROM_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613946564018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ju54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ju54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ju54 " "Found entity 1: altsyncram_ju54" {  } { { "db/altsyncram_ju54.tdf" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/altsyncram_ju54.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946564058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946564058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ju54 CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_ju54:auto_generated " "Elaborating entity \"altsyncram_ju54\" for hierarchy \"CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_ju54:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_unit CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance " "Elaborating entity \"RAM_unit\" for hierarchy \"CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance\"" {  } { { "../../CPU/memory/memory_manager.vhd" "RAM_unit_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_manager.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_block CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance\|RAM_block:RAM_block_instance " "Elaborating entity \"RAM_block\" for hierarchy \"CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance\|RAM_block:RAM_block_instance\"" {  } { { "../../CPU/memory/RAM_unit.vhd" "RAM_block_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/RAM_unit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance\|RAM_block:RAM_block_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance\|RAM_block:RAM_block_instance\|altsyncram:altsyncram_component\"" {  } { { "BRAMs/RAM_block.vhd" "altsyncram_component" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance\|RAM_block:RAM_block_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance\|RAM_block:RAM_block_instance\|altsyncram:altsyncram_component\"" {  } { { "BRAMs/RAM_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance\|RAM_block:RAM_block_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance\|RAM_block:RAM_block_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564151 ""}  } { { "BRAMs/RAM_block.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613946564151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fir3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fir3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fir3 " "Found entity 1: altsyncram_fir3" {  } { { "db/altsyncram_fir3.tdf" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/altsyncram_fir3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946564190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946564190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fir3 CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance\|RAM_block:RAM_block_instance\|altsyncram:altsyncram_component\|altsyncram_fir3:auto_generated " "Elaborating entity \"altsyncram_fir3\" for hierarchy \"CPU:inst\|memory_manager:memory_manager_instance\|RAM_unit:RAM_unit_instance\|RAM_block:RAM_block_instance\|altsyncram:altsyncram_component\|altsyncram_fir3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_manager CPU:inst\|IO_manager:IO_manager_instance " "Elaborating entity \"IO_manager\" for hierarchy \"CPU:inst\|IO_manager:IO_manager_instance\"" {  } { { "../../CPU/CPU.vhd" "IO_manager_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx CPU:inst\|IO_manager:IO_manager_instance\|uart_tx:uart_tx_instance " "Elaborating entity \"uart_tx\" for hierarchy \"CPU:inst\|IO_manager:IO_manager_instance\|uart_tx:uart_tx_instance\"" {  } { { "../../external_components/IO_manager.vhd" "uart_tx_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/IO_manager.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_clk_state_machine CPU:inst\|IO_manager:IO_manager_instance\|uart_tx:uart_tx_instance\|memory_clk_state_machine:memory_clk_state_machine_instance " "Elaborating entity \"memory_clk_state_machine\" for hierarchy \"CPU:inst\|IO_manager:IO_manager_instance\|uart_tx:uart_tx_instance\|memory_clk_state_machine:memory_clk_state_machine_instance\"" {  } { { "../../external_components/uart_tx/uart_tx.vhd" "memory_clk_state_machine_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4_bits CPU:inst\|IO_manager:IO_manager_instance\|uart_tx:uart_tx_instance\|counter_4_bits:counter " "Elaborating entity \"counter_4_bits\" for hierarchy \"CPU:inst\|IO_manager:IO_manager_instance\|uart_tx:uart_tx_instance\|counter_4_bits:counter\"" {  } { { "../../external_components/uart_tx/uart_tx.vhd" "counter" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder CPU:inst\|IO_manager:IO_manager_instance\|uart_tx:uart_tx_instance\|address_decoder:decoder " "Elaborating entity \"address_decoder\" for hierarchy \"CPU:inst\|IO_manager:IO_manager_instance\|uart_tx:uart_tx_instance\|address_decoder:decoder\"" {  } { { "../../external_components/uart_tx/uart_tx.vhd" "decoder" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_16_to_1 CPU:inst\|IO_manager:IO_manager_instance\|uart_tx:uart_tx_instance\|multiplexer_16_to_1:multiplexer " "Elaborating entity \"multiplexer_16_to_1\" for hierarchy \"CPU:inst\|IO_manager:IO_manager_instance\|uart_tx:uart_tx_instance\|multiplexer_16_to_1:multiplexer\"" {  } { { "../../external_components/uart_tx/uart_tx.vhd" "multiplexer" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporary_register CPU:inst\|temporary_register:temporary_register_instance " "Elaborating entity \"temporary_register\" for hierarchy \"CPU:inst\|temporary_register:temporary_register_instance\"" {  } { { "../../CPU/CPU.vhd" "temporary_register_instance" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_clock cpu_clock:inst3 " "Elaborating entity \"cpu_clock\" for hierarchy \"cpu_clock:inst3\"" {  } { { "riscv_core.bdf" "inst3" { Schematic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/riscv_core.bdf" { { 48 -216 24 216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cpu_clock:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"cpu_clock:inst3\|altpll:altpll_component\"" {  } { { "PLL/cpu_clock.vhd" "altpll_component" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_clock:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"cpu_clock:inst3\|altpll:altpll_component\"" {  } { { "PLL/cpu_clock.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_clock:inst3\|altpll:altpll_component " "Instantiated megafunction \"cpu_clock:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 625 " "Parameter \"clk1_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cpu_clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cpu_clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613946564459 ""}  } { { "PLL/cpu_clock.vhd" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613946564459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cpu_clock_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cpu_clock_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_clock_altpll1 " "Found entity 1: cpu_clock_altpll1" {  } { { "db/cpu_clock_altpll1.v" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/cpu_clock_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613946564506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946564506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_clock_altpll1 cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated " "Elaborating entity \"cpu_clock_altpll1\" for hierarchy \"cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946564506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613946566992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613946568849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613946568849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1038 " "Implemented 1038 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613946569079 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613946569079 ""} { "Info" "ICUT_CUT_TM_LCELLS" "938 " "Implemented 938 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613946569079 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1613946569079 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1613946569079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613946569079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613946569135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 23:29:29 2021 " "Processing ended: Sun Feb 21 23:29:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613946569135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613946569135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613946569135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613946569135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1613946570667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613946570667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 23:29:30 2021 " "Processing started: Sun Feb 21 23:29:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613946570667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1613946570667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off riscv_core -c riscv_core " "Command: quartus_fit --read_settings_files=off --write_settings_files=off riscv_core -c riscv_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1613946570667 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1613946570800 ""}
{ "Info" "0" "" "Project  = riscv_core" {  } {  } 0 0 "Project  = riscv_core" 0 0 "Fitter" 0 0 1613946570800 ""}
{ "Info" "0" "" "Revision = riscv_core" {  } {  } 0 0 "Revision = riscv_core" 0 0 "Fitter" 0 0 1613946570801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1613946570886 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "riscv_core 10CL025YU256C8G " "Selected device 10CL025YU256C8G for design \"riscv_core\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1613946570901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613946570939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613946570939 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 12 0 0 " "Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cpu_clock_altpll1.v" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/cpu_clock_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1613946571055 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated\|wire_pll1_clk\[1\] 6 625 0 0 " "Implementing clock multiplication of 6, clock division of 625, and phase shift of 0 degrees (0 ps) for cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/cpu_clock_altpll1.v" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/cpu_clock_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1613946571055 ""}  } { { "db/cpu_clock_altpll1.v" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/cpu_clock_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1613946571055 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_ju54:auto_generated\|ram_block1a5 " "Atom \"CPU:inst\|memory_manager:memory_manager_instance\|ROM_unit:ROM_unit_instance\|ROM_block:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_ju54:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1613946571057 "|riscv_core|CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component|altsyncram_ju54:auto_generated|ram_block1a5"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1613946571057 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1613946571235 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1613946571250 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1613946571524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1613946571524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1613946571524 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1613946571524 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 4014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613946571540 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 4016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613946571540 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 4018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613946571540 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 4020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613946571540 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 4022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613946571540 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1613946571540 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1613946571545 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1613946571571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1613946571871 ""}  } { { "db/cpu_clock_altpll1.v" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/cpu_clock_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613946571871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node cpu_clock:inst3\|altpll:altpll_component\|cpu_clock_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1613946571871 ""}  } { { "db/cpu_clock_altpll1.v" "" { Text "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/cpu_clock_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613946571871 ""}
{ "Info" "ISTA_SDC_FOUND" "riscv_core.sdc " "Reading SDC File: 'riscv_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1613946572103 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1613946572108 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 625 -multiply_by 6 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 625 -multiply_by 6 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1613946572108 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1613946572108 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1613946572108 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1613946572117 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1613946572120 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613946572121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613946572121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333       clk_in " "  83.333       clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613946572121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 999.996 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 999.996 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613946572121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "8680.520 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "8680.520 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613946572121 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1613946572121 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1613946572138 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613946572139 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613946572139 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613946572140 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613946572141 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1613946572142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1613946572142 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1613946572142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1613946572174 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1613946572175 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1613946572175 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613946572221 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1613946572240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1613946572886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613946573045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1613946573071 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1613946573351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613946573351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1613946573642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1613946574588 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1613946574588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1613946574678 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1613946574678 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1613946574678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613946574680 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1613946574800 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613946574814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613946574997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613946574997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613946575217 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613946575557 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone 10 LP " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 3.3-V LVTTL M2 " "Pin clk_in uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "riscv_core.bdf" "" { Schematic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/riscv_core.bdf" { { 104 -408 -240 120 "clk_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613946575771 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL N6 " "Pin reset uses I/O standard 3.3-V LVTTL at N6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "riscv_core.bdf" "" { Schematic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/riscv_core.bdf" { { 136 104 272 152 "reset" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613946575771 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1613946575771 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/output_files/riscv_core.fit.smsg " "Generated suppressed messages file C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/output_files/riscv_core.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1613946575866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5448 " "Peak virtual memory: 5448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613946576411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 23:29:36 2021 " "Processing ended: Sun Feb 21 23:29:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613946576411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613946576411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613946576411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1613946576411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1613946577685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613946577686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 23:29:37 2021 " "Processing started: Sun Feb 21 23:29:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613946577686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1613946577686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off riscv_core -c riscv_core " "Command: quartus_asm --read_settings_files=off --write_settings_files=off riscv_core -c riscv_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1613946577686 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1613946578517 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1613946578547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613946578770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 23:29:38 2021 " "Processing ended: Sun Feb 21 23:29:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613946578770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613946578770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613946578770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1613946578770 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1613946579474 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1613946580102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613946580102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 23:29:39 2021 " "Processing started: Sun Feb 21 23:29:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613946580102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1613946580102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta riscv_core -c riscv_core " "Command: quartus_sta riscv_core -c riscv_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1613946580102 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1613946580202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1613946580386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613946580422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613946580423 ""}
{ "Info" "ISTA_SDC_FOUND" "riscv_core.sdc " "Reading SDC File: 'riscv_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1613946580631 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1613946580634 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 625 -multiply_by 6 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 625 -multiply_by 6 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1613946580634 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613946580634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1613946580634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613946580648 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1613946580652 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1613946580664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.434 " "Worst-case setup slack is 10.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.434               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.434               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.502               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   10.502               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613946580699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.423 " "Worst-case hold slack is 0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.423               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.455               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613946580711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613946580723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613946580731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.517 " "Worst-case minimum pulse width slack is 41.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.517               0.000 clk_in  " "   41.517               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.641               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.641               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4339.905               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 4339.905               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946580745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613946580745 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1613946580854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1613946580877 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1613946581154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613946581274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.646 " "Worst-case setup slack is 10.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.646               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.646               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.814               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   10.814               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613946581294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.404               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613946581301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613946581308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613946581316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.515 " "Worst-case minimum pulse width slack is 41.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.515               0.000 clk_in  " "   41.515               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.649               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.649               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4339.915               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 4339.915               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613946581324 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1613946581402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613946581514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.380 " "Worst-case setup slack is 12.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.380               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.380               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.429               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.429               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613946581526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.146               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.187               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613946581535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613946581545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1613946581552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.080 " "Worst-case minimum pulse width slack is 41.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.080               0.000 clk_in  " "   41.080               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.722               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.722               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4340.022               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 4340.022               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613946581572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613946581572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1613946581938 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1613946581938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613946582038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 23:29:42 2021 " "Processing ended: Sun Feb 21 23:29:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613946582038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613946582038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613946582038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1613946582038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1613946583123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613946583123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 23:29:43 2021 " "Processing started: Sun Feb 21 23:29:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613946583123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1613946583123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off riscv_core -c riscv_core " "Command: quartus_eda --read_settings_files=off --write_settings_files=off riscv_core -c riscv_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1613946583123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv_core.vho C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/simulation/modelsim/ simulation " "Generated file riscv_core.vho in folder \"C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1613946583697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613946583748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 23:29:43 2021 " "Processing ended: Sun Feb 21 23:29:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613946583748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613946583748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613946583748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1613946583748 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Quartus Prime Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1613946584430 ""}
