

================================================================
== Vitis HLS Report for 'channel_gen'
================================================================
* Date:           Wed Sep 14 20:24:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.118 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_95_2_VITIS_LOOP_96_3  |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_123_5                |       88|     1354|  44 ~ 677|          -|          -|      2|        no|
        | + VITIS_LOOP_149_8                |      132|     2031|  44 ~ 677|          -|          -|      3|        no|
        | + VITIS_LOOP_176_11               |      264|     4062|  44 ~ 677|          -|          -|      6|        no|
        | + VITIS_LOOP_202_14               |       44|        ?|  44 ~ 677|          -|          -|  1 ~ ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 76 77 
58 --> 59 
59 --> 60 66 71 
60 --> 61 63 64 
61 --> 62 
62 --> 60 
63 --> 64 
64 --> 65 
65 --> 52 
66 --> 67 69 70 
67 --> 68 
68 --> 66 
69 --> 70 
70 --> 65 
71 --> 72 74 75 
72 --> 73 
73 --> 71 
74 --> 75 
75 --> 65 
76 --> 65 
77 --> 78 
78 --> 79 
79 --> 80 82 
80 --> 81 
81 --> 79 
82 --> 83 
83 --> 65 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%lhs_V_loc = alloca i64 1"   --->   Operation 84 'alloca' 'lhs_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%lhs_V_6_loc = alloca i64 1"   --->   Operation 85 'alloca' 'lhs_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V_16_loc = alloca i64 1"   --->   Operation 86 'alloca' 'lhs_V_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%lhs_V_18_loc = alloca i64 1"   --->   Operation 87 'alloca' 'lhs_V_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%lhs_V_12_loc = alloca i64 1"   --->   Operation 88 'alloca' 'lhs_V_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%lhs_V_14_loc = alloca i64 1"   --->   Operation 89 'alloca' 'lhs_V_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%x_real_3taps_V_1_2_loc = alloca i64 1"   --->   Operation 90 'alloca' 'x_real_3taps_V_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%x_real_3taps_V_2_2_loc = alloca i64 1"   --->   Operation 91 'alloca' 'x_real_3taps_V_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_1_2_loc = alloca i64 1"   --->   Operation 92 'alloca' 'x_imag_3taps_V_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_2_2_loc = alloca i64 1"   --->   Operation 93 'alloca' 'x_imag_3taps_V_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%lhs_V_8_loc = alloca i64 1"   --->   Operation 94 'alloca' 'lhs_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%lhs_V_10_loc = alloca i64 1"   --->   Operation 95 'alloca' 'lhs_V_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_2_loc = alloca i64 1"   --->   Operation 96 'alloca' 'x_real_2taps_V_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_2_loc = alloca i64 1"   --->   Operation 97 'alloca' 'x_imag_2taps_V_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%SNR_7_loc = alloca i64 1"   --->   Operation 98 'alloca' 'SNR_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc = alloca i64 1"   --->   Operation 99 'alloca' 'DATA_LEN_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sym_num_2_loc = alloca i64 1"   --->   Operation 100 'alloca' 'sym_num_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%pilot_width_3_loc = alloca i64 1"   --->   Operation 101 'alloca' 'pilot_width_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%CP_length_4_loc = alloca i64 1"   --->   Operation 102 'alloca' 'CP_length_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%TAPS_NUM_5_loc = alloca i64 1"   --->   Operation 103 'alloca' 'TAPS_NUM_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%random_num = alloca i64 1" [../channel_code/channel_gen.cpp:42]   --->   Operation 104 'alloca' 'random_num' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%x_real_6taps_V = alloca i64 1" [../channel_code/channel_gen.cpp:32]   --->   Operation 105 'alloca' 'x_real_6taps_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%x_imag_6taps_V = alloca i64 1" [../channel_code/channel_gen.cpp:33]   --->   Operation 106 'alloca' 'x_imag_6taps_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%n_6taps_V = alloca i64 1" [../channel_code/channel_gen.cpp:34]   --->   Operation 107 'alloca' 'n_6taps_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%x_real_9taps_V = alloca i64 1" [../channel_code/channel_gen.cpp:36]   --->   Operation 108 'alloca' 'x_real_9taps_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%x_imag_9taps_V = alloca i64 1" [../channel_code/channel_gen.cpp:37]   --->   Operation 109 'alloca' 'x_imag_9taps_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%n_9taps_V = alloca i64 1" [../channel_code/channel_gen.cpp:38]   --->   Operation 110 'alloca' 'n_9taps_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%empty_84 = wait i32 @_ssdm_op_Wait"   --->   Operation 111 'wait' 'empty_84' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 112 [2/2] (1.10ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_60_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %TAPS_NUM_5_loc, i32 %CP_length_4_loc, i32 %pilot_width_3_loc, i32 %sym_num_2_loc, i32 %DATA_LEN_1_loc, i32 %SNR_7_loc"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_60_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %TAPS_NUM_5_loc, i32 %CP_length_4_loc, i32 %pilot_width_3_loc, i32 %sym_num_2_loc, i32 %DATA_LEN_1_loc, i32 %SNR_7_loc"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%pilot_width_3_loc_load = load i32 %pilot_width_3_loc"   --->   Operation 114 'load' 'pilot_width_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%empty_86 = wait i32 @_ssdm_op_Wait"   --->   Operation 115 'wait' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [13/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 116 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.47>
ST_5 : Operation 117 [12/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 117 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.47>
ST_6 : Operation 118 [11/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 118 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.47>
ST_7 : Operation 119 [10/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 119 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.47>
ST_8 : Operation 120 [9/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 120 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.47>
ST_9 : Operation 121 [8/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 121 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.47>
ST_10 : Operation 122 [7/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 122 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.6>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%SNR_7_loc_load = load i32 %SNR_7_loc"   --->   Operation 123 'load' 'SNR_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [2/2] (10.6ns)   --->   "%conv = sitodp i32 %SNR_7_loc_load" [../channel_code/channel_gen.cpp:92]   --->   Operation 124 'sitodp' 'conv' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 125 [6/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 125 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.6>
ST_12 : Operation 126 [1/2] (10.6ns)   --->   "%conv = sitodp i32 %SNR_7_loc_load" [../channel_code/channel_gen.cpp:92]   --->   Operation 126 'sitodp' 'conv' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 127 [5/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 127 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 13.5>
ST_13 : Operation 128 [11/11] (13.5ns)   --->   "%y_assign = ddiv i64 %conv, i64 10" [../channel_code/channel_gen.cpp:92]   --->   Operation 128 'ddiv' 'y_assign' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [4/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 129 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 13.5>
ST_14 : Operation 130 [10/11] (13.5ns)   --->   "%y_assign = ddiv i64 %conv, i64 10" [../channel_code/channel_gen.cpp:92]   --->   Operation 130 'ddiv' 'y_assign' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [3/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 131 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 13.5>
ST_15 : Operation 132 [9/11] (13.5ns)   --->   "%y_assign = ddiv i64 %conv, i64 10" [../channel_code/channel_gen.cpp:92]   --->   Operation 132 'ddiv' 'y_assign' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [2/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 133 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 13.5>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%sym_num_2_loc_load = load i32 %sym_num_2_loc"   --->   Operation 134 'load' 'sym_num_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc_load = load i32 %DATA_LEN_1_loc"   --->   Operation 135 'load' 'DATA_LEN_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [8/11] (13.5ns)   --->   "%y_assign = ddiv i64 %conv, i64 10" [../channel_code/channel_gen.cpp:92]   --->   Operation 136 'ddiv' 'y_assign' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (3.42ns)   --->   "%mul = mul i32 %sym_num_2_loc_load, i32 %DATA_LEN_1_loc_load"   --->   Operation 137 'mul' 'mul' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/13] (1.47ns)   --->   "%div94 = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 138 'sdiv' 'div94' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%empty_87 = trunc i8 %div94"   --->   Operation 139 'trunc' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%div94_cast_cast = sext i8 %empty_87"   --->   Operation 140 'sext' 'div94_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.76ns)   --->   "%sub95 = sub i9 64, i9 %div94_cast_cast"   --->   Operation 141 'sub' 'sub95' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%sub95_cast = sext i9 %sub95"   --->   Operation 142 'sext' 'sub95_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [36/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 143 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 13.5>
ST_17 : Operation 144 [7/11] (13.5ns)   --->   "%y_assign = ddiv i64 %conv, i64 10" [../channel_code/channel_gen.cpp:92]   --->   Operation 144 'ddiv' 'y_assign' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [35/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 145 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 13.5>
ST_18 : Operation 146 [6/11] (13.5ns)   --->   "%y_assign = ddiv i64 %conv, i64 10" [../channel_code/channel_gen.cpp:92]   --->   Operation 146 'ddiv' 'y_assign' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [34/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 147 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 13.5>
ST_19 : Operation 148 [5/11] (13.5ns)   --->   "%y_assign = ddiv i64 %conv, i64 10" [../channel_code/channel_gen.cpp:92]   --->   Operation 148 'ddiv' 'y_assign' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 149 [33/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 149 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 13.5>
ST_20 : Operation 150 [4/11] (13.5ns)   --->   "%y_assign = ddiv i64 %conv, i64 10" [../channel_code/channel_gen.cpp:92]   --->   Operation 150 'ddiv' 'y_assign' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 151 [32/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 151 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 13.5>
ST_21 : Operation 152 [3/11] (13.5ns)   --->   "%y_assign = ddiv i64 %conv, i64 10" [../channel_code/channel_gen.cpp:92]   --->   Operation 152 'ddiv' 'y_assign' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [31/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 153 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 13.5>
ST_22 : Operation 154 [2/11] (13.5ns)   --->   "%y_assign = ddiv i64 %conv, i64 10" [../channel_code/channel_gen.cpp:92]   --->   Operation 154 'ddiv' 'y_assign' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [30/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 155 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 13.5>
ST_23 : Operation 156 [1/11] (13.5ns)   --->   "%y_assign = ddiv i64 %conv, i64 10" [../channel_code/channel_gen.cpp:92]   --->   Operation 156 'ddiv' 'y_assign' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [29/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 157 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.2>
ST_24 : Operation 158 [6/6] (10.2ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 158 'call' 'tmp_s' <Predicate = true> <Delay = 10.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 159 [28/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 159 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 14.0>
ST_25 : Operation 160 [5/6] (14.0ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 160 'call' 'tmp_s' <Predicate = true> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 161 [27/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 161 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 14.0>
ST_26 : Operation 162 [4/6] (14.0ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 162 'call' 'tmp_s' <Predicate = true> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 163 [26/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 163 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 14.0>
ST_27 : Operation 164 [3/6] (14.0ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 164 'call' 'tmp_s' <Predicate = true> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 165 [25/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 165 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 14.0>
ST_28 : Operation 166 [2/6] (14.0ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 166 'call' 'tmp_s' <Predicate = true> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 167 [24/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 167 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.86>
ST_29 : Operation 168 [1/6] (8.86ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 168 'call' 'tmp_s' <Predicate = true> <Delay = 8.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 169 [23/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 169 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 14.1>
ST_30 : Operation 170 [10/10] (14.1ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s" [../channel_code/channel_gen.cpp:92]   --->   Operation 170 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 171 [22/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 171 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 14.1>
ST_31 : Operation 172 [9/10] (14.1ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s" [../channel_code/channel_gen.cpp:92]   --->   Operation 172 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 173 [21/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 173 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 14.1>
ST_32 : Operation 174 [8/10] (14.1ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s" [../channel_code/channel_gen.cpp:92]   --->   Operation 174 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 175 [20/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 175 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 14.1>
ST_33 : Operation 176 [7/10] (14.1ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s" [../channel_code/channel_gen.cpp:92]   --->   Operation 176 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 177 [19/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 177 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 14.1>
ST_34 : Operation 178 [6/10] (14.1ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s" [../channel_code/channel_gen.cpp:92]   --->   Operation 178 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 179 [18/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 179 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 14.1>
ST_35 : Operation 180 [5/10] (14.1ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s" [../channel_code/channel_gen.cpp:92]   --->   Operation 180 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 181 [17/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 181 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 14.1>
ST_36 : Operation 182 [4/10] (14.1ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s" [../channel_code/channel_gen.cpp:92]   --->   Operation 182 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 183 [16/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 183 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 14.1>
ST_37 : Operation 184 [3/10] (14.1ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s" [../channel_code/channel_gen.cpp:92]   --->   Operation 184 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 185 [15/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 185 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 14.1>
ST_38 : Operation 186 [2/10] (14.1ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s" [../channel_code/channel_gen.cpp:92]   --->   Operation 186 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 187 [14/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 187 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 14.1>
ST_39 : Operation 188 [1/10] (14.1ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s" [../channel_code/channel_gen.cpp:92]   --->   Operation 188 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 189 [13/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 189 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 13.5>
ST_40 : Operation 190 [11/11] (13.5ns)   --->   "%LD = ddiv i64 1, i64 %tmp_7" [../channel_code/channel_gen.cpp:92]   --->   Operation 190 'ddiv' 'LD' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 191 [12/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 191 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 13.5>
ST_41 : Operation 192 [10/11] (13.5ns)   --->   "%LD = ddiv i64 1, i64 %tmp_7" [../channel_code/channel_gen.cpp:92]   --->   Operation 192 'ddiv' 'LD' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 193 [11/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 193 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 13.5>
ST_42 : Operation 194 [9/11] (13.5ns)   --->   "%LD = ddiv i64 1, i64 %tmp_7" [../channel_code/channel_gen.cpp:92]   --->   Operation 194 'ddiv' 'LD' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 195 [10/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 195 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 13.5>
ST_43 : Operation 196 [8/11] (13.5ns)   --->   "%LD = ddiv i64 1, i64 %tmp_7" [../channel_code/channel_gen.cpp:92]   --->   Operation 196 'ddiv' 'LD' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 197 [9/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 197 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 13.5>
ST_44 : Operation 198 [7/11] (13.5ns)   --->   "%LD = ddiv i64 1, i64 %tmp_7" [../channel_code/channel_gen.cpp:92]   --->   Operation 198 'ddiv' 'LD' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 199 [8/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 199 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 13.5>
ST_45 : Operation 200 [6/11] (13.5ns)   --->   "%LD = ddiv i64 1, i64 %tmp_7" [../channel_code/channel_gen.cpp:92]   --->   Operation 200 'ddiv' 'LD' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 201 [7/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 201 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 13.5>
ST_46 : Operation 202 [5/11] (13.5ns)   --->   "%LD = ddiv i64 1, i64 %tmp_7" [../channel_code/channel_gen.cpp:92]   --->   Operation 202 'ddiv' 'LD' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 203 [6/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 203 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 13.5>
ST_47 : Operation 204 [4/11] (13.5ns)   --->   "%LD = ddiv i64 1, i64 %tmp_7" [../channel_code/channel_gen.cpp:92]   --->   Operation 204 'ddiv' 'LD' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 205 [5/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 205 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 13.5>
ST_48 : Operation 206 [3/11] (13.5ns)   --->   "%LD = ddiv i64 1, i64 %tmp_7" [../channel_code/channel_gen.cpp:92]   --->   Operation 206 'ddiv' 'LD' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 207 [4/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 207 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 13.5>
ST_49 : Operation 208 [2/11] (13.5ns)   --->   "%LD = ddiv i64 1, i64 %tmp_7" [../channel_code/channel_gen.cpp:92]   --->   Operation 208 'ddiv' 'LD' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 209 [3/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 209 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 13.5>
ST_50 : Operation 210 [1/11] (13.5ns)   --->   "%LD = ddiv i64 1, i64 %tmp_7" [../channel_code/channel_gen.cpp:92]   --->   Operation 210 'ddiv' 'LD' <Predicate = true> <Delay = 13.5> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 13.5> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 211 [2/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 211 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.03>
ST_51 : Operation 212 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17"   --->   Operation 212 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, void @empty_31, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 215 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 215 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 216 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 216 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 218 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_user_V"   --->   Operation 218 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 220 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_id_V"   --->   Operation 220 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_dest_V"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, void @empty_31, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 224 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V"   --->   Operation 224 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 225 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V"   --->   Operation 225 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_user_V"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 228 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_id_V"   --->   Operation 228 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_dest_V"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 230 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @random_num_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %random_num, i22 %random_num"   --->   Operation 230 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %random_num, void @empty_6, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 232 [1/1] (0.00ns)   --->   "%x_real_6taps_V_addr = getelementptr i22 %x_real_6taps_V, i64 0, i64 0"   --->   Operation 232 'getelementptr' 'x_real_6taps_V_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 233 [1/1] (0.67ns)   --->   "%store_ln191 = store i22 0, i3 %x_real_6taps_V_addr"   --->   Operation 233 'store' 'store_ln191' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_51 : Operation 234 [1/1] (0.00ns)   --->   "%x_imag_6taps_V_addr = getelementptr i22 %x_imag_6taps_V, i64 0, i64 0"   --->   Operation 234 'getelementptr' 'x_imag_6taps_V_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 235 [1/1] (0.67ns)   --->   "%store_ln191 = store i22 0, i3 %x_imag_6taps_V_addr"   --->   Operation 235 'store' 'store_ln191' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_51 : Operation 236 [1/1] (0.00ns)   --->   "%x_real_9taps_V_addr = getelementptr i22 %x_real_9taps_V, i64 0, i64 0"   --->   Operation 236 'getelementptr' 'x_real_9taps_V_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 237 [1/1] (0.67ns)   --->   "%store_ln191 = store i22 0, i4 %x_real_9taps_V_addr"   --->   Operation 237 'store' 'store_ln191' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_51 : Operation 238 [1/1] (0.00ns)   --->   "%x_imag_9taps_V_addr = getelementptr i22 %x_imag_9taps_V, i64 0, i64 0"   --->   Operation 238 'getelementptr' 'x_imag_9taps_V_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 239 [1/1] (0.67ns)   --->   "%store_ln191 = store i22 0, i4 %x_imag_9taps_V_addr"   --->   Operation 239 'store' 'store_ln191' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_51 : Operation 240 [1/1] (0.00ns)   --->   "%TAPS_NUM_5_loc_load = load i32 %TAPS_NUM_5_loc"   --->   Operation 240 'load' 'TAPS_NUM_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 241 [1/1] (0.00ns)   --->   "%empty_85 = trunc i32 %TAPS_NUM_5_loc_load"   --->   Operation 241 'trunc' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 242 [1/1] (0.00ns)   --->   "%CP_length_4_loc_load = load i32 %CP_length_4_loc"   --->   Operation 242 'load' 'CP_length_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 243 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %LD"   --->   Operation 243 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 244 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 245 'bitselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 246 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 246 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i11 %exp_tmp"   --->   Operation 247 'zext' 'zext_ln494' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 248 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 249 [1/1] (0.00ns)   --->   "%p_Result_65 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 249 'bitconcatenate' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_65"   --->   Operation 250 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 251 [1/1] (1.10ns)   --->   "%man_V_3 = sub i54 0, i54 %zext_ln578"   --->   Operation 251 'sub' 'man_V_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 252 [1/1] (0.40ns)   --->   "%man_V_4 = select i1 %p_Result_64, i54 %man_V_3, i54 %zext_ln578"   --->   Operation 252 'select' 'man_V_4' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 253 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 253 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 254 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln494"   --->   Operation 254 'sub' 'F2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 255 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2, i32 4, i32 11"   --->   Operation 255 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 256 [1/1] (0.84ns)   --->   "%icmp_ln590 = icmp_sgt  i8 %tmp, i8 0"   --->   Operation 256 'icmp' 'icmp_ln590' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 257 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %F2, i12 4081"   --->   Operation 257 'add' 'add_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 258 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 15, i12 %F2"   --->   Operation 258 'sub' 'sub_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 259 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 259 'select' 'sh_amt' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 260 'sext' 'sext_ln590' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 261 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 15"   --->   Operation 261 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 262 [1/1] (0.00ns)   --->   "%sqrt_No_V = trunc i54 %man_V_4"   --->   Operation 262 'trunc' 'sqrt_No_V' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 263 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 263 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 264 [1/1] (0.97ns)   --->   "%icmp_ln612 = icmp_ult  i12 %sh_amt, i12 22"   --->   Operation 264 'icmp' 'icmp_ln612' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%zext_ln595 = zext i32 %sext_ln590"   --->   Operation 265 'zext' 'zext_ln595' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%ashr_ln595 = ashr i54 %man_V_4, i54 %zext_ln595"   --->   Operation 266 'ashr' 'ashr_ln595' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 267 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 268 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%select_ln597 = select i1 %tmp_40, i22 4194303, i22 0"   --->   Operation 269 'select' 'select_ln597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%sext_ln590cast = trunc i32 %sext_ln590"   --->   Operation 270 'trunc' 'sext_ln590cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%shl_ln613 = shl i22 %sqrt_No_V, i22 %sext_ln590cast"   --->   Operation 271 'shl' 'shl_ln613' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_2)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 272 'xor' 'xor_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_2)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 273 'and' 'and_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 274 [1/1] (0.28ns)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 274 'or' 'or_ln591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 275 'xor' 'xor_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 276 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591"   --->   Operation 276 'and' 'and_ln590' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%and_ln594 = and i1 %and_ln590, i1 %icmp_ln594"   --->   Operation 277 'and' 'and_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%or_ln590 = or i1 %or_ln591, i1 %icmp_ln590"   --->   Operation 278 'or' 'or_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%xor_ln590 = xor i1 %or_ln590, i1 1"   --->   Operation 279 'xor' 'xor_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590"   --->   Operation 280 'and' 'and_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%select_ln580 = select i1 %icmp_ln580, i22 0, i22 %shl_ln613"   --->   Operation 281 'select' 'select_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 282 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580 = or i1 %icmp_ln580, i1 %and_ln612"   --->   Operation 282 'or' 'or_ln580' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 283 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_1 = select i1 %and_ln594, i22 %trunc_ln595, i22 %select_ln597"   --->   Operation 283 'select' 'select_ln580_1' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 284 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln580_2 = select i1 %and_ln591, i22 %sqrt_No_V, i22 0"   --->   Operation 284 'select' 'select_ln580_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 285 [1/1] (1.17ns) (out node of the LUT)   --->   "%select_ln580_3 = select i1 %or_ln580, i22 %select_ln580, i22 %select_ln580_1"   --->   Operation 285 'select' 'select_ln580_3' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node sqrt_No_V_1)   --->   "%or_ln580_1 = or i1 %or_ln580, i1 %and_ln590"   --->   Operation 286 'or' 'or_ln580_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 287 [1/1] (0.34ns) (out node of the LUT)   --->   "%sqrt_No_V_1 = select i1 %or_ln580_1, i22 %select_ln580_3, i22 %select_ln580_2"   --->   Operation 287 'select' 'sqrt_No_V_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 288 [1/36] (1.47ns)   --->   "%div96 = sdiv i32 %mul, i32 %sub95_cast"   --->   Operation 288 'sdiv' 'div96' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 289 [1/1] (1.01ns)   --->   "%add = add i32 %CP_length_4_loc_load, i32 64"   --->   Operation 289 'add' 'add' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 290 [1/1] (0.00ns)   --->   "%conv7_i2194 = sext i22 %sqrt_No_V_1"   --->   Operation 290 'sext' 'conv7_i2194' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 291 [1/1] (0.00ns)   --->   "%empty_88 = trunc i32 %TAPS_NUM_5_loc_load"   --->   Operation 291 'trunc' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 292 [1/1] (0.79ns)   --->   "%i_V = add i4 %empty_88, i4 15"   --->   Operation 292 'add' 'i_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 293 [1/1] (0.99ns)   --->   "%icmp_ln95 = icmp_sgt  i32 %div96, i32 0" [../channel_code/channel_gen.cpp:95]   --->   Operation 293 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %._crit_edge3896, void %.lr.ph3895" [../channel_code/channel_gen.cpp:95]   --->   Operation 294 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 295 [1/1] (0.00ns)   --->   "%data_temp_i_V = alloca i32 1"   --->   Operation 295 'alloca' 'data_temp_i_V' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 296 [1/1] (0.00ns)   --->   "%data_temp_r_V = alloca i32 1"   --->   Operation 296 'alloca' 'data_temp_r_V' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 297 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 297 'alloca' 'j' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 298 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 298 'alloca' 'indvar_flatten' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 299 [1/1] (0.00ns)   --->   "%n_2taps_V_1 = alloca i32 1"   --->   Operation 299 'alloca' 'n_2taps_V_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 300 [1/1] (0.00ns)   --->   "%n_2taps_V_1_3 = alloca i32 1"   --->   Operation 300 'alloca' 'n_2taps_V_1_3' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 301 [1/1] (0.00ns)   --->   "%n_3taps_V_2 = alloca i32 1"   --->   Operation 301 'alloca' 'n_3taps_V_2' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (0.00ns)   --->   "%n_3taps_V_2_2 = alloca i32 1"   --->   Operation 302 'alloca' 'n_3taps_V_2_2' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 303 [1/1] (0.00ns)   --->   "%n_3taps_V_2_1 = alloca i32 1"   --->   Operation 303 'alloca' 'n_3taps_V_2_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926 = alloca i32 1"   --->   Operation 304 'alloca' 'conv_i_i_i205_le3926' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 305 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933 = alloca i32 1"   --->   Operation 305 'alloca' 'conv_i_i_i131_le3933' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_s = alloca i32 1"   --->   Operation 306 'alloca' 'p_Result_s' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 307 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_1 = alloca i32 1"   --->   Operation 307 'alloca' 'x_real_2taps_V_1_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_20 = alloca i32 1"   --->   Operation 308 'alloca' 'p_Result_20' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 309 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_1 = alloca i32 1"   --->   Operation 309 'alloca' 'x_imag_2taps_V_1_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 310 [1/1] (0.00ns)   --->   "%p_Result_21 = alloca i32 1"   --->   Operation 310 'alloca' 'p_Result_21' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 311 [1/1] (0.00ns)   --->   "%x_real_3taps_V_1_1 = alloca i32 1"   --->   Operation 311 'alloca' 'x_real_3taps_V_1_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 312 [1/1] (0.00ns)   --->   "%x_real_3taps_V_2_1 = alloca i32 1"   --->   Operation 312 'alloca' 'x_real_3taps_V_2_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 313 [1/1] (0.00ns)   --->   "%p_Result_22 = alloca i32 1"   --->   Operation 313 'alloca' 'p_Result_22' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 314 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_1_1 = alloca i32 1"   --->   Operation 314 'alloca' 'x_imag_3taps_V_1_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 315 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_2_1 = alloca i32 1"   --->   Operation 315 'alloca' 'x_imag_3taps_V_2_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 316 [1/1] (0.99ns)   --->   "%cmp_i_i3313814 = icmp_sgt  i32 %TAPS_NUM_5_loc_load, i32 0"   --->   Operation 316 'icmp' 'cmp_i_i3313814' <Predicate = (icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 317 [1/1] (0.00ns)   --->   "%div96_cast = zext i32 %div96"   --->   Operation 317 'zext' 'div96_cast' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 318 [1/1] (0.00ns)   --->   "%add_cast = zext i32 %add"   --->   Operation 318 'zext' 'add_cast' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_51 : Operation 319 [1/1] (3.42ns)   --->   "%bound = mul i63 %div96_cast, i63 %add_cast"   --->   Operation 319 'mul' 'bound' <Predicate = (icmp_ln95)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 320 [1/1] (0.42ns)   --->   "%store_ln95 = store i22 0, i22 %p_Result_22" [../channel_code/channel_gen.cpp:95]   --->   Operation 320 'store' 'store_ln95' <Predicate = (icmp_ln95)> <Delay = 0.42>
ST_51 : Operation 321 [1/1] (0.42ns)   --->   "%store_ln95 = store i22 0, i22 %p_Result_21" [../channel_code/channel_gen.cpp:95]   --->   Operation 321 'store' 'store_ln95' <Predicate = (icmp_ln95)> <Delay = 0.42>
ST_51 : Operation 322 [1/1] (0.42ns)   --->   "%store_ln95 = store i22 0, i22 %p_Result_20" [../channel_code/channel_gen.cpp:95]   --->   Operation 322 'store' 'store_ln95' <Predicate = (icmp_ln95)> <Delay = 0.42>
ST_51 : Operation 323 [1/1] (0.42ns)   --->   "%store_ln95 = store i22 0, i22 %p_Result_s" [../channel_code/channel_gen.cpp:95]   --->   Operation 323 'store' 'store_ln95' <Predicate = (icmp_ln95)> <Delay = 0.42>
ST_51 : Operation 324 [1/1] (0.57ns)   --->   "%store_ln95 = store i22 0, i22 %conv_i_i_i131_le3933" [../channel_code/channel_gen.cpp:95]   --->   Operation 324 'store' 'store_ln95' <Predicate = (icmp_ln95)> <Delay = 0.57>
ST_51 : Operation 325 [1/1] (0.57ns)   --->   "%store_ln95 = store i22 0, i22 %conv_i_i_i205_le3926" [../channel_code/channel_gen.cpp:95]   --->   Operation 325 'store' 'store_ln95' <Predicate = (icmp_ln95)> <Delay = 0.57>
ST_51 : Operation 326 [1/1] (0.42ns)   --->   "%store_ln95 = store i63 0, i63 %indvar_flatten" [../channel_code/channel_gen.cpp:95]   --->   Operation 326 'store' 'store_ln95' <Predicate = (icmp_ln95)> <Delay = 0.42>
ST_51 : Operation 327 [1/1] (0.42ns)   --->   "%store_ln95 = store i31 0, i31 %j" [../channel_code/channel_gen.cpp:95]   --->   Operation 327 'store' 'store_ln95' <Predicate = (icmp_ln95)> <Delay = 0.42>
ST_51 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_ZNK13ap_fixed_baseILi44ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit2188" [../channel_code/channel_gen.cpp:95]   --->   Operation 328 'br' 'br_ln95' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 1.75>
ST_52 : Operation 329 [1/1] (0.00ns)   --->   "%j_2 = load i31 %j" [../channel_code/channel_gen.cpp:96]   --->   Operation 329 'load' 'j_2' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_52 : Operation 330 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i63 %indvar_flatten" [../channel_code/channel_gen.cpp:95]   --->   Operation 330 'load' 'indvar_flatten_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_52 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i31 %j_2" [../channel_code/channel_gen.cpp:96]   --->   Operation 331 'zext' 'zext_ln96' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_52 : Operation 332 [1/1] (0.99ns)   --->   "%icmp_ln96 = icmp_slt  i32 %zext_ln96, i32 %add" [../channel_code/channel_gen.cpp:96]   --->   Operation 332 'icmp' 'icmp_ln96' <Predicate = (icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 333 [1/1] (1.13ns)   --->   "%icmp_ln95_1 = icmp_eq  i63 %indvar_flatten_load, i63 %bound" [../channel_code/channel_gen.cpp:95]   --->   Operation 333 'icmp' 'icmp_ln95_1' <Predicate = (icmp_ln95)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 334 [1/1] (1.08ns)   --->   "%add_ln95 = add i63 %indvar_flatten_load, i63 1" [../channel_code/channel_gen.cpp:95]   --->   Operation 334 'add' 'add_ln95' <Predicate = (icmp_ln95)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_1, void %._crit_edge3884.loopexit, void %._crit_edge3896.loopexit" [../channel_code/channel_gen.cpp:95]   --->   Operation 335 'br' 'br_ln95' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_52 : Operation 336 [1/1] (0.41ns)   --->   "%select_ln736 = select i1 %icmp_ln96, i31 %j_2, i31 0"   --->   Operation 336 'select' 'select_ln736' <Predicate = (icmp_ln95 & !icmp_ln95_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 337 [2/2] (0.62ns)   --->   "%call_ln97 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:97]   --->   Operation 337 'call' 'call_ln97' <Predicate = (icmp_ln95 & !icmp_ln95_1)> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3896"   --->   Operation 338 'br' 'br_ln0' <Predicate = (icmp_ln95 & icmp_ln95_1)> <Delay = 0.00>
ST_52 : Operation 339 [1/1] (0.00ns)   --->   "%ret_ln221 = ret" [../channel_code/channel_gen.cpp:221]   --->   Operation 339 'ret' 'ret_ln221' <Predicate = (icmp_ln95_1) | (!icmp_ln95)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 340 [1/2] (0.00ns)   --->   "%call_ln97 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:97]   --->   Operation 340 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 1.83>
ST_54 : Operation 341 [1/1] (1.83ns)   --->   "%tmp_V = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 341 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>

State 55 <SV = 54> <Delay = 0.62>
ST_55 : Operation 342 [2/2] (0.62ns)   --->   "%call_ln99 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:99]   --->   Operation 342 'call' 'call_ln99' <Predicate = true> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 343 [1/2] (0.00ns)   --->   "%call_ln99 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:99]   --->   Operation 343 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 13.4>
ST_57 : Operation 344 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_95_2_VITIS_LOOP_96_3_str"   --->   Operation 344 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 345 [1/1] (0.99ns)   --->   "%icmp_ln122 = icmp_eq  i31 %select_ln736, i31 0" [../channel_code/channel_gen.cpp:122]   --->   Operation 345 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 346 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../channel_code/channel_gen.cpp:14]   --->   Operation 346 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1169 = sext i22 %tmp_V"   --->   Operation 347 'sext' 'sext_ln1169' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 348 [1/1] (2.70ns)   --->   "%r_V_24 = mul i44 %sext_ln1169, i44 %conv7_i2194"   --->   Operation 348 'mul' 'r_V_24' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 349 [1/1] (0.00ns)   --->   "%t_1_1 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i44.i15, i44 %r_V_24, i15 0"   --->   Operation 349 'bitconcatenate' 't_1_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1201 = sext i59 %t_1_1"   --->   Operation 350 'sext' 'sext_ln1201' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 351 [1/1] (4.12ns)   --->   "%mul_ln1201 = mul i119 %sext_ln1201, i119 815255327210987521"   --->   Operation 351 'mul' 'mul_ln1201' <Predicate = true> <Delay = 4.12> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 352 [1/1] (1.50ns)   --->   "%sub_ln1201 = sub i119 0, i119 %mul_ln1201"   --->   Operation 352 'sub' 'sub_ln1201' <Predicate = true> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %r_V_24, i32 43"   --->   Operation 353 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i44 @_ssdm_op_PartSelect.i44.i119.i32.i32, i119 %sub_ln1201, i32 75, i32 118"   --->   Operation 354 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i44 @_ssdm_op_PartSelect.i44.i119.i32.i32, i119 %mul_ln1201, i32 75, i32 118"   --->   Operation 355 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 356 [1/1] (0.41ns)   --->   "%select_ln1201 = select i1 %tmp_41, i44 %tmp_42, i44 %tmp_43"   --->   Operation 356 'select' 'select_ln1201' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln1201 = trunc i44 %select_ln1201"   --->   Operation 357 'trunc' 'trunc_ln1201' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 358 [1/1] (1.02ns)   --->   "%sub_ln1201_1 = sub i37 0, i37 %trunc_ln1201"   --->   Operation 358 'sub' 'sub_ln1201_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %sub_ln1201_1, i32 15, i32 36"   --->   Operation 359 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i22 @_ssdm_op_PartSelect.i22.i44.i32.i32, i44 %select_ln1201, i32 15, i32 36"   --->   Operation 360 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 361 [1/1] (0.34ns)   --->   "%random_num_value_real_V = select i1 %tmp_41, i22 %tmp_21, i22 %tmp_22"   --->   Operation 361 'select' 'random_num_value_real_V' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 362 [1/1] (1.83ns)   --->   "%tmp_V_3 = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 362 'read' 'tmp_V_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_57 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1169_1 = sext i22 %tmp_V_3"   --->   Operation 363 'sext' 'sext_ln1169_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 364 [1/1] (2.70ns)   --->   "%r_V_26 = mul i44 %sext_ln1169_1, i44 %conv7_i2194"   --->   Operation 364 'mul' 'r_V_26' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 365 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i44.i15, i44 %r_V_26, i15 0"   --->   Operation 365 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1201_1 = sext i59 %t_1"   --->   Operation 366 'sext' 'sext_ln1201_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 367 [1/1] (4.12ns)   --->   "%mul_ln1201_1 = mul i119 %sext_ln1201_1, i119 815255327210987521"   --->   Operation 367 'mul' 'mul_ln1201_1' <Predicate = true> <Delay = 4.12> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 368 [1/1] (1.50ns)   --->   "%sub_ln1201_2 = sub i119 0, i119 %mul_ln1201_1"   --->   Operation 368 'sub' 'sub_ln1201_2' <Predicate = true> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %r_V_26, i32 43"   --->   Operation 369 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i44 @_ssdm_op_PartSelect.i44.i119.i32.i32, i119 %sub_ln1201_2, i32 75, i32 118"   --->   Operation 370 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i44 @_ssdm_op_PartSelect.i44.i119.i32.i32, i119 %mul_ln1201_1, i32 75, i32 118"   --->   Operation 371 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 372 [1/1] (0.41ns)   --->   "%select_ln1201_2 = select i1 %tmp_44, i44 %tmp_45, i44 %tmp_46"   --->   Operation 372 'select' 'select_ln1201_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln1201_1 = trunc i44 %select_ln1201_2"   --->   Operation 373 'trunc' 'trunc_ln1201_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 374 [1/1] (1.02ns)   --->   "%sub_ln1201_3 = sub i37 0, i37 %trunc_ln1201_1"   --->   Operation 374 'sub' 'sub_ln1201_3' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %sub_ln1201_3, i32 15, i32 36"   --->   Operation 375 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i22 @_ssdm_op_PartSelect.i22.i44.i32.i32, i44 %select_ln1201_2, i32 15, i32 36"   --->   Operation 376 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 377 [1/1] (0.34ns)   --->   "%random_num_value_imag_V = select i1 %tmp_44, i22 %tmp_23, i22 %tmp_24"   --->   Operation 377 'select' 'random_num_value_imag_V' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 378 [1/1] (0.72ns)   --->   "%switch_ln102 = switch i32 %TAPS_NUM_5_loc_load, void %.lr.ph.preheader, i32 1, void %_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041, i32 2, void %.lr.ph3860.preheader, i32 3, void %.lr.ph3844.preheader, i32 6, void %.lr.ph3828.preheader" [../channel_code/channel_gen.cpp:102]   --->   Operation 378 'switch' 'switch_ln102' <Predicate = true> <Delay = 0.72>
ST_57 : Operation 379 [2/2] (0.42ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_167_10, i4 %i_V, i22 %x_real_6taps_V, i22 %x_imag_6taps_V"   --->   Operation 379 'call' 'call_ln0' <Predicate = (TAPS_NUM_5_loc_load == 6)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 380 [1/1] (0.00ns)   --->   "%p_Result_21_load = load i22 %p_Result_21"   --->   Operation 380 'load' 'p_Result_21_load' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_57 : Operation 381 [1/1] (0.00ns)   --->   "%x_real_3taps_V_1_1_load = load i22 %x_real_3taps_V_1_1"   --->   Operation 381 'load' 'x_real_3taps_V_1_1_load' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_57 : Operation 382 [1/1] (0.00ns)   --->   "%x_real_3taps_V_2_1_load = load i22 %x_real_3taps_V_2_1"   --->   Operation 382 'load' 'x_real_3taps_V_2_1_load' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_57 : Operation 383 [1/1] (0.00ns)   --->   "%p_Result_22_load = load i22 %p_Result_22"   --->   Operation 383 'load' 'p_Result_22_load' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_57 : Operation 384 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_1_1_load = load i22 %x_imag_3taps_V_1_1"   --->   Operation 384 'load' 'x_imag_3taps_V_1_1_load' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_57 : Operation 385 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_2_1_load = load i22 %x_imag_3taps_V_2_1"   --->   Operation 385 'load' 'x_imag_3taps_V_2_1_load' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_57 : Operation 386 [2/2] (0.42ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_141_7, i22 %x_imag_3taps_V_2_1_load, i22 %x_imag_3taps_V_1_1_load, i22 %p_Result_22_load, i22 %x_real_3taps_V_2_1_load, i22 %x_real_3taps_V_1_1_load, i22 %p_Result_21_load, i4 %i_V, i22 %x_imag_3taps_V_2_2_loc, i22 %x_imag_3taps_V_1_2_loc, i22 %x_real_3taps_V_2_2_loc, i22 %x_real_3taps_V_1_2_loc"   --->   Operation 386 'call' 'call_ln0' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 387 [1/1] (0.00ns)   --->   "%p_Result_load = load i22 %p_Result_s"   --->   Operation 387 'load' 'p_Result_load' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00>
ST_57 : Operation 388 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_1_load = load i22 %x_real_2taps_V_1_1"   --->   Operation 388 'load' 'x_real_2taps_V_1_1_load' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00>
ST_57 : Operation 389 [1/1] (0.00ns)   --->   "%p_Result_20_load = load i22 %p_Result_20"   --->   Operation 389 'load' 'p_Result_20_load' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00>
ST_57 : Operation 390 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_1_load = load i22 %x_imag_2taps_V_1_1"   --->   Operation 390 'load' 'x_imag_2taps_V_1_1_load' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00>
ST_57 : Operation 391 [2/2] (0.42ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_115_4, i22 %x_imag_2taps_V_1_1_load, i22 %p_Result_20_load, i22 %x_real_2taps_V_1_1_load, i22 %p_Result_load, i4 %i_V, i22 %x_imag_2taps_V_1_2_loc, i22 %x_real_2taps_V_1_2_loc"   --->   Operation 391 'call' 'call_ln0' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 392 [1/1] (0.00ns)   --->   "%data_temp_i_V_load = load i32 %data_temp_i_V"   --->   Operation 392 'load' 'data_temp_i_V_load' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.00>
ST_57 : Operation 393 [1/1] (0.00ns)   --->   "%data_temp_r_V_load = load i32 %data_temp_r_V"   --->   Operation 393 'load' 'data_temp_r_V_load' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.00>
ST_57 : Operation 394 [1/1] (0.00ns)   --->   "%empty_89 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 394 'read' 'empty_89' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_57 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_61 = extractvalue i84 %empty_89"   --->   Operation 395 'extractvalue' 'tmp_61' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.00>
ST_57 : Operation 396 [1/1] (0.00ns)   --->   "%p_Result_66 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_61, i32 32, i32 53"   --->   Operation 396 'partselect' 'p_Result_66' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.00>
ST_57 : Operation 397 [1/1] (0.00ns)   --->   "%p_Result_67 = trunc i64 %tmp_61"   --->   Operation 397 'trunc' 'p_Result_67' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.00>
ST_57 : Operation 398 [1/1] (0.91ns)   --->   "%random_temp_r_V = add i22 %p_Result_66, i22 %random_num_value_real_V"   --->   Operation 398 'add' 'random_temp_r_V' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 399 [1/1] (0.91ns)   --->   "%random_temp_i_V = add i22 %p_Result_67, i22 %random_num_value_imag_V"   --->   Operation 399 'add' 'random_temp_i_V' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 400 [1/1] (0.00ns)   --->   "%p_Result_68 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_r_V_load, i22 %random_temp_r_V, i32 0, i32 21"   --->   Operation 400 'partset' 'p_Result_68' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.00>
ST_57 : Operation 401 [1/1] (0.00ns)   --->   "%p_Result_69 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_i_V_load, i22 %random_temp_i_V, i32 0, i32 21"   --->   Operation 401 'partset' 'p_Result_69' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.00>
ST_57 : Operation 402 [1/1] (0.00ns)   --->   "%p_Result_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_68, i32 %p_Result_69"   --->   Operation 402 'bitconcatenate' 'p_Result_70' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.00>
ST_57 : Operation 403 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_70, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 403 'write' 'write_ln304' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_57 : Operation 404 [1/1] (0.57ns)   --->   "%store_ln112 = store i32 %p_Result_68, i32 %data_temp_r_V" [../channel_code/channel_gen.cpp:112]   --->   Operation 404 'store' 'store_ln112' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.57>
ST_57 : Operation 405 [1/1] (0.57ns)   --->   "%store_ln112 = store i32 %p_Result_69, i32 %data_temp_i_V" [../channel_code/channel_gen.cpp:112]   --->   Operation 405 'store' 'store_ln112' <Predicate = (TAPS_NUM_5_loc_load == 1)> <Delay = 0.57>
ST_57 : Operation 406 [2/2] (0.42ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_194_13, i4 %i_V, i22 %x_real_9taps_V, i22 %x_imag_9taps_V"   --->   Operation 406 'call' 'call_ln0' <Predicate = (TAPS_NUM_5_loc_load != 1 & TAPS_NUM_5_loc_load != 2 & TAPS_NUM_5_loc_load != 3 & TAPS_NUM_5_loc_load != 6)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 0.72>
ST_58 : Operation 407 [1/2] (0.00ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_167_10, i4 %i_V, i22 %x_real_6taps_V, i22 %x_imag_6taps_V"   --->   Operation 407 'call' 'call_ln0' <Predicate = (TAPS_NUM_5_loc_load == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 408 [1/2] (0.72ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_141_7, i22 %x_imag_3taps_V_2_1_load, i22 %x_imag_3taps_V_1_1_load, i22 %p_Result_22_load, i22 %x_real_3taps_V_2_1_load, i22 %x_real_3taps_V_1_1_load, i22 %p_Result_21_load, i4 %i_V, i22 %x_imag_3taps_V_2_2_loc, i22 %x_imag_3taps_V_1_2_loc, i22 %x_real_3taps_V_2_2_loc, i22 %x_real_3taps_V_1_2_loc"   --->   Operation 408 'call' 'call_ln0' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 409 [1/2] (0.72ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_115_4, i22 %x_imag_2taps_V_1_1_load, i22 %p_Result_20_load, i22 %x_real_2taps_V_1_1_load, i22 %p_Result_load, i4 %i_V, i22 %x_imag_2taps_V_1_2_loc, i22 %x_real_2taps_V_1_2_loc"   --->   Operation 409 'call' 'call_ln0' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 0.67>
ST_59 : Operation 410 [1/1] (0.00ns)   --->   "%empty_96 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 410 'read' 'empty_96' <Predicate = (TAPS_NUM_5_loc_load == 6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_59 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_65 = extractvalue i84 %empty_96"   --->   Operation 411 'extractvalue' 'tmp_65' <Predicate = (TAPS_NUM_5_loc_load == 6)> <Delay = 0.00>
ST_59 : Operation 412 [1/1] (0.00ns)   --->   "%p_Result_36 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_65, i32 32, i32 53"   --->   Operation 412 'partselect' 'p_Result_36' <Predicate = (TAPS_NUM_5_loc_load == 6)> <Delay = 0.00>
ST_59 : Operation 413 [1/1] (0.67ns)   --->   "%store_ln340 = store i22 %p_Result_36, i3 %x_real_6taps_V_addr"   --->   Operation 413 'store' 'store_ln340' <Predicate = (TAPS_NUM_5_loc_load == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_59 : Operation 414 [1/1] (0.00ns)   --->   "%p_Result_37 = trunc i64 %tmp_65"   --->   Operation 414 'trunc' 'p_Result_37' <Predicate = (TAPS_NUM_5_loc_load == 6)> <Delay = 0.00>
ST_59 : Operation 415 [1/1] (0.67ns)   --->   "%store_ln340 = store i22 %p_Result_37, i3 %x_imag_6taps_V_addr"   --->   Operation 415 'store' 'store_ln340' <Predicate = (TAPS_NUM_5_loc_load == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_59 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln122, void %._crit_edge3829.loopexit._crit_edge, void" [../channel_code/channel_gen.cpp:175]   --->   Operation 416 'br' 'br_ln175' <Predicate = (TAPS_NUM_5_loc_load == 6)> <Delay = 0.00>
ST_59 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %cmp_i_i3313814, void %._crit_edge3834, void %.lr.ph3833.preheader" [../channel_code/channel_gen.cpp:176]   --->   Operation 417 'br' 'br_ln176' <Predicate = (TAPS_NUM_5_loc_load == 6 & icmp_ln122)> <Delay = 0.00>
ST_59 : Operation 418 [1/1] (0.42ns)   --->   "%br_ln1057 = br void %.lr.ph3833"   --->   Operation 418 'br' 'br_ln1057' <Predicate = (TAPS_NUM_5_loc_load == 6 & icmp_ln122 & cmp_i_i3313814)> <Delay = 0.42>
ST_59 : Operation 419 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_2_2_loc_load = load i22 %x_imag_3taps_V_2_2_loc"   --->   Operation 419 'load' 'x_imag_3taps_V_2_2_loc_load' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_59 : Operation 420 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_1_2_loc_load = load i22 %x_imag_3taps_V_1_2_loc"   --->   Operation 420 'load' 'x_imag_3taps_V_1_2_loc_load' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_59 : Operation 421 [1/1] (0.00ns)   --->   "%x_real_3taps_V_2_2_loc_load = load i22 %x_real_3taps_V_2_2_loc"   --->   Operation 421 'load' 'x_real_3taps_V_2_2_loc_load' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_59 : Operation 422 [1/1] (0.00ns)   --->   "%x_real_3taps_V_1_2_loc_load = load i22 %x_real_3taps_V_1_2_loc"   --->   Operation 422 'load' 'x_real_3taps_V_1_2_loc_load' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_59 : Operation 423 [1/1] (0.00ns)   --->   "%empty_95 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 423 'read' 'empty_95' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_59 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_64 = extractvalue i84 %empty_95"   --->   Operation 424 'extractvalue' 'tmp_64' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_59 : Operation 425 [1/1] (0.00ns)   --->   "%p_Result_34 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_64, i32 32, i32 53"   --->   Operation 425 'partselect' 'p_Result_34' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_59 : Operation 426 [1/1] (0.00ns)   --->   "%p_Result_35 = trunc i64 %tmp_64"   --->   Operation 426 'trunc' 'p_Result_35' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_59 : Operation 427 [1/1] (0.28ns)   --->   "%and_ln148 = and i1 %cmp_i_i3313814, i1 %icmp_ln122" [../channel_code/channel_gen.cpp:148]   --->   Operation 427 'and' 'and_ln148' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %and_ln148, void %._crit_edge3845.loopexit._crit_edge, void %.lr.ph3849.preheader" [../channel_code/channel_gen.cpp:148]   --->   Operation 428 'br' 'br_ln148' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_59 : Operation 429 [1/1] (0.42ns)   --->   "%br_ln1057 = br void %.lr.ph3849"   --->   Operation 429 'br' 'br_ln1057' <Predicate = (TAPS_NUM_5_loc_load == 3 & and_ln148)> <Delay = 0.42>
ST_59 : Operation 430 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_2_loc_load = load i22 %x_imag_2taps_V_1_2_loc"   --->   Operation 430 'load' 'x_imag_2taps_V_1_2_loc_load' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00>
ST_59 : Operation 431 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_2_loc_load = load i22 %x_real_2taps_V_1_2_loc"   --->   Operation 431 'load' 'x_real_2taps_V_1_2_loc_load' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00>
ST_59 : Operation 432 [1/1] (0.00ns)   --->   "%empty_94 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 432 'read' 'empty_94' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_59 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_63 = extractvalue i84 %empty_94"   --->   Operation 433 'extractvalue' 'tmp_63' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00>
ST_59 : Operation 434 [1/1] (0.00ns)   --->   "%p_Result_32 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_63, i32 32, i32 53"   --->   Operation 434 'partselect' 'p_Result_32' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00>
ST_59 : Operation 435 [1/1] (0.00ns)   --->   "%p_Result_33 = trunc i64 %tmp_63"   --->   Operation 435 'trunc' 'p_Result_33' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00>
ST_59 : Operation 436 [1/1] (0.28ns)   --->   "%and_ln122 = and i1 %cmp_i_i3313814, i1 %icmp_ln122" [../channel_code/channel_gen.cpp:122]   --->   Operation 436 'and' 'and_ln122' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %and_ln122, void %._crit_edge3861.loopexit._crit_edge, void %.lr.ph3865.preheader" [../channel_code/channel_gen.cpp:122]   --->   Operation 437 'br' 'br_ln122' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00>
ST_59 : Operation 438 [1/1] (0.42ns)   --->   "%br_ln1057 = br void %.lr.ph3865"   --->   Operation 438 'br' 'br_ln1057' <Predicate = (TAPS_NUM_5_loc_load == 2 & and_ln122)> <Delay = 0.42>

State 60 <SV = 59> <Delay = 1.20>
ST_60 : Operation 439 [1/1] (0.00ns)   --->   "%i_V_14 = phi i3 %add_ln870_2, void %.split54, i3 0, void %.lr.ph3833.preheader"   --->   Operation 439 'phi' 'i_V_14' <Predicate = (icmp_ln122 & cmp_i_i3313814)> <Delay = 0.00>
ST_60 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln1057_1 = zext i3 %i_V_14"   --->   Operation 440 'zext' 'zext_ln1057_1' <Predicate = (icmp_ln122 & cmp_i_i3313814)> <Delay = 0.00>
ST_60 : Operation 441 [1/1] (0.58ns)   --->   "%icmp_ln1057_3 = icmp_eq  i3 %i_V_14, i3 6"   --->   Operation 441 'icmp' 'icmp_ln1057_3' <Predicate = (icmp_ln122 & cmp_i_i3313814)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 442 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 442 'speclooptripcount' 'empty_92' <Predicate = (icmp_ln122 & cmp_i_i3313814)> <Delay = 0.00>
ST_60 : Operation 443 [1/1] (0.67ns)   --->   "%add_ln870_2 = add i3 %i_V_14, i3 1"   --->   Operation 443 'add' 'add_ln870_2' <Predicate = (icmp_ln122 & cmp_i_i3313814)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln1057_3, void %.split54, void %._crit_edge3834.loopexit" [../channel_code/channel_gen.cpp:176]   --->   Operation 444 'br' 'br_ln176' <Predicate = (icmp_ln122 & cmp_i_i3313814)> <Delay = 0.00>
ST_60 : Operation 445 [2/2] (0.62ns)   --->   "%call_ln177 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:177]   --->   Operation 445 'call' 'call_ln177' <Predicate = (icmp_ln122 & cmp_i_i3313814 & !icmp_ln1057_3)> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3834"   --->   Operation 446 'br' 'br_ln0' <Predicate = (icmp_ln122 & cmp_i_i3313814 & icmp_ln1057_3)> <Delay = 0.00>
ST_60 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln180 = br void %._crit_edge3829.loopexit._crit_edge" [../channel_code/channel_gen.cpp:180]   --->   Operation 447 'br' 'br_ln180' <Predicate = (icmp_ln122 & icmp_ln1057_3) | (icmp_ln122 & !cmp_i_i3313814)> <Delay = 0.00>
ST_60 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %cmp_i_i3313814, void %._crit_edge3839, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.preheader" [../channel_code/channel_gen.cpp:181]   --->   Operation 448 'br' 'br_ln181' <Predicate = (icmp_ln1057_3) | (!cmp_i_i3313814) | (!icmp_ln122)> <Delay = 0.00>
ST_60 : Operation 449 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_load_5 = load i22 %conv_i_i_i205_le3926"   --->   Operation 449 'load' 'conv_i_i_i205_le3926_load_5' <Predicate = (cmp_i_i3313814 & icmp_ln1057_3) | (!icmp_ln122 & cmp_i_i3313814)> <Delay = 0.00>
ST_60 : Operation 450 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_load_5 = load i22 %conv_i_i_i131_le3933"   --->   Operation 450 'load' 'conv_i_i_i131_le3933_load_5' <Predicate = (cmp_i_i3313814 & icmp_ln1057_3) | (!icmp_ln122 & cmp_i_i3313814)> <Delay = 0.00>
ST_60 : Operation 451 [2/2] (0.42ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_181_12, i22 %conv_i_i_i131_le3933_load_5, i22 %conv_i_i_i205_le3926_load_5, i22 %n_6taps_V, i22 %x_real_6taps_V, i22 %x_imag_6taps_V, i22 %lhs_V_18_loc, i22 %lhs_V_16_loc, i15 %weight_6taps"   --->   Operation 451 'call' 'call_ln0' <Predicate = (cmp_i_i3313814 & icmp_ln1057_3) | (!icmp_ln122 & cmp_i_i3313814)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 452 [1/2] (0.00ns)   --->   "%call_ln177 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:177]   --->   Operation 452 'call' 'call_ln177' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 2.51>
ST_62 : Operation 453 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [../channel_code/channel_gen.cpp:18]   --->   Operation 453 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 454 [1/1] (1.83ns)   --->   "%tmp_57 = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 454 'read' 'tmp_57' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_62 : Operation 455 [1/1] (0.00ns)   --->   "%n_6taps_V_addr = getelementptr i22 %n_6taps_V, i64 0, i64 %zext_ln1057_1" [../channel_code/channel_gen.cpp:178]   --->   Operation 455 'getelementptr' 'n_6taps_V_addr' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 456 [1/1] (0.67ns)   --->   "%store_ln178 = store i22 %tmp_57, i3 %n_6taps_V_addr" [../channel_code/channel_gen.cpp:178]   --->   Operation 456 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_62 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3833"   --->   Operation 457 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 63 <SV = 60> <Delay = 0.00>
ST_63 : Operation 458 [1/2] (0.00ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_181_12, i22 %conv_i_i_i131_le3933_load_5, i22 %conv_i_i_i205_le3926_load_5, i22 %n_6taps_V, i22 %x_real_6taps_V, i22 %x_imag_6taps_V, i22 %lhs_V_18_loc, i22 %lhs_V_16_loc, i15 %weight_6taps"   --->   Operation 458 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 61> <Delay = 1.48>
ST_64 : Operation 459 [1/1] (0.00ns)   --->   "%lhs_V_18_loc_load = load i22 %lhs_V_18_loc"   --->   Operation 459 'load' 'lhs_V_18_loc_load' <Predicate = (cmp_i_i3313814)> <Delay = 0.00>
ST_64 : Operation 460 [1/1] (0.00ns)   --->   "%lhs_V_16_loc_load = load i22 %lhs_V_16_loc"   --->   Operation 460 'load' 'lhs_V_16_loc_load' <Predicate = (cmp_i_i3313814)> <Delay = 0.00>
ST_64 : Operation 461 [1/1] (0.57ns)   --->   "%store_ln0 = store i22 %lhs_V_18_loc_load, i22 %conv_i_i_i131_le3933"   --->   Operation 461 'store' 'store_ln0' <Predicate = (cmp_i_i3313814)> <Delay = 0.57>
ST_64 : Operation 462 [1/1] (0.57ns)   --->   "%store_ln0 = store i22 %lhs_V_16_loc_load, i22 %conv_i_i_i205_le3926"   --->   Operation 462 'store' 'store_ln0' <Predicate = (cmp_i_i3313814)> <Delay = 0.57>
ST_64 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3839"   --->   Operation 463 'br' 'br_ln0' <Predicate = (cmp_i_i3313814)> <Delay = 0.00>
ST_64 : Operation 464 [1/1] (0.00ns)   --->   "%data_temp_i_V_load_4 = load i32 %data_temp_i_V"   --->   Operation 464 'load' 'data_temp_i_V_load_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 465 [1/1] (0.00ns)   --->   "%data_temp_r_V_load_4 = load i32 %data_temp_r_V"   --->   Operation 465 'load' 'data_temp_r_V_load_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 466 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_load_6 = load i22 %conv_i_i_i205_le3926"   --->   Operation 466 'load' 'conv_i_i_i205_le3926_load_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 467 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_load_6 = load i22 %conv_i_i_i131_le3933"   --->   Operation 467 'load' 'conv_i_i_i131_le3933_load_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 468 [1/1] (0.91ns)   --->   "%random_temp_r_V_3 = add i22 %conv_i_i_i205_le3926_load_6, i22 %random_num_value_real_V"   --->   Operation 468 'add' 'random_temp_r_V_3' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 469 [1/1] (0.91ns)   --->   "%random_temp_i_V_3 = add i22 %conv_i_i_i131_le3933_load_6, i22 %random_num_value_imag_V"   --->   Operation 469 'add' 'random_temp_i_V_3' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 470 [1/1] (0.00ns)   --->   "%p_Result_77 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_r_V_load_4, i22 %random_temp_r_V_3, i32 0, i32 21"   --->   Operation 470 'partset' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 471 [1/1] (0.00ns)   --->   "%p_Result_78 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_i_V_load_4, i22 %random_temp_i_V_3, i32 0, i32 21"   --->   Operation 471 'partset' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 472 [1/1] (0.00ns)   --->   "%p_Result_79 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_77, i32 %p_Result_78"   --->   Operation 472 'bitconcatenate' 'p_Result_79' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 473 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_79, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 473 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_64 : Operation 474 [1/1] (0.57ns)   --->   "%store_ln191 = store i32 %p_Result_77, i32 %data_temp_r_V" [../channel_code/channel_gen.cpp:191]   --->   Operation 474 'store' 'store_ln191' <Predicate = true> <Delay = 0.57>
ST_64 : Operation 475 [1/1] (0.57ns)   --->   "%store_ln191 = store i32 %p_Result_78, i32 %data_temp_i_V" [../channel_code/channel_gen.cpp:191]   --->   Operation 475 'store' 'store_ln191' <Predicate = true> <Delay = 0.57>

State 65 <SV = 62> <Delay = 1.43>
ST_65 : Operation 476 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_79, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 476 'write' 'write_ln304' <Predicate = (TAPS_NUM_5_loc_load == 6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_65 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln191 = br void" [../channel_code/channel_gen.cpp:191]   --->   Operation 477 'br' 'br_ln191' <Predicate = (TAPS_NUM_5_loc_load == 6)> <Delay = 0.00>
ST_65 : Operation 478 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_76, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 478 'write' 'write_ln304' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_65 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln164 = br void" [../channel_code/channel_gen.cpp:164]   --->   Operation 479 'br' 'br_ln164' <Predicate = (TAPS_NUM_5_loc_load == 3)> <Delay = 0.00>
ST_65 : Operation 480 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_73, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 480 'write' 'write_ln304' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_65 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln138 = br void" [../channel_code/channel_gen.cpp:138]   --->   Operation 481 'br' 'br_ln138' <Predicate = (TAPS_NUM_5_loc_load == 2)> <Delay = 0.00>
ST_65 : Operation 482 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_82, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 482 'write' 'write_ln304' <Predicate = (TAPS_NUM_5_loc_load != 1 & TAPS_NUM_5_loc_load != 2 & TAPS_NUM_5_loc_load != 3 & TAPS_NUM_5_loc_load != 6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_65 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 483 'br' 'br_ln0' <Predicate = (TAPS_NUM_5_loc_load != 1 & TAPS_NUM_5_loc_load != 2 & TAPS_NUM_5_loc_load != 3 & TAPS_NUM_5_loc_load != 6)> <Delay = 0.00>
ST_65 : Operation 484 [1/1] (1.00ns)   --->   "%j_3 = add i31 %select_ln736, i31 1" [../channel_code/channel_gen.cpp:96]   --->   Operation 484 'add' 'j_3' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 485 [1/1] (0.42ns)   --->   "%store_ln95 = store i63 %add_ln95, i63 %indvar_flatten" [../channel_code/channel_gen.cpp:95]   --->   Operation 485 'store' 'store_ln95' <Predicate = true> <Delay = 0.42>
ST_65 : Operation 486 [1/1] (0.42ns)   --->   "%store_ln96 = store i31 %j_3, i31 %j" [../channel_code/channel_gen.cpp:96]   --->   Operation 486 'store' 'store_ln96' <Predicate = true> <Delay = 0.42>
ST_65 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi44ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit2188"   --->   Operation 487 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 66 <SV = 59> <Delay = 1.06>
ST_66 : Operation 488 [1/1] (0.00ns)   --->   "%i_V_19 = phi i2 %add_ln870_1, void %.split60127, i2 0, void %.lr.ph3849.preheader" [../channel_code/channel_gen.cpp:151]   --->   Operation 488 'phi' 'i_V_19' <Predicate = (and_ln148)> <Delay = 0.00>
ST_66 : Operation 489 [1/1] (0.44ns)   --->   "%icmp_ln1057_2 = icmp_eq  i2 %i_V_19, i2 3"   --->   Operation 489 'icmp' 'icmp_ln1057_2' <Predicate = (and_ln148)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 490 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 490 'speclooptripcount' 'empty_91' <Predicate = (and_ln148)> <Delay = 0.00>
ST_66 : Operation 491 [1/1] (0.54ns)   --->   "%add_ln870_1 = add i2 %i_V_19, i2 1"   --->   Operation 491 'add' 'add_ln870_1' <Predicate = (and_ln148)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln1057_2, void %.split60, void %._crit_edge3845.loopexit._crit_edge.loopexit" [../channel_code/channel_gen.cpp:149]   --->   Operation 492 'br' 'br_ln149' <Predicate = (and_ln148)> <Delay = 0.00>
ST_66 : Operation 493 [2/2] (0.62ns)   --->   "%call_ln150 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:150]   --->   Operation 493 'call' 'call_ln150' <Predicate = (and_ln148 & !icmp_ln1057_2)> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3845.loopexit._crit_edge"   --->   Operation 494 'br' 'br_ln0' <Predicate = (and_ln148 & icmp_ln1057_2)> <Delay = 0.00>
ST_66 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %cmp_i_i3313814, void %._crit_edge3855, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader" [../channel_code/channel_gen.cpp:154]   --->   Operation 495 'br' 'br_ln154' <Predicate = (icmp_ln1057_2) | (!and_ln148)> <Delay = 0.00>
ST_66 : Operation 496 [1/1] (0.00ns)   --->   "%n_3taps_V_2_load = load i22 %n_3taps_V_2"   --->   Operation 496 'load' 'n_3taps_V_2_load' <Predicate = (cmp_i_i3313814 & icmp_ln1057_2) | (cmp_i_i3313814 & !and_ln148)> <Delay = 0.00>
ST_66 : Operation 497 [1/1] (0.00ns)   --->   "%n_3taps_V_2_2_load = load i22 %n_3taps_V_2_2"   --->   Operation 497 'load' 'n_3taps_V_2_2_load' <Predicate = (cmp_i_i3313814 & icmp_ln1057_2) | (cmp_i_i3313814 & !and_ln148)> <Delay = 0.00>
ST_66 : Operation 498 [1/1] (0.00ns)   --->   "%n_3taps_V_2_1_load = load i22 %n_3taps_V_2_1"   --->   Operation 498 'load' 'n_3taps_V_2_1_load' <Predicate = (cmp_i_i3313814 & icmp_ln1057_2) | (cmp_i_i3313814 & !and_ln148)> <Delay = 0.00>
ST_66 : Operation 499 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_load_3 = load i22 %conv_i_i_i205_le3926"   --->   Operation 499 'load' 'conv_i_i_i205_le3926_load_3' <Predicate = (cmp_i_i3313814 & icmp_ln1057_2) | (cmp_i_i3313814 & !and_ln148)> <Delay = 0.00>
ST_66 : Operation 500 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_load_3 = load i22 %conv_i_i_i131_le3933"   --->   Operation 500 'load' 'conv_i_i_i131_le3933_load_3' <Predicate = (cmp_i_i3313814 & icmp_ln1057_2) | (cmp_i_i3313814 & !and_ln148)> <Delay = 0.00>
ST_66 : Operation 501 [2/2] (0.42ns)   --->   "%call_ln340 = call void @channel_gen_Pipeline_VITIS_LOOP_154_9, i22 %conv_i_i_i131_le3933_load_3, i22 %conv_i_i_i205_le3926_load_3, i22 %n_3taps_V_2_load, i22 %n_3taps_V_2_2_load, i22 %n_3taps_V_2_1_load, i22 %p_Result_34, i22 %x_real_3taps_V_1_2_loc_load, i22 %x_real_3taps_V_2_2_loc_load, i22 %p_Result_35, i22 %x_imag_3taps_V_1_2_loc_load, i22 %x_imag_3taps_V_2_2_loc_load, i22 %lhs_V_14_loc, i22 %lhs_V_12_loc"   --->   Operation 501 'call' 'call_ln340' <Predicate = (cmp_i_i3313814 & icmp_ln1057_2) | (cmp_i_i3313814 & !and_ln148)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 60> <Delay = 0.00>
ST_67 : Operation 502 [1/2] (0.00ns)   --->   "%call_ln150 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:150]   --->   Operation 502 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 61> <Delay = 1.83>
ST_68 : Operation 503 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../channel_code/channel_gen.cpp:18]   --->   Operation 503 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 504 [1/1] (1.83ns)   --->   "%n_3taps_V_0 = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 504 'read' 'n_3taps_V_0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_68 : Operation 505 [1/1] (0.58ns)   --->   "%switch_ln151 = switch i2 %i_V_19, void %branch26, i2 0, void %.split60..split60127_crit_edge, i2 1, void %branch25" [../channel_code/channel_gen.cpp:151]   --->   Operation 505 'switch' 'switch_ln151' <Predicate = true> <Delay = 0.58>
ST_68 : Operation 506 [1/1] (0.00ns)   --->   "%store_ln151 = store i22 %n_3taps_V_0, i22 %n_3taps_V_2_2" [../channel_code/channel_gen.cpp:151]   --->   Operation 506 'store' 'store_ln151' <Predicate = (i_V_19 == 1)> <Delay = 0.00>
ST_68 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln151 = br void %.split60127" [../channel_code/channel_gen.cpp:151]   --->   Operation 507 'br' 'br_ln151' <Predicate = (i_V_19 == 1)> <Delay = 0.00>
ST_68 : Operation 508 [1/1] (0.00ns)   --->   "%store_ln151 = store i22 %n_3taps_V_0, i22 %n_3taps_V_2" [../channel_code/channel_gen.cpp:151]   --->   Operation 508 'store' 'store_ln151' <Predicate = (i_V_19 == 0)> <Delay = 0.00>
ST_68 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln151 = br void %.split60127" [../channel_code/channel_gen.cpp:151]   --->   Operation 509 'br' 'br_ln151' <Predicate = (i_V_19 == 0)> <Delay = 0.00>
ST_68 : Operation 510 [1/1] (0.00ns)   --->   "%store_ln151 = store i22 %n_3taps_V_0, i22 %n_3taps_V_2_1" [../channel_code/channel_gen.cpp:151]   --->   Operation 510 'store' 'store_ln151' <Predicate = (i_V_19 != 0 & i_V_19 != 1)> <Delay = 0.00>
ST_68 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln151 = br void %.split60127" [../channel_code/channel_gen.cpp:151]   --->   Operation 511 'br' 'br_ln151' <Predicate = (i_V_19 != 0 & i_V_19 != 1)> <Delay = 0.00>
ST_68 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3849"   --->   Operation 512 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 69 <SV = 60> <Delay = 0.44>
ST_69 : Operation 513 [1/2] (0.44ns)   --->   "%call_ln340 = call void @channel_gen_Pipeline_VITIS_LOOP_154_9, i22 %conv_i_i_i131_le3933_load_3, i22 %conv_i_i_i205_le3926_load_3, i22 %n_3taps_V_2_load, i22 %n_3taps_V_2_2_load, i22 %n_3taps_V_2_1_load, i22 %p_Result_34, i22 %x_real_3taps_V_1_2_loc_load, i22 %x_real_3taps_V_2_2_loc_load, i22 %p_Result_35, i22 %x_imag_3taps_V_1_2_loc_load, i22 %x_imag_3taps_V_2_2_loc_load, i22 %lhs_V_14_loc, i22 %lhs_V_12_loc"   --->   Operation 513 'call' 'call_ln340' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 61> <Delay = 1.48>
ST_70 : Operation 514 [1/1] (0.00ns)   --->   "%lhs_V_14_loc_load = load i22 %lhs_V_14_loc"   --->   Operation 514 'load' 'lhs_V_14_loc_load' <Predicate = (cmp_i_i3313814)> <Delay = 0.00>
ST_70 : Operation 515 [1/1] (0.00ns)   --->   "%lhs_V_12_loc_load = load i22 %lhs_V_12_loc"   --->   Operation 515 'load' 'lhs_V_12_loc_load' <Predicate = (cmp_i_i3313814)> <Delay = 0.00>
ST_70 : Operation 516 [1/1] (0.57ns)   --->   "%store_ln0 = store i22 %lhs_V_14_loc_load, i22 %conv_i_i_i131_le3933"   --->   Operation 516 'store' 'store_ln0' <Predicate = (cmp_i_i3313814)> <Delay = 0.57>
ST_70 : Operation 517 [1/1] (0.57ns)   --->   "%store_ln0 = store i22 %lhs_V_12_loc_load, i22 %conv_i_i_i205_le3926"   --->   Operation 517 'store' 'store_ln0' <Predicate = (cmp_i_i3313814)> <Delay = 0.57>
ST_70 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3855"   --->   Operation 518 'br' 'br_ln0' <Predicate = (cmp_i_i3313814)> <Delay = 0.00>
ST_70 : Operation 519 [1/1] (0.00ns)   --->   "%data_temp_i_V_load_3 = load i32 %data_temp_i_V"   --->   Operation 519 'load' 'data_temp_i_V_load_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 520 [1/1] (0.00ns)   --->   "%data_temp_r_V_load_3 = load i32 %data_temp_r_V"   --->   Operation 520 'load' 'data_temp_r_V_load_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 521 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_load_4 = load i22 %conv_i_i_i205_le3926"   --->   Operation 521 'load' 'conv_i_i_i205_le3926_load_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 522 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_load_4 = load i22 %conv_i_i_i131_le3933"   --->   Operation 522 'load' 'conv_i_i_i131_le3933_load_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 523 [1/1] (0.91ns)   --->   "%random_temp_r_V_2 = add i22 %conv_i_i_i205_le3926_load_4, i22 %random_num_value_real_V"   --->   Operation 523 'add' 'random_temp_r_V_2' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 524 [1/1] (0.91ns)   --->   "%random_temp_i_V_2 = add i22 %conv_i_i_i131_le3933_load_4, i22 %random_num_value_imag_V"   --->   Operation 524 'add' 'random_temp_i_V_2' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 525 [1/1] (0.00ns)   --->   "%p_Result_74 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_r_V_load_3, i22 %random_temp_r_V_2, i32 0, i32 21"   --->   Operation 525 'partset' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 526 [1/1] (0.00ns)   --->   "%p_Result_75 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_i_V_load_3, i22 %random_temp_i_V_2, i32 0, i32 21"   --->   Operation 526 'partset' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 527 [1/1] (0.00ns)   --->   "%p_Result_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_74, i32 %p_Result_75"   --->   Operation 527 'bitconcatenate' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 528 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_76, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 528 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_70 : Operation 529 [1/1] (0.00ns)   --->   "%store_ln164 = store i22 %x_imag_3taps_V_2_2_loc_load, i22 %x_imag_3taps_V_2_1" [../channel_code/channel_gen.cpp:164]   --->   Operation 529 'store' 'store_ln164' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 530 [1/1] (0.00ns)   --->   "%store_ln164 = store i22 %x_imag_3taps_V_1_2_loc_load, i22 %x_imag_3taps_V_1_1" [../channel_code/channel_gen.cpp:164]   --->   Operation 530 'store' 'store_ln164' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 531 [1/1] (0.42ns)   --->   "%store_ln164 = store i22 %p_Result_35, i22 %p_Result_22" [../channel_code/channel_gen.cpp:164]   --->   Operation 531 'store' 'store_ln164' <Predicate = true> <Delay = 0.42>
ST_70 : Operation 532 [1/1] (0.00ns)   --->   "%store_ln164 = store i22 %x_real_3taps_V_2_2_loc_load, i22 %x_real_3taps_V_2_1" [../channel_code/channel_gen.cpp:164]   --->   Operation 532 'store' 'store_ln164' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 533 [1/1] (0.00ns)   --->   "%store_ln164 = store i22 %x_real_3taps_V_1_2_loc_load, i22 %x_real_3taps_V_1_1" [../channel_code/channel_gen.cpp:164]   --->   Operation 533 'store' 'store_ln164' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 534 [1/1] (0.42ns)   --->   "%store_ln164 = store i22 %p_Result_34, i22 %p_Result_21" [../channel_code/channel_gen.cpp:164]   --->   Operation 534 'store' 'store_ln164' <Predicate = true> <Delay = 0.42>
ST_70 : Operation 535 [1/1] (0.57ns)   --->   "%store_ln164 = store i32 %p_Result_74, i32 %data_temp_r_V" [../channel_code/channel_gen.cpp:164]   --->   Operation 535 'store' 'store_ln164' <Predicate = true> <Delay = 0.57>
ST_70 : Operation 536 [1/1] (0.57ns)   --->   "%store_ln164 = store i32 %p_Result_75, i32 %data_temp_i_V" [../channel_code/channel_gen.cpp:164]   --->   Operation 536 'store' 'store_ln164' <Predicate = true> <Delay = 0.57>

State 71 <SV = 59> <Delay = 1.32>
ST_71 : Operation 537 [1/1] (0.00ns)   --->   "%i_V_11 = phi i2 %add_ln870, void %.split66, i2 0, void %.lr.ph3865.preheader"   --->   Operation 537 'phi' 'i_V_11' <Predicate = (and_ln122)> <Delay = 0.00>
ST_71 : Operation 538 [1/1] (0.44ns)   --->   "%icmp_ln1057_1 = icmp_eq  i2 %i_V_11, i2 2"   --->   Operation 538 'icmp' 'icmp_ln1057_1' <Predicate = (and_ln122)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 539 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 539 'speclooptripcount' 'empty_90' <Predicate = (and_ln122)> <Delay = 0.00>
ST_71 : Operation 540 [1/1] (0.54ns)   --->   "%add_ln870 = add i2 %i_V_11, i2 1"   --->   Operation 540 'add' 'add_ln870' <Predicate = (and_ln122)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln1057_1, void %.split66, void %._crit_edge3861.loopexit._crit_edge.loopexit" [../channel_code/channel_gen.cpp:123]   --->   Operation 541 'br' 'br_ln123' <Predicate = (and_ln122)> <Delay = 0.00>
ST_71 : Operation 542 [2/2] (0.62ns)   --->   "%call_ln124 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:124]   --->   Operation 542 'call' 'call_ln124' <Predicate = (and_ln122 & !icmp_ln1057_1)> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i2 %i_V_11" [../channel_code/channel_gen.cpp:125]   --->   Operation 543 'trunc' 'trunc_ln125' <Predicate = (and_ln122 & !icmp_ln1057_1)> <Delay = 0.00>
ST_71 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3861.loopexit._crit_edge"   --->   Operation 544 'br' 'br_ln0' <Predicate = (and_ln122 & icmp_ln1057_1)> <Delay = 0.00>
ST_71 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %cmp_i_i3313814, void %._crit_edge3871, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader" [../channel_code/channel_gen.cpp:128]   --->   Operation 545 'br' 'br_ln128' <Predicate = (icmp_ln1057_1) | (!and_ln122)> <Delay = 0.00>
ST_71 : Operation 546 [1/1] (0.00ns)   --->   "%n_2taps_V_1_load_1 = load i22 %n_2taps_V_1"   --->   Operation 546 'load' 'n_2taps_V_1_load_1' <Predicate = (cmp_i_i3313814 & icmp_ln1057_1) | (cmp_i_i3313814 & !and_ln122)> <Delay = 0.00>
ST_71 : Operation 547 [1/1] (0.00ns)   --->   "%n_2taps_V_1_3_load_1 = load i22 %n_2taps_V_1_3"   --->   Operation 547 'load' 'n_2taps_V_1_3_load_1' <Predicate = (cmp_i_i3313814 & icmp_ln1057_1) | (cmp_i_i3313814 & !and_ln122)> <Delay = 0.00>
ST_71 : Operation 548 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_load_1 = load i22 %conv_i_i_i205_le3926"   --->   Operation 548 'load' 'conv_i_i_i205_le3926_load_1' <Predicate = (cmp_i_i3313814 & icmp_ln1057_1) | (cmp_i_i3313814 & !and_ln122)> <Delay = 0.00>
ST_71 : Operation 549 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_load_1 = load i22 %conv_i_i_i131_le3933"   --->   Operation 549 'load' 'conv_i_i_i131_le3933_load_1' <Predicate = (cmp_i_i3313814 & icmp_ln1057_1) | (cmp_i_i3313814 & !and_ln122)> <Delay = 0.00>
ST_71 : Operation 550 [2/2] (0.87ns)   --->   "%call_ln340 = call void @channel_gen_Pipeline_VITIS_LOOP_128_6, i22 %conv_i_i_i131_le3933_load_1, i22 %conv_i_i_i205_le3926_load_1, i22 %n_2taps_V_1_3_load_1, i22 %n_2taps_V_1_load_1, i22 %x_real_2taps_V_1_2_loc_load, i22 %p_Result_32, i22 %x_imag_2taps_V_1_2_loc_load, i22 %p_Result_33, i22 %lhs_V_10_loc, i22 %lhs_V_8_loc"   --->   Operation 550 'call' 'call_ln340' <Predicate = (cmp_i_i3313814 & icmp_ln1057_1) | (cmp_i_i3313814 & !and_ln122)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 60> <Delay = 0.00>
ST_72 : Operation 551 [1/2] (0.00ns)   --->   "%call_ln124 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:124]   --->   Operation 551 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 61> <Delay = 2.18>
ST_73 : Operation 552 [1/1] (0.00ns)   --->   "%n_2taps_V_1_load = load i22 %n_2taps_V_1" [../channel_code/channel_gen.cpp:125]   --->   Operation 552 'load' 'n_2taps_V_1_load' <Predicate = (trunc_ln125)> <Delay = 0.00>
ST_73 : Operation 553 [1/1] (0.00ns)   --->   "%n_2taps_V_1_3_load = load i22 %n_2taps_V_1_3" [../channel_code/channel_gen.cpp:125]   --->   Operation 553 'load' 'n_2taps_V_1_3_load' <Predicate = (!trunc_ln125)> <Delay = 0.00>
ST_73 : Operation 554 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../channel_code/channel_gen.cpp:18]   --->   Operation 554 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 555 [1/1] (1.83ns)   --->   "%tmp_62 = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 555 'read' 'tmp_62' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_73 : Operation 556 [1/1] (0.34ns)   --->   "%n_2taps_V_1_5 = select i1 %trunc_ln125, i22 %tmp_62, i22 %n_2taps_V_1_3_load" [../channel_code/channel_gen.cpp:125]   --->   Operation 556 'select' 'n_2taps_V_1_5' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 557 [1/1] (0.34ns)   --->   "%n_2taps_V_1_6 = select i1 %trunc_ln125, i22 %n_2taps_V_1_load, i22 %tmp_62" [../channel_code/channel_gen.cpp:125]   --->   Operation 557 'select' 'n_2taps_V_1_6' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 558 [1/1] (0.00ns)   --->   "%store_ln125 = store i22 %n_2taps_V_1_5, i22 %n_2taps_V_1_3" [../channel_code/channel_gen.cpp:125]   --->   Operation 558 'store' 'store_ln125' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 559 [1/1] (0.00ns)   --->   "%store_ln125 = store i22 %n_2taps_V_1_6, i22 %n_2taps_V_1" [../channel_code/channel_gen.cpp:125]   --->   Operation 559 'store' 'store_ln125' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3865"   --->   Operation 560 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 74 <SV = 60> <Delay = 0.00>
ST_74 : Operation 561 [1/2] (0.00ns)   --->   "%call_ln340 = call void @channel_gen_Pipeline_VITIS_LOOP_128_6, i22 %conv_i_i_i131_le3933_load_1, i22 %conv_i_i_i205_le3926_load_1, i22 %n_2taps_V_1_3_load_1, i22 %n_2taps_V_1_load_1, i22 %x_real_2taps_V_1_2_loc_load, i22 %p_Result_32, i22 %x_imag_2taps_V_1_2_loc_load, i22 %p_Result_33, i22 %lhs_V_10_loc, i22 %lhs_V_8_loc"   --->   Operation 561 'call' 'call_ln340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 61> <Delay = 1.48>
ST_75 : Operation 562 [1/1] (0.00ns)   --->   "%lhs_V_10_loc_load = load i22 %lhs_V_10_loc"   --->   Operation 562 'load' 'lhs_V_10_loc_load' <Predicate = (cmp_i_i3313814)> <Delay = 0.00>
ST_75 : Operation 563 [1/1] (0.00ns)   --->   "%lhs_V_8_loc_load = load i22 %lhs_V_8_loc"   --->   Operation 563 'load' 'lhs_V_8_loc_load' <Predicate = (cmp_i_i3313814)> <Delay = 0.00>
ST_75 : Operation 564 [1/1] (0.57ns)   --->   "%store_ln0 = store i22 %lhs_V_10_loc_load, i22 %conv_i_i_i131_le3933"   --->   Operation 564 'store' 'store_ln0' <Predicate = (cmp_i_i3313814)> <Delay = 0.57>
ST_75 : Operation 565 [1/1] (0.57ns)   --->   "%store_ln0 = store i22 %lhs_V_8_loc_load, i22 %conv_i_i_i205_le3926"   --->   Operation 565 'store' 'store_ln0' <Predicate = (cmp_i_i3313814)> <Delay = 0.57>
ST_75 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3871"   --->   Operation 566 'br' 'br_ln0' <Predicate = (cmp_i_i3313814)> <Delay = 0.00>
ST_75 : Operation 567 [1/1] (0.00ns)   --->   "%data_temp_i_V_load_2 = load i32 %data_temp_i_V"   --->   Operation 567 'load' 'data_temp_i_V_load_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 568 [1/1] (0.00ns)   --->   "%data_temp_r_V_load_2 = load i32 %data_temp_r_V"   --->   Operation 568 'load' 'data_temp_r_V_load_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 569 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_load_2 = load i22 %conv_i_i_i205_le3926"   --->   Operation 569 'load' 'conv_i_i_i205_le3926_load_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 570 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_load_2 = load i22 %conv_i_i_i131_le3933"   --->   Operation 570 'load' 'conv_i_i_i131_le3933_load_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 571 [1/1] (0.91ns)   --->   "%random_temp_r_V_1 = add i22 %conv_i_i_i205_le3926_load_2, i22 %random_num_value_real_V"   --->   Operation 571 'add' 'random_temp_r_V_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 572 [1/1] (0.91ns)   --->   "%random_temp_i_V_1 = add i22 %conv_i_i_i131_le3933_load_2, i22 %random_num_value_imag_V"   --->   Operation 572 'add' 'random_temp_i_V_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 573 [1/1] (0.00ns)   --->   "%p_Result_71 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_r_V_load_2, i22 %random_temp_r_V_1, i32 0, i32 21"   --->   Operation 573 'partset' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 574 [1/1] (0.00ns)   --->   "%p_Result_72 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_i_V_load_2, i22 %random_temp_i_V_1, i32 0, i32 21"   --->   Operation 574 'partset' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 575 [1/1] (0.00ns)   --->   "%p_Result_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_71, i32 %p_Result_72"   --->   Operation 575 'bitconcatenate' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 576 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_73, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 576 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_75 : Operation 577 [1/1] (0.00ns)   --->   "%store_ln138 = store i22 %x_imag_2taps_V_1_2_loc_load, i22 %x_imag_2taps_V_1_1" [../channel_code/channel_gen.cpp:138]   --->   Operation 577 'store' 'store_ln138' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 578 [1/1] (0.42ns)   --->   "%store_ln138 = store i22 %p_Result_33, i22 %p_Result_20" [../channel_code/channel_gen.cpp:138]   --->   Operation 578 'store' 'store_ln138' <Predicate = true> <Delay = 0.42>
ST_75 : Operation 579 [1/1] (0.00ns)   --->   "%store_ln138 = store i22 %x_real_2taps_V_1_2_loc_load, i22 %x_real_2taps_V_1_1" [../channel_code/channel_gen.cpp:138]   --->   Operation 579 'store' 'store_ln138' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 580 [1/1] (0.42ns)   --->   "%store_ln138 = store i22 %p_Result_32, i22 %p_Result_s" [../channel_code/channel_gen.cpp:138]   --->   Operation 580 'store' 'store_ln138' <Predicate = true> <Delay = 0.42>
ST_75 : Operation 581 [1/1] (0.57ns)   --->   "%store_ln138 = store i32 %p_Result_71, i32 %data_temp_r_V" [../channel_code/channel_gen.cpp:138]   --->   Operation 581 'store' 'store_ln138' <Predicate = true> <Delay = 0.57>
ST_75 : Operation 582 [1/1] (0.57ns)   --->   "%store_ln138 = store i32 %p_Result_72, i32 %data_temp_i_V" [../channel_code/channel_gen.cpp:138]   --->   Operation 582 'store' 'store_ln138' <Predicate = true> <Delay = 0.57>

State 76 <SV = 57> <Delay = 0.00>
ST_76 : Operation 583 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_70, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 583 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_76 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln112 = br void" [../channel_code/channel_gen.cpp:112]   --->   Operation 584 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>

State 77 <SV = 57> <Delay = 0.00>
ST_77 : Operation 585 [1/2] (0.00ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_194_13, i4 %i_V, i22 %x_real_9taps_V, i22 %x_imag_9taps_V"   --->   Operation 585 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 58> <Delay = 0.67>
ST_78 : Operation 586 [1/1] (0.00ns)   --->   "%empty_97 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 586 'read' 'empty_97' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_78 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_66 = extractvalue i84 %empty_97"   --->   Operation 587 'extractvalue' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 588 [1/1] (0.00ns)   --->   "%p_Result_23 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_66, i32 32, i32 53"   --->   Operation 588 'partselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 589 [1/1] (0.67ns)   --->   "%store_ln340 = store i22 %p_Result_23, i4 %x_real_9taps_V_addr"   --->   Operation 589 'store' 'store_ln340' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_78 : Operation 590 [1/1] (0.00ns)   --->   "%p_Result_24 = trunc i64 %tmp_66"   --->   Operation 590 'trunc' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 591 [1/1] (0.67ns)   --->   "%store_ln340 = store i22 %p_Result_24, i4 %x_imag_9taps_V_addr"   --->   Operation 591 'store' 'store_ln340' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_78 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln122, void %.lr.ph3822, void %.lr.ph3817.preheader" [../channel_code/channel_gen.cpp:201]   --->   Operation 592 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 593 [1/1] (0.42ns)   --->   "%br_ln1057 = br void %.lr.ph3817"   --->   Operation 593 'br' 'br_ln1057' <Predicate = (icmp_ln122)> <Delay = 0.42>

State 79 <SV = 59> <Delay = 2.41>
ST_79 : Operation 594 [1/1] (0.00ns)   --->   "%i_V_9 = phi i4 %i_V_18, void %.split72, i4 0, void %.lr.ph3817.preheader"   --->   Operation 594 'phi' 'i_V_9' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_79 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln1057 = zext i4 %i_V_9"   --->   Operation 595 'zext' 'zext_ln1057' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_79 : Operation 596 [1/1] (0.99ns)   --->   "%icmp_ln1057 = icmp_slt  i32 %zext_ln1057, i32 %TAPS_NUM_5_loc_load"   --->   Operation 596 'icmp' 'icmp_ln1057' <Predicate = (icmp_ln122)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 597 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 597 'speclooptripcount' 'empty_93' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_79 : Operation 598 [1/1] (0.79ns)   --->   "%i_V_18 = add i4 %i_V_9, i4 1"   --->   Operation 598 'add' 'i_V_18' <Predicate = (icmp_ln122)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln1057, void %.lr.ph3822.loopexit, void %.split72" [../channel_code/channel_gen.cpp:202]   --->   Operation 599 'br' 'br_ln202' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_79 : Operation 600 [2/2] (0.62ns)   --->   "%call_ln203 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:203]   --->   Operation 600 'call' 'call_ln203' <Predicate = (icmp_ln122 & icmp_ln1057)> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3822"   --->   Operation 601 'br' 'br_ln0' <Predicate = (icmp_ln122 & !icmp_ln1057)> <Delay = 0.00>
ST_79 : Operation 602 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_load = load i22 %conv_i_i_i205_le3926"   --->   Operation 602 'load' 'conv_i_i_i205_le3926_load' <Predicate = (!icmp_ln1057) | (!icmp_ln122)> <Delay = 0.00>
ST_79 : Operation 603 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_load = load i22 %conv_i_i_i131_le3933"   --->   Operation 603 'load' 'conv_i_i_i131_le3933_load' <Predicate = (!icmp_ln1057) | (!icmp_ln122)> <Delay = 0.00>
ST_79 : Operation 604 [2/2] (1.42ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_207_15, i22 %conv_i_i_i131_le3933_load, i22 %conv_i_i_i205_le3926_load, i31 %empty_85, i22 %n_9taps_V, i22 %x_real_9taps_V, i22 %x_imag_9taps_V, i22 %lhs_V_6_loc, i22 %lhs_V_loc, i15 %weight_9taps"   --->   Operation 604 'call' 'call_ln0' <Predicate = (!icmp_ln1057) | (!icmp_ln122)> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 60> <Delay = 0.00>
ST_80 : Operation 605 [1/2] (0.00ns)   --->   "%call_ln203 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/channel_gen.cpp:203]   --->   Operation 605 'call' 'call_ln203' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 61> <Delay = 2.51>
ST_81 : Operation 606 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../channel_code/channel_gen.cpp:18]   --->   Operation 606 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 607 [1/1] (1.83ns)   --->   "%tmp_53 = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 607 'read' 'tmp_53' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_81 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %i_V_9"   --->   Operation 608 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 609 [1/1] (0.00ns)   --->   "%n_9taps_V_addr = getelementptr i22 %n_9taps_V, i64 0, i64 %zext_ln573" [../channel_code/channel_gen.cpp:204]   --->   Operation 609 'getelementptr' 'n_9taps_V_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 610 [1/1] (0.67ns)   --->   "%store_ln204 = store i22 %tmp_53, i4 %n_9taps_V_addr" [../channel_code/channel_gen.cpp:204]   --->   Operation 610 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_81 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3817"   --->   Operation 611 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 82 <SV = 60> <Delay = 1.42>
ST_82 : Operation 612 [1/2] (1.42ns)   --->   "%call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_207_15, i22 %conv_i_i_i131_le3933_load, i22 %conv_i_i_i205_le3926_load, i31 %empty_85, i22 %n_9taps_V, i22 %x_real_9taps_V, i22 %x_imag_9taps_V, i22 %lhs_V_6_loc, i22 %lhs_V_loc, i15 %weight_9taps"   --->   Operation 612 'call' 'call_ln0' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 61> <Delay = 1.48>
ST_83 : Operation 613 [1/1] (0.00ns)   --->   "%data_temp_i_V_load_1 = load i32 %data_temp_i_V"   --->   Operation 613 'load' 'data_temp_i_V_load_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 614 [1/1] (0.00ns)   --->   "%data_temp_r_V_load_1 = load i32 %data_temp_r_V"   --->   Operation 614 'load' 'data_temp_r_V_load_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 615 [1/1] (0.00ns)   --->   "%lhs_V_6_loc_load = load i22 %lhs_V_6_loc"   --->   Operation 615 'load' 'lhs_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 616 [1/1] (0.00ns)   --->   "%lhs_V_loc_load = load i22 %lhs_V_loc"   --->   Operation 616 'load' 'lhs_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 617 [1/1] (0.91ns)   --->   "%random_temp_r_V_4 = add i22 %lhs_V_loc_load, i22 %random_num_value_real_V"   --->   Operation 617 'add' 'random_temp_r_V_4' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 618 [1/1] (0.91ns)   --->   "%random_temp_i_V_4 = add i22 %lhs_V_6_loc_load, i22 %random_num_value_imag_V"   --->   Operation 618 'add' 'random_temp_i_V_4' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 619 [1/1] (0.00ns)   --->   "%p_Result_80 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_r_V_load_1, i22 %random_temp_r_V_4, i32 0, i32 21"   --->   Operation 619 'partset' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 620 [1/1] (0.00ns)   --->   "%p_Result_81 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_i_V_load_1, i22 %random_temp_i_V_4, i32 0, i32 21"   --->   Operation 620 'partset' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 621 [1/1] (0.00ns)   --->   "%p_Result_82 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_80, i32 %p_Result_81"   --->   Operation 621 'bitconcatenate' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 622 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_82, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 622 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_83 : Operation 623 [1/1] (0.57ns)   --->   "%store_ln0 = store i22 %lhs_V_6_loc_load, i22 %conv_i_i_i131_le3933"   --->   Operation 623 'store' 'store_ln0' <Predicate = true> <Delay = 0.57>
ST_83 : Operation 624 [1/1] (0.57ns)   --->   "%store_ln0 = store i22 %lhs_V_loc_load, i22 %conv_i_i_i205_le3926"   --->   Operation 624 'store' 'store_ln0' <Predicate = true> <Delay = 0.57>
ST_83 : Operation 625 [1/1] (0.57ns)   --->   "%store_ln414 = store i32 %p_Result_80, i32 %data_temp_r_V"   --->   Operation 625 'store' 'store_ln414' <Predicate = true> <Delay = 0.57>
ST_83 : Operation 626 [1/1] (0.57ns)   --->   "%store_ln414 = store i32 %p_Result_81, i32 %data_temp_i_V"   --->   Operation 626 'store' 'store_ln414' <Predicate = true> <Delay = 0.57>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.1ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'channel_gen_Pipeline_VITIS_LOOP_60_1' [86]  (1.1 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.48ns
The critical path consists of the following:
	'load' operation ('pilot_width_3_loc_load') on local variable 'pilot_width_3_loc' [90]  (0 ns)
	'sdiv' operation ('div94') [146]  (1.48 ns)

 <State 5>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div94') [146]  (1.48 ns)

 <State 6>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div94') [146]  (1.48 ns)

 <State 7>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div94') [146]  (1.48 ns)

 <State 8>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div94') [146]  (1.48 ns)

 <State 9>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div94') [146]  (1.48 ns)

 <State 10>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div94') [146]  (1.48 ns)

 <State 11>: 10.6ns
The critical path consists of the following:
	'load' operation ('SNR_7_loc_load') on local variable 'SNR_7_loc' [93]  (0 ns)
	'sitodp' operation ('conv', ../channel_code/channel_gen.cpp:92) [95]  (10.6 ns)

 <State 12>: 10.6ns
The critical path consists of the following:
	'sitodp' operation ('conv', ../channel_code/channel_gen.cpp:92) [95]  (10.6 ns)

 <State 13>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('y', ../channel_code/channel_gen.cpp:92) [96]  (13.6 ns)

 <State 14>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('y', ../channel_code/channel_gen.cpp:92) [96]  (13.6 ns)

 <State 15>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('y', ../channel_code/channel_gen.cpp:92) [96]  (13.6 ns)

 <State 16>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('y', ../channel_code/channel_gen.cpp:92) [96]  (13.6 ns)

 <State 17>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('y', ../channel_code/channel_gen.cpp:92) [96]  (13.6 ns)

 <State 18>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('y', ../channel_code/channel_gen.cpp:92) [96]  (13.6 ns)

 <State 19>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('y', ../channel_code/channel_gen.cpp:92) [96]  (13.6 ns)

 <State 20>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('y', ../channel_code/channel_gen.cpp:92) [96]  (13.6 ns)

 <State 21>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('y', ../channel_code/channel_gen.cpp:92) [96]  (13.6 ns)

 <State 22>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('y', ../channel_code/channel_gen.cpp:92) [96]  (13.6 ns)

 <State 23>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('y', ../channel_code/channel_gen.cpp:92) [96]  (13.6 ns)

 <State 24>: 10.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [97]  (10.3 ns)

 <State 25>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_s', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [97]  (14.1 ns)

 <State 26>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_s', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [97]  (14.1 ns)

 <State 27>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_s', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [97]  (14.1 ns)

 <State 28>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_s', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [97]  (14.1 ns)

 <State 29>: 8.86ns
The critical path consists of the following:
	'call' operation ('tmp_s', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [97]  (8.86 ns)

 <State 30>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', ../channel_code/channel_gen.cpp:92) [98]  (14.1 ns)

 <State 31>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', ../channel_code/channel_gen.cpp:92) [98]  (14.1 ns)

 <State 32>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', ../channel_code/channel_gen.cpp:92) [98]  (14.1 ns)

 <State 33>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', ../channel_code/channel_gen.cpp:92) [98]  (14.1 ns)

 <State 34>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', ../channel_code/channel_gen.cpp:92) [98]  (14.1 ns)

 <State 35>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', ../channel_code/channel_gen.cpp:92) [98]  (14.1 ns)

 <State 36>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', ../channel_code/channel_gen.cpp:92) [98]  (14.1 ns)

 <State 37>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', ../channel_code/channel_gen.cpp:92) [98]  (14.1 ns)

 <State 38>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', ../channel_code/channel_gen.cpp:92) [98]  (14.1 ns)

 <State 39>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', ../channel_code/channel_gen.cpp:92) [98]  (14.1 ns)

 <State 40>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('v', ../channel_code/channel_gen.cpp:92) [99]  (13.6 ns)

 <State 41>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('v', ../channel_code/channel_gen.cpp:92) [99]  (13.6 ns)

 <State 42>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('v', ../channel_code/channel_gen.cpp:92) [99]  (13.6 ns)

 <State 43>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('v', ../channel_code/channel_gen.cpp:92) [99]  (13.6 ns)

 <State 44>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('v', ../channel_code/channel_gen.cpp:92) [99]  (13.6 ns)

 <State 45>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('v', ../channel_code/channel_gen.cpp:92) [99]  (13.6 ns)

 <State 46>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('v', ../channel_code/channel_gen.cpp:92) [99]  (13.6 ns)

 <State 47>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('v', ../channel_code/channel_gen.cpp:92) [99]  (13.6 ns)

 <State 48>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('v', ../channel_code/channel_gen.cpp:92) [99]  (13.6 ns)

 <State 49>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('v', ../channel_code/channel_gen.cpp:92) [99]  (13.6 ns)

 <State 50>: 13.6ns
The critical path consists of the following:
	'ddiv' operation ('v', ../channel_code/channel_gen.cpp:92) [99]  (13.6 ns)

 <State 51>: 6.03ns
The critical path consists of the following:
	'sub' operation ('F2') [111]  (0.809 ns)
	'icmp' operation ('icmp_ln590') [113]  (0.849 ns)
	'select' operation ('sh_amt') [116]  (0.375 ns)
	'icmp' operation ('icmp_ln594') [120]  (0.976 ns)
	'and' operation ('and_ln594') [134]  (0 ns)
	'select' operation ('select_ln580_1') [140]  (1.51 ns)
	'select' operation ('select_ln580_3') [142]  (1.18 ns)
	'select' operation ('sqrt_No.V') [144]  (0.342 ns)

 <State 52>: 1.75ns
The critical path consists of the following:
	'load' operation ('j', ../channel_code/channel_gen.cpp:96) on local variable 'j' [194]  (0 ns)
	'icmp' operation ('icmp_ln96', ../channel_code/channel_gen.cpp:96) [197]  (0.991 ns)
	'select' operation ('select_ln736') [203]  (0.418 ns)
	blocking operation 0.345 ns on control path)

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 1.84ns
The critical path consists of the following:
	fifo read operation ('tmp.V', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'random_num', ../channel_code/channel_gen.cpp:42 (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [207]  (1.84 ns)

 <State 55>: 0.623ns
The critical path consists of the following:
	'call' operation ('call_ln99', ../channel_code/channel_gen.cpp:99) to 'rand' [223]  (0.623 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 13.4ns
The critical path consists of the following:
	fifo read operation ('tmp.V', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'random_num', ../channel_code/channel_gen.cpp:42 (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [224]  (1.84 ns)
	'mul' operation ('r.V') [226]  (2.7 ns)
	'mul' operation ('mul_ln1201_1') [229]  (4.12 ns)
	'sub' operation ('sub_ln1201_2') [230]  (1.51 ns)
	'select' operation ('select_ln1201_2') [234]  (0.419 ns)
	'sub' operation ('sub_ln1201_3') [236]  (1.03 ns)
	'select' operation ('random_num_value_imag.V') [239]  (0.342 ns)
	'add' operation ('random_temp_i.V') [450]  (0.914 ns)
	'store' operation ('store_ln112', ../channel_code/channel_gen.cpp:112) of variable '__Result__' on local variable 'data_temp_i.V' [456]  (0.574 ns)

 <State 58>: 0.721ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'channel_gen_Pipeline_VITIS_LOOP_115_4' [380]  (0.721 ns)

 <State 59>: 0.677ns
The critical path consists of the following:
	axis read operation ('empty_96') on port 'data_in_V_data_V' [243]  (0 ns)
	'store' operation ('store_ln340') of variable '__Result__' on array 'x_real_6taps.V', ../channel_code/channel_gen.cpp:32 [246]  (0.677 ns)

 <State 60>: 1.21ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('add_ln870_2') [255]  (0 ns)
	'add' operation ('add_ln870_2') [259]  (0.673 ns)
	blocking operation 0.534 ns on control path)

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 2.52ns
The critical path consists of the following:
	fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'random_num', ../channel_code/channel_gen.cpp:42 (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [264]  (1.84 ns)
	'store' operation ('store_ln178', ../channel_code/channel_gen.cpp:178) of variable 'tmp', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145 on array 'n_6taps.V', ../channel_code/channel_gen.cpp:34 [266]  (0.677 ns)

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 1.49ns
The critical path consists of the following:
	'load' operation ('conv_i_i_i205_le3926_load_6') on local variable 'conv_i_i_i205_le3926' [286]  (0 ns)
	'add' operation ('random_temp_r.V') [288]  (0.914 ns)
	'store' operation ('store_ln191', ../channel_code/channel_gen.cpp:191) of variable '__Result__' on local variable 'data_temp_r.V' [294]  (0.574 ns)

 <State 65>: 1.43ns
The critical path consists of the following:
	'add' operation ('j', ../channel_code/channel_gen.cpp:96) [506]  (1.01 ns)
	'store' operation ('store_ln96', ../channel_code/channel_gen.cpp:96) of variable 'j', ../channel_code/channel_gen.cpp:96 on local variable 'j' [508]  (0.427 ns)

 <State 66>: 1.07ns
The critical path consists of the following:
	'call' operation ('call_ln150', ../channel_code/channel_gen.cpp:150) to 'rand' [325]  (0.623 ns)
	blocking operation 0.446 ns on control path)

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 1.84ns
The critical path consists of the following:
	fifo read operation ('n_3taps.V[0]', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'random_num', ../channel_code/channel_gen.cpp:42 (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [326]  (1.84 ns)
	'store' operation ('store_ln151', ../channel_code/channel_gen.cpp:151) of variable 'n_3taps.V[0]', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145 on local variable 'n_3taps.V[2]' [329]  (0 ns)

 <State 69>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln340') to 'channel_gen_Pipeline_VITIS_LOOP_154_9' [349]  (0.446 ns)

 <State 70>: 1.49ns
The critical path consists of the following:
	'load' operation ('conv_i_i_i205_le3926_load_4') on local variable 'conv_i_i_i205_le3926' [358]  (0 ns)
	'add' operation ('random_temp_r.V') [360]  (0.914 ns)
	'store' operation ('store_ln164', ../channel_code/channel_gen.cpp:164) of variable '__Result__' on local variable 'data_temp_r.V' [372]  (0.574 ns)

 <State 71>: 1.32ns
The critical path consists of the following:
	'load' operation ('n_2taps_V_1_load_1') on local variable 'n_2taps.V[1]' [414]  (0 ns)
	'call' operation ('call_ln340') to 'channel_gen_Pipeline_VITIS_LOOP_128_6' [418]  (0.877 ns)
	blocking operation 0.446 ns on control path)

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 2.18ns
The critical path consists of the following:
	fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'random_num', ../channel_code/channel_gen.cpp:42 (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [402]  (1.84 ns)
	'select' operation ('n_2taps.V[1]', ../channel_code/channel_gen.cpp:125) [404]  (0.342 ns)

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 1.49ns
The critical path consists of the following:
	'load' operation ('conv_i_i_i205_le3926_load_2') on local variable 'conv_i_i_i205_le3926' [427]  (0 ns)
	'add' operation ('random_temp_r.V') [429]  (0.914 ns)
	'store' operation ('store_ln138', ../channel_code/channel_gen.cpp:138) of variable '__Result__' on local variable 'data_temp_r.V' [439]  (0.574 ns)

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 0.677ns
The critical path consists of the following:
	axis read operation ('empty_97') on port 'data_in_V_data_V' [460]  (0 ns)
	'store' operation ('store_ln340') of variable '__Result__' on array 'x_real_9taps.V', ../channel_code/channel_gen.cpp:36 [463]  (0.677 ns)

 <State 79>: 2.42ns
The critical path consists of the following:
	'load' operation ('conv_i_i_i205_le3926_load') on local variable 'conv_i_i_i205_le3926' [489]  (0 ns)
	'call' operation ('call_ln0') to 'channel_gen_Pipeline_VITIS_LOOP_207_15' [491]  (1.42 ns)
	blocking operation 0.991 ns on control path)

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 2.52ns
The critical path consists of the following:
	fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'random_num', ../channel_code/channel_gen.cpp:42 (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [479]  (1.84 ns)
	'store' operation ('store_ln204', ../channel_code/channel_gen.cpp:204) of variable 'tmp', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145 on array 'n_9taps.V', ../channel_code/channel_gen.cpp:38 [482]  (0.677 ns)

 <State 82>: 1.42ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'channel_gen_Pipeline_VITIS_LOOP_207_15' [491]  (1.42 ns)

 <State 83>: 1.49ns
The critical path consists of the following:
	'load' operation ('lhs_V_loc_load') on local variable 'lhs_V_loc' [493]  (0 ns)
	'add' operation ('random_temp_r.V') [494]  (0.914 ns)
	'store' operation ('store_ln414') of variable '__Result__' on local variable 'data_temp_r.V' [502]  (0.574 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
