Fitter report for de0_cyclone3
Tue Jun 07 16:56:17 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|ALTSYNCRAM
 30. |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_hqf1:auto_generated|ALTSYNCRAM
 31. |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_l771:auto_generated|ALTSYNCRAM
 32. |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_fhc1:auto_generated|ALTSYNCRAM
 33. Other Routing Usage Summary
 34. LAB Logic Elements
 35. LAB-wide Signals
 36. LAB Signals Sourced
 37. LAB Signals Sourced Out
 38. LAB Distinct Inputs
 39. I/O Rules Summary
 40. I/O Rules Details
 41. I/O Rules Matrix
 42. Fitter Device Options
 43. Operating Settings and Conditions
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Tue Jun 07 16:56:17 2016            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; de0_cyclone3                                     ;
; Top-level Entity Name              ; de0_cyclone3                                     ;
; Family                             ; Cyclone III                                      ;
; Device                             ; EP3C16F484C6                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 2,917 / 15,408 ( 19 % )                          ;
;     Total combinational functions  ; 2,508 / 15,408 ( 16 % )                          ;
;     Dedicated logic registers      ; 1,875 / 15,408 ( 12 % )                          ;
; Total registers                    ; 1943                                             ;
; Total pins                         ; 54 / 347 ( 16 % )                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 44,032 / 516,096 ( 9 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                                  ;
; Total PLLs                         ; 2 / 4 ( 50 % )                                   ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.4%      ;
+----------------------------+-------------+


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+------------------+-------------------------------+
; Pin Name         ; Reason                        ;
+------------------+-------------------------------+
; DRAM_CAS_N       ; Incomplete set of assignments ;
; DRAM_CKE         ; Incomplete set of assignments ;
; DRAM_CS_N        ; Incomplete set of assignments ;
; DRAM_LDQM        ; Incomplete set of assignments ;
; DRAM_UDQM        ; Incomplete set of assignments ;
; DRAM_BA_0        ; Incomplete set of assignments ;
; DRAM_BA_1        ; Incomplete set of assignments ;
; DRAM_RAS_N       ; Incomplete set of assignments ;
; DRAM_WE_N        ; Incomplete set of assignments ;
; DRAM_CLK         ; Incomplete set of assignments ;
; UART_TXD         ; Incomplete set of assignments ;
; CMV_CLK_IN       ; Incomplete set of assignments ;
; CMV_SYS_RES_N    ; Incomplete set of assignments ;
; CMV_SPI_IN       ; Incomplete set of assignments ;
; CMV_SPI_CLK      ; Incomplete set of assignments ;
; CMV_SPI_EN       ; Incomplete set of assignments ;
; DRAM_ADDR[11]    ; Incomplete set of assignments ;
; DRAM_ADDR[10]    ; Incomplete set of assignments ;
; DRAM_ADDR[9]     ; Incomplete set of assignments ;
; DRAM_ADDR[8]     ; Incomplete set of assignments ;
; DRAM_ADDR[7]     ; Incomplete set of assignments ;
; DRAM_ADDR[6]     ; Incomplete set of assignments ;
; DRAM_ADDR[5]     ; Incomplete set of assignments ;
; DRAM_ADDR[4]     ; Incomplete set of assignments ;
; DRAM_ADDR[3]     ; Incomplete set of assignments ;
; DRAM_ADDR[2]     ; Incomplete set of assignments ;
; DRAM_ADDR[1]     ; Incomplete set of assignments ;
; DRAM_ADDR[0]     ; Incomplete set of assignments ;
; DRAM_DQ[15]      ; Incomplete set of assignments ;
; DRAM_DQ[14]      ; Incomplete set of assignments ;
; DRAM_DQ[13]      ; Incomplete set of assignments ;
; DRAM_DQ[12]      ; Incomplete set of assignments ;
; DRAM_DQ[11]      ; Incomplete set of assignments ;
; DRAM_DQ[10]      ; Incomplete set of assignments ;
; DRAM_DQ[9]       ; Incomplete set of assignments ;
; DRAM_DQ[8]       ; Incomplete set of assignments ;
; DRAM_DQ[7]       ; Incomplete set of assignments ;
; DRAM_DQ[6]       ; Incomplete set of assignments ;
; DRAM_DQ[5]       ; Incomplete set of assignments ;
; DRAM_DQ[4]       ; Incomplete set of assignments ;
; DRAM_DQ[3]       ; Incomplete set of assignments ;
; DRAM_DQ[2]       ; Incomplete set of assignments ;
; DRAM_DQ[1]       ; Incomplete set of assignments ;
; DRAM_DQ[0]       ; Incomplete set of assignments ;
; CMV_LVDS_OUTCH01 ; Incomplete set of assignments ;
; KEY[2]           ; Incomplete set of assignments ;
; CMV_LVDS_OUTCH09 ; Incomplete set of assignments ;
; CMV_LVDS_OUTCTR  ; Incomplete set of assignments ;
; KEY[0]           ; Incomplete set of assignments ;
; CLOCK_50         ; Incomplete set of assignments ;
; CMV_LVDS_CLK     ; Incomplete set of assignments ;
; KEY[1]           ; Incomplete set of assignments ;
; CMV_SPI_OUT      ; Incomplete set of assignments ;
; UART_RXD         ; Incomplete set of assignments ;
+------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                               ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                              ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[0]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                           ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[1]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                           ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[2]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                           ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[3]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                           ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[4]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                           ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[5]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                           ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[6]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                           ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[7]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                           ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[8]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                           ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[9]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                           ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[10]                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                          ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[11]                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                          ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_bank[0]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA_1~output                                                                                                                                                                                                                              ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_bank[1]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA_0~output                                                                                                                                                                                                                              ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[0]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[0]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                              ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[0]                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[1]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[1]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[1]                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[2]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[2]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[2]                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[3]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                              ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_cmd[3]                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[0]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[0]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[1]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[1]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[2]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[2]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[3]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[3]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[4]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[4]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[5]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[5]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[6]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[6]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[7]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[7]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[8]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[8]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[9]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[9]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                             ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[10]                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                                                                                                  ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[10]                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                            ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[11]                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                                                  ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[11]                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                            ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[12]                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                                                  ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[12]                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                            ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[13]                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                                                  ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[13]                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                            ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[14]                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                                                  ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[14]                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                            ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[15]                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                                                  ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[15]                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                            ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_dqm[0]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                              ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_dqm[1]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                              ; I                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                            ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_1                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                          ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_1                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                            ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_1                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_2                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                          ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_2                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                            ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_2                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_3                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                          ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_3                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                            ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_3                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_4                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                          ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_4                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                            ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_4                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_5                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                          ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_5                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                            ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_5                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_6                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                          ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_6                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                             ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_6                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_7                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                          ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_7                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                             ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_7                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_8                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                          ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_8                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                             ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_8                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_9                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                         ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_9                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                             ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_9                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_10                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                         ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_10                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                             ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_10                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_11                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                         ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_11                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                             ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_11                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_12                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                         ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_12                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                             ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_12                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_13                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                         ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_13                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                             ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_13                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_14                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                         ; Q                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_14                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                             ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_14                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_15                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                             ; OE               ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_15                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                               ;                  ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[0]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                              ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[1]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                              ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[2]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                              ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[3]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                              ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[4]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                              ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[5]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                              ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[6]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                              ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[7]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                              ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[8]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                              ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[9]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                              ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[10]                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                             ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[11]                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                             ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[12]                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                             ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[13]                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                             ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[14]                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                             ; O                ;                       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[15]                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                             ; O                ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                   ;
+-----------------------------+--------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity           ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+--------------------------+--------------+------------------+---------------+----------------------------+
; PLL Compensation            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg*      ; ON            ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[0]    ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[10]   ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[11]   ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[12]   ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[13]   ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[14]   ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[15]   ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[16]   ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[1]    ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[2]    ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[3]    ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[4]    ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[5]    ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[6]    ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[7]    ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[8]    ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_h_reg[9]    ; HIGH          ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[0]    ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[10]   ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[11]   ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[12]   ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[13]   ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[14]   ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[15]   ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[16]   ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[1]    ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[2]    ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[3]    ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[4]    ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[5]    ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[6]    ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[7]    ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[8]    ; LOW           ; Compiler or HDL Assignment ;
; LVDS_RX_REGISTER            ; altlvds_rx0_lvds_ddio_in ;              ; ddio_l_reg[9]    ; LOW           ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_sdram_controller    ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_sdram_controller    ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+--------------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 4719 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 4719 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 4445    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 258     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 16      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/output_files/de0_cyclone3.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,917 / 15,408 ( 19 % )   ;
;     -- Combinational with no register       ; 1042                      ;
;     -- Register only                        ; 409                       ;
;     -- Combinational with a register        ; 1466                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1245                      ;
;     -- 3 input functions                    ; 841                       ;
;     -- <=2 input functions                  ; 422                       ;
;     -- Register only                        ; 409                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2318                      ;
;     -- arithmetic mode                      ; 190                       ;
;                                             ;                           ;
; Total registers*                            ; 1,943 / 17,068 ( 11 % )   ;
;     -- Dedicated logic registers            ; 1,875 / 15,408 ( 12 % )   ;
;     -- I/O registers                        ; 68 / 1,660 ( 4 % )        ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 223 / 963 ( 23 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 54 / 347 ( 16 % )         ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 9                         ;
; M9Ks                                        ; 9 / 56 ( 16 % )           ;
; Total block memory bits                     ; 44,032 / 516,096 ( 9 % )  ;
; Total block memory implementation bits      ; 82,944 / 516,096 ( 16 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )           ;
; PLLs                                        ; 2 / 4 ( 50 % )            ;
; Global clocks                               ; 9 / 20 ( 45 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 6% / 6% / 7%              ;
; Peak interconnect usage (total/H/V)         ; 28% / 27% / 31%           ;
; Maximum fan-out                             ; 1624                      ;
; Highest non-global fan-out                  ; 86                        ;
; Total fan-out                               ; 15567                     ;
; Average fan-out                             ; 3.19                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                  ; Low                            ;
;                                              ;                       ;                      ;                                ;
; Total logic elements                         ; 2744 / 15408 ( 18 % ) ; 173 / 15408 ( 1 % )  ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register        ; 966                   ; 76                   ; 0                              ;
;     -- Register only                         ; 397                   ; 12                   ; 0                              ;
;     -- Combinational with a register         ; 1381                  ; 85                   ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                      ;                                ;
;     -- 4 input functions                     ; 1174                  ; 71                   ; 0                              ;
;     -- 3 input functions                     ; 792                   ; 49                   ; 0                              ;
;     -- <=2 input functions                   ; 381                   ; 41                   ; 0                              ;
;     -- Register only                         ; 397                   ; 12                   ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Logic elements by mode                       ;                       ;                      ;                                ;
;     -- normal mode                           ; 2165                  ; 153                  ; 0                              ;
;     -- arithmetic mode                       ; 182                   ; 8                    ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Total registers                              ; 1846                  ; 97                   ; 0                              ;
;     -- Dedicated logic registers             ; 1778 / 15408 ( 12 % ) ; 97 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                         ; 136                   ; 0                    ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Total LABs:  partially or completely used    ; 207 / 963 ( 21 % )    ; 16 / 963 ( 2 % )     ; 0 / 963 ( 0 % )                ;
;                                              ;                       ;                      ;                                ;
; Virtual pins                                 ; 0                     ; 0                    ; 0                              ;
; I/O pins                                     ; 54                    ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Total memory bits                            ; 44032                 ; 0                    ; 0                              ;
; Total RAM block bits                         ; 82944                 ; 0                    ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 2 / 4 ( 50 % )                 ;
; M9K                                          ; 9 / 56 ( 16 % )       ; 0 / 56 ( 0 % )       ; 0 / 56 ( 0 % )                 ;
; Clock control block                          ; 6 / 24 ( 25 % )       ; 0 / 24 ( 0 % )       ; 4 / 24 ( 16 % )                ;
; Double Data Rate I/O output circuitry        ; 36 / 336 ( 10 % )     ; 0 / 336 ( 0 % )      ; 0 / 336 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 336 ( 4 % )      ; 0 / 336 ( 0 % )      ; 0 / 336 ( 0 % )                ;
;                                              ;                       ;                      ;                                ;
; Connections                                  ;                       ;                      ;                                ;
;     -- Input Connections                     ; 2059                  ; 141                  ; 4                              ;
;     -- Registered Input Connections          ; 1864                  ; 107                  ; 0                              ;
;     -- Output Connections                    ; 256                   ; 173                  ; 1775                           ;
;     -- Registered Output Connections         ; 4                     ; 172                  ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Internal Connections                         ;                       ;                      ;                                ;
;     -- Total Connections                     ; 14867                 ; 1025                 ; 1790                           ;
;     -- Registered Connections                ; 7616                  ; 716                  ; 0                              ;
;                                              ;                       ;                      ;                                ;
; External Connections                         ;                       ;                      ;                                ;
;     -- Top                                   ; 224                   ; 312                  ; 1779                           ;
;     -- sld_hub:auto_hub                      ; 312                   ; 2                    ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 1779                  ; 0                    ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Partition Interface                          ;                       ;                      ;                                ;
;     -- Input Ports                           ; 50                    ; 23                   ; 4                              ;
;     -- Output Ports                          ; 35                    ; 40                   ; 4                              ;
;     -- Bidir Ports                           ; 16                    ; 0                    ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Registered Ports                             ;                       ;                      ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 29                   ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Port Connectivity                            ;                       ;                      ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 9                    ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 1                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 1                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 26                   ; 0                              ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50         ; G2    ; 1        ; 0            ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; CMV_LVDS_CLK     ; A12   ; 7        ; 19           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; CMV_LVDS_OUTCH01 ; Y10   ; 3        ; 19           ; 0            ; 7            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; CMV_LVDS_OUTCH09 ; AB10  ; 3        ; 21           ; 0            ; 28           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; CMV_LVDS_OUTCTR  ; AA14  ; 4        ; 23           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; CMV_SPI_OUT      ; D10   ; 8        ; 16           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; KEY[0]           ; R7    ; 2        ; 0            ; 2            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; KEY[1]           ; AB11  ; 3        ; 21           ; 0            ; 14           ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; KEY[2]           ; G1    ; 1        ; 0            ; 14           ; 7            ; 143                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; UART_RXD         ; U11   ; 3        ; 19           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CMV_CLK_IN    ; AB5   ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CMV_SPI_CLK   ; G11   ; 8        ; 14           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CMV_SPI_EN    ; H2    ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CMV_SPI_IN    ; H11   ; 8        ; 19           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CMV_SYS_RES_N ; E7    ; 8        ; 3            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[0]  ; N20   ; 5        ; 41           ; 12           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[10] ; B14   ; 7        ; 23           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[11] ; E14   ; 7        ; 28           ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[1]  ; E13   ; 7        ; 23           ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[2]  ; K21   ; 6        ; 41           ; 19           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[3]  ; D13   ; 7        ; 23           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[4]  ; A14   ; 7        ; 23           ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[5]  ; N17   ; 5        ; 41           ; 12           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[6]  ; B16   ; 7        ; 28           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[7]  ; B13   ; 7        ; 21           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[8]  ; C13   ; 7        ; 23           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[9]  ; B15   ; 7        ; 26           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_BA_0     ; F11   ; 7        ; 21           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_BA_1     ; E11   ; 7        ; 21           ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CAS_N    ; P22   ; 5        ; 41           ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CKE      ; A3    ; 8        ; 3            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CLK      ; AA3   ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CS_N     ; P20   ; 5        ; 41           ; 10           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_LDQM     ; A13   ; 7        ; 21           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_RAS_N    ; M5    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_UDQM     ; E12   ; 7        ; 21           ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_WE_N     ; R21   ; 5        ; 41           ; 10           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; UART_TXD      ; T11   ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                  ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------------------------------------------------------------------+---------------------+
; DRAM_DQ[0]  ; A7    ; 8        ; 11           ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_15 ; -                   ;
; DRAM_DQ[10] ; B7    ; 8        ; 11           ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_5  ; -                   ;
; DRAM_DQ[11] ; B10   ; 8        ; 16           ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_4  ; -                   ;
; DRAM_DQ[12] ; A8    ; 8        ; 14           ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_3  ; -                   ;
; DRAM_DQ[13] ; E9    ; 8        ; 11           ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_2  ; -                   ;
; DRAM_DQ[14] ; B8    ; 8        ; 14           ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_1  ; -                   ;
; DRAM_DQ[15] ; E10   ; 8        ; 16           ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe               ; -                   ;
; DRAM_DQ[1]  ; J2    ; 1        ; 0            ; 20           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_14 ; -                   ;
; DRAM_DQ[2]  ; A6    ; 8        ; 11           ; 29           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_13 ; -                   ;
; DRAM_DQ[3]  ; J4    ; 1        ; 0            ; 21           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_12 ; -                   ;
; DRAM_DQ[4]  ; A10   ; 8        ; 16           ; 29           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_11 ; -                   ;
; DRAM_DQ[5]  ; B9    ; 8        ; 14           ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_10 ; -                   ;
; DRAM_DQ[6]  ; A9    ; 8        ; 16           ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_9  ; -                   ;
; DRAM_DQ[7]  ; J1    ; 1        ; 0            ; 20           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_8  ; -                   ;
; DRAM_DQ[8]  ; C10   ; 8        ; 14           ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_7  ; -                   ;
; DRAM_DQ[9]  ; H1    ; 1        ; 0            ; 21           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_6  ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L5       ; TDI                                      ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; L2       ; TCK                                      ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; L1       ; TMS                                      ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; L4       ; TDO                                      ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; L3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R16n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R16p, CLKUSR                      ; Use as regular IO        ; DRAM_ADDR[2]            ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T23n, PADD3                       ; Use as regular IO        ; DRAM_ADDR[11]           ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                       ; Use as regular IO        ; DRAM_ADDR[9]            ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T19n, PADD7                       ; Use as regular IO        ; DRAM_ADDR[8]            ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T19p, PADD8                       ; Use as regular IO        ; DRAM_ADDR[3]            ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T18n, PADD9                       ; Use as regular IO        ; DRAM_ADDR[4]            ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                      ; Use as regular IO        ; DRAM_ADDR[10]           ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                      ; Use as regular IO        ; DRAM_LDQM               ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; DRAM_ADDR[7]            ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                      ; Use as regular IO        ; DRAM_BA_1               ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T16p, PADD14                      ; Use as regular IO        ; DRAM_BA_0               ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T14p, PADD15                      ; Use as regular IO        ; DRAM_DQ[11]             ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T13n, PADD16                      ; Use as regular IO        ; DRAM_DQ[6]              ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; DRAM_DQ[5]              ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO        ; DRAM_DQ[12]             ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO        ; DRAM_DQ[14]             ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO        ; DRAM_DQ[0]              ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO        ; DRAM_DQ[10]             ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T10n, PADD19                      ; Use as regular IO        ; DRAM_DQ[2]              ; Dual Purpose Pin          ;
; A3       ; DIFFIO_T3n, DATA10                       ; Use as regular IO        ; DRAM_CKE                ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 33 ( 33 % ) ; 2.5V          ; --           ;
; 2        ; 2 / 48 ( 4 % )   ; 2.5V          ; --           ;
; 3        ; 7 / 46 ( 15 % )  ; 2.5V          ; --           ;
; 4        ; 1 / 41 ( 2 % )   ; 2.5V          ; --           ;
; 5        ; 5 / 46 ( 11 % )  ; 2.5V          ; --           ;
; 6        ; 2 / 43 ( 5 % )   ; 2.5V          ; --           ;
; 7        ; 14 / 47 ( 30 % ) ; 2.5V          ; --           ;
; 8        ; 17 / 43 ( 40 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; DRAM_CKE                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; DRAM_DQ[2]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 334        ; 8        ; DRAM_DQ[0]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 332        ; 8        ; DRAM_DQ[12]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 328        ; 8        ; DRAM_DQ[6]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 326        ; 8        ; DRAM_DQ[4]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; CMV_LVDS_CLK                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 314        ; 7        ; DRAM_LDQM                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 312        ; 7        ; DRAM_ADDR[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 298        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; DRAM_CLK                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 140        ; 4        ; CMV_LVDS_OUTCTR                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 151        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; CMV_CLK_IN                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 133        ; 3        ; CMV_LVDS_OUTCH09                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 152        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 337        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; DRAM_DQ[10]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 333        ; 8        ; DRAM_DQ[14]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 329        ; 8        ; DRAM_DQ[5]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 327        ; 8        ; DRAM_DQ[11]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; DRAM_ADDR[7]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 313        ; 7        ; DRAM_ADDR[10]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 308        ; 7        ; DRAM_ADDR[9]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 299        ; 7        ; DRAM_ADDR[6]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; DRAM_DQ[8]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; DRAM_ADDR[8]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; CMV_SPI_OUT                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; DRAM_ADDR[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; CMV_SYS_RES_N                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; DRAM_DQ[13]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 325        ; 8        ; DRAM_DQ[15]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 317        ; 7        ; DRAM_BA_1                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 316        ; 7        ; DRAM_UDQM                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 311        ; 7        ; DRAM_ADDR[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 301        ; 7        ; DRAM_ADDR[11]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; DRAM_BA_0                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; KEY[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 38         ; 1        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 341        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 331        ; 8        ; CMV_SPI_CLK                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 305        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; DRAM_DQ[9]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 25         ; 1        ; CMV_SPI_EN                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; CMV_SPI_IN                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; DRAM_DQ[7]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 28         ; 1        ; DRAM_DQ[1]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J4       ; 24         ; 1        ; DRAM_DQ[3]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; DRAM_ADDR[2]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 34         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 33         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; DRAM_RAS_N                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 214        ; 5        ; DRAM_ADDR[5]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 212        ; 5        ; DRAM_ADDR[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; DRAM_CS_N                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 210        ; 5        ; DRAM_CAS_N                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; DRAM_WE_N                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 206        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 125        ; 3        ; UART_TXD                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 128        ; 3        ; UART_RXD                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 142        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 158        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; CMV_LVDS_OUTCH01                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|pll ; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; cmv_controller_inst|inst1|altpll_component|pll                               ; cmv_controller_inst|inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PLL mode                      ; Normal                                                                       ; Source Synchronous                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Compensate clock              ; clock0                                                                       ; clock0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Compensated input/output pins ; --                                                                           ; CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCTR, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH09, CMV_LVDS_OUTCTR, CMV_LVDS_OUTCH01, CMV_LVDS_OUTCH09 ;
; Switchover type               ; --                                                                           ; --                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Input frequency 0             ; 50.0 MHz                                                                     ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Input frequency 1             ; --                                                                           ; --                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                                     ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Nominal VCO frequency         ; 650.2 MHz                                                                    ; 599.9 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; VCO post scale K counter      ; 2                                                                            ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; VCO frequency control         ; Auto                                                                         ; Auto                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; VCO phase shift step          ; 192 ps                                                                       ; 208 ps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; VCO multiply                  ; --                                                                           ; --                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; VCO divide                    ; --                                                                           ; --                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Freq min lock                 ; 23.08 MHz                                                                    ; 50.01 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Freq max lock                 ; 50.02 MHz                                                                    ; 108.37 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; M VCO Tap                     ; 1                                                                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; M Initial                     ; 1                                                                            ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; M value                       ; 13                                                                           ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; N value                       ; 1                                                                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Charge pump current           ; setting 1                                                                    ; setting 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Loop filter resistance        ; setting 27                                                                   ; setting 27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Loop filter capacitance       ; setting 0                                                                    ; setting 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                           ; 1.03 MHz to 1.97 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Bandwidth type                ; Medium                                                                       ; Medium                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Real time reconfigurable      ; Off                                                                          ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Scan chain MIF file           ; --                                                                           ; --                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Preserve PLL counter order    ; Off                                                                          ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PLL location                  ; PLL_1                                                                        ; PLL_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Inclk0 signal                 ; CLOCK_50                                                                     ; CMV_LVDS_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Inclk1 signal                 ; --                                                                           ; --                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                                ; Dedicated Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Inclk1 signal type            ; --                                                                           ; --                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------------------+
; Name                                                                                                                                                              ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------------------+
; cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|_clk0                                                                                    ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.46 (192 ps)    ; 50/50      ; C1      ; 13            ; 7/6 Odd    ; --            ; 1       ; 1       ; cmv_controller_inst|inst1|altpll_component|pll|clk[0]                                 ;
; cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|_clk1                                                                                    ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -3 (-192 ps)   ; 3.46 (192 ps)    ; 50/50      ; C0      ; 13            ; 7/6 Odd    ; --            ; 1       ; 0       ; cmv_controller_inst|inst1|altpll_component|pll|clk[1]                                 ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock              ; clock0       ; 1    ; 1   ; 100.0 MHz        ; -90 (-2500 ps) ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; cmv_controller_inst|inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|wire_lvds_rx_pll_clk[1] ; clock1       ; 1    ; 5   ; 20.0 MHz         ; -18 (-2500 ps) ; 1.50 (208 ps)    ; 50/50      ; C1      ; 30            ; 15/15 Even ; --            ; 1       ; 0       ; cmv_controller_inst|inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |de0_cyclone3                                                                                                                                                      ; 2917 (1)    ; 1875 (0)                  ; 68 (68)       ; 44032       ; 9    ; 0            ; 0       ; 0         ; 54   ; 0            ; 1042 (1)     ; 409 (0)           ; 1466 (0)         ; |de0_cyclone3                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |cmv_controller:cmv_controller_inst|                                                                                                                            ; 2743 (0)    ; 1778 (0)                  ; 0 (0)         ; 44032       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 965 (0)      ; 397 (0)           ; 1381 (0)         ; |de0_cyclone3|cmv_controller:cmv_controller_inst                                                                                                                                                                                                                                                                                   ; work         ;
;       |altpll0:inst1|                                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|altpll0:inst1                                                                                                                                                                                                                                                                     ; work         ;
;          |altpll:altpll_component|                                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component                                                                                                                                                                                                                                             ; work         ;
;       |lvds_decoder:inst|                                                                                                                                          ; 166 (0)     ; 148 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 106 (0)           ; 42 (1)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst                                                                                                                                                                                                                                                                 ; work         ;
;          |altlvds_rx0:inst6|                                                                                                                                       ; 166 (0)     ; 148 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 106 (0)           ; 42 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6                                                                                                                                                                                                                                               ; work         ;
;             |altlvds_rx:ALTLVDS_RX_component|                                                                                                                      ; 166 (0)     ; 148 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 106 (0)           ; 42 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component                                                                                                                                                                                                               ; work         ;
;                |altlvds_rx0_lvds_rx:auto_generated|                                                                                                                ; 166 (89)    ; 148 (89)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 106 (54)          ; 42 (2)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated                                                                                                                                                                            ; work         ;
;                   |altlvds_rx0_cntr:bitslip_cntr|                                                                                                                  ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_cntr:bitslip_cntr                                                                                                                                              ; work         ;
;                      |altlvds_rx0_cmpr:cmpr105|                                                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_cntr:bitslip_cntr|altlvds_rx0_cmpr:cmpr105                                                                                                                     ; work         ;
;                   |altlvds_rx0_dffpipe:h_dffpipe|                                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe                                                                                                                                              ; work         ;
;                   |altlvds_rx0_dffpipe:l_dffpipe|                                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:l_dffpipe                                                                                                                                              ; work         ;
;                   |altlvds_rx0_lvds_ddio_in:ddio_in|                                                                                                               ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in                                                                                                                                           ; work         ;
;                   |altlvds_rx0_mux:h_mux11a|                                                                                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux11a                                                                                                                                                   ; work         ;
;                   |altlvds_rx0_mux:h_mux59a|                                                                                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux59a                                                                                                                                                   ; work         ;
;                   |altlvds_rx0_mux:h_mux5a|                                                                                                                        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux5a                                                                                                                                                    ; work         ;
;                   |altlvds_rx0_mux:l_mux12a|                                                                                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux12a                                                                                                                                                   ; work         ;
;                   |altlvds_rx0_mux:l_mux60a|                                                                                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux60a                                                                                                                                                   ; work         ;
;                   |altlvds_rx0_mux:l_mux6a|                                                                                                                        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux6a                                                                                                                                                    ; work         ;
;       |nios:inst7|                                                                                                                                                 ; 2577 (0)    ; 1630 (0)                  ; 0 (0)         ; 44032       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 947 (0)      ; 291 (0)           ; 1339 (0)         ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7                                                                                                                                                                                                                                                                        ; nios         ;
;          |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                  ; nios         ;
;          |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                           ; nios         ;
;          |nios_CPU:cpu|                                                                                                                                            ; 1056 (664)  ; 592 (319)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 451 (332)    ; 49 (4)            ; 556 (329)        ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu                                                                                                                                                                                                                                                           ; nios         ;
;             |nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|                                                                                                            ; 391 (87)    ; 272 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (7)      ; 45 (0)            ; 227 (80)         ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci                                                                                                                                                                                                                 ; nios         ;
;                |nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|                                                                         ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 43 (0)            ; 53 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper                                                                                                                                       ; nios         ;
;                   |nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|                                                                        ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (37)           ; 10 (8)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk                                                               ; nios         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4          ; work         ;
;                   |nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|                                                                              ; 87 (83)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 4 (0)             ; 43 (43)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck                                                                     ; nios         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2                ; work         ;
;                   |sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy|                                                                                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy                                                                                 ; work         ;
;                |nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg|                                                                                           ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg                                                                                                                                                         ; nios         ;
;                |nios_CPU_nios2_oci_break:the_nios_CPU_nios2_oci_break|                                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_oci_break:the_nios_CPU_nios2_oci_break                                                                                                                                                           ; nios         ;
;                |nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug|                                                                                             ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 10 (9)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug                                                                                                                                                           ; nios         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                       ; work         ;
;                |nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|                                                                                                   ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 1 (1)             ; 48 (48)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem                                                                                                                                                                 ; nios         ;
;                   |nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram                                                                                                            ; nios         ;
;                      |altsyncram:the_altsyncram|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram|altsyncram:the_altsyncram                                                                                  ; work         ;
;                         |altsyncram_l771:auto_generated|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_l771:auto_generated                                                   ; work         ;
;             |nios_CPU_register_bank_a_module:nios_CPU_register_bank_a|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a                                                                                                                                                                                                  ; nios         ;
;                |altsyncram:the_altsyncram|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                        ; work         ;
;                   |altsyncram_hqf1:auto_generated|                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_hqf1:auto_generated                                                                                                                                         ; work         ;
;             |nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b                                                                                                                                                                                                  ; nios         ;
;                |altsyncram:the_altsyncram|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                        ; work         ;
;                   |altsyncram_iqf1:auto_generated|                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated                                                                                                                                         ; work         ;
;             |nios_CPU_test_bench:the_nios_CPU_test_bench|                                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_test_bench:the_nios_CPU_test_bench                                                                                                                                                                                                               ; nios         ;
;          |nios_addr_router:addr_router|                                                                                                                            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router:addr_router                                                                                                                                                                                                                                           ; nios         ;
;          |nios_addr_router_001:addr_router_001|                                                                                                                    ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001                                                                                                                                                                                                                                   ; nios         ;
;          |nios_cmd_xbar_demux:cmd_xbar_demux|                                                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                     ; nios         ;
;          |nios_cmd_xbar_demux:rsp_xbar_demux_001|                                                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                 ; nios         ;
;          |nios_cmd_xbar_demux:rsp_xbar_demux|                                                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                     ; nios         ;
;          |nios_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                                                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                             ; nios         ;
;          |nios_cmd_xbar_mux:cmd_xbar_mux_001|                                                                                                                      ; 54 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 51 (48)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                     ; nios         ;
;             |altera_merlin_arbitrator:arb|                                                                                                                         ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                        ; nios         ;
;          |nios_cmd_xbar_mux:cmd_xbar_mux|                                                                                                                          ; 54 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (35)      ; 0 (0)             ; 18 (15)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                         ; nios         ;
;             |altera_merlin_arbitrator:arb|                                                                                                                         ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; nios         ;
;          |nios_cpu_data_master_translator:cpu_data_master_translator|                                                                                              ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator                                                                                                                                                                                                             ; nios         ;
;             |altera_merlin_master_translator:cpu_data_master_translator|                                                                                           ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                  ; nios         ;
;          |nios_cpu_instruction_master_translator:cpu_instruction_master_translator|                                                                                ; 4 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 1 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_instruction_master_translator:cpu_instruction_master_translator                                                                                                                                                                                               ; nios         ;
;             |altera_merlin_master_translator:cpu_instruction_master_translator|                                                                                    ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                             ; nios         ;
;          |nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|                                                                                  ; 33 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 31 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                 ; nios         ;
;             |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                                                      ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 31 (31)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                 ; nios         ;
;          |nios_data_clk:data_clk|                                                                                                                                  ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 4 (4)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk:data_clk                                                                                                                                                                                                                                                 ; nios         ;
;          |nios_data_clk_s1_translator:data_clk_s1_translator|                                                                                                      ; 7 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator                                                                                                                                                                                                                     ; nios         ;
;             |altera_merlin_slave_translator:data_clk_s1_translator|                                                                                                ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator|altera_merlin_slave_translator:data_clk_s1_translator                                                                                                                                                               ; nios         ;
;          |nios_data_ctr:data_ch1|                                                                                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr:data_ch1                                                                                                                                                                                                                                                 ; nios         ;
;          |nios_data_ctr:data_ch9|                                                                                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr:data_ch9                                                                                                                                                                                                                                                 ; nios         ;
;          |nios_data_ctr:data_ctr|                                                                                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr:data_ctr                                                                                                                                                                                                                                                 ; nios         ;
;          |nios_data_ctr_s1_translator:data_ch1_s1_translator|                                                                                                      ; 17 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 9 (0)             ; 4 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ch1_s1_translator                                                                                                                                                                                                                     ; nios         ;
;             |altera_merlin_slave_translator:data_ctr_s1_translator|                                                                                                ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 9 (9)             ; 4 (4)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ch1_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator                                                                                                                                                               ; nios         ;
;          |nios_data_ctr_s1_translator:data_ch9_s1_translator|                                                                                                      ; 14 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 12 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ch9_s1_translator                                                                                                                                                                                                                     ; nios         ;
;             |altera_merlin_slave_translator:data_ctr_s1_translator|                                                                                                ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 12 (12)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ch9_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator                                                                                                                                                               ; nios         ;
;          |nios_data_ctr_s1_translator:data_ctr_s1_translator|                                                                                                      ; 18 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 12 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator                                                                                                                                                                                                                     ; nios         ;
;             |altera_merlin_slave_translator:data_ctr_s1_translator|                                                                                                ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 12 (12)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator                                                                                                                                                               ; nios         ;
;          |nios_jtag_uart:jtag_uart|                                                                                                                                ; 157 (39)    ; 104 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (16)      ; 17 (2)            ; 97 (20)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart                                                                                                                                                                                                                                               ; nios         ;
;             |alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|                                                                                                   ; 68 (68)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 15 (15)           ; 37 (37)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                            ; work         ;
;             |nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|                                                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r                                                                                                                                                                                           ; nios         ;
;                |scfifo:rfifo|                                                                                                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                              ; work         ;
;                   |scfifo_aq21:auto_generated|                                                                                                                     ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                   ; work         ;
;                      |a_dpfifo_h031:dpfifo|                                                                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                              ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                                                  ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                      ; work         ;
;                            |cntr_4n7:count_usedw|                                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                 ; work         ;
;                         |cntr_omb:rd_ptr_count|                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                        ; work         ;
;                         |cntr_omb:wr_ptr|                                                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                              ; work         ;
;                         |dpram_ek21:FIFOram|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                           ; work         ;
;                            |altsyncram_i0m1:altsyncram1|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                               ; work         ;
;             |nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|                                                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w                                                                                                                                                                                           ; nios         ;
;                |scfifo:wfifo|                                                                                                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                              ; work         ;
;                   |scfifo_aq21:auto_generated|                                                                                                                     ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                   ; work         ;
;                      |a_dpfifo_h031:dpfifo|                                                                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                              ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                                                  ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                      ; work         ;
;                            |cntr_4n7:count_usedw|                                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                 ; work         ;
;                         |cntr_omb:rd_ptr_count|                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                        ; work         ;
;                         |cntr_omb:wr_ptr|                                                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                              ; work         ;
;                         |dpram_ek21:FIFOram|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                           ; work         ;
;                            |altsyncram_i0m1:altsyncram1|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                               ; work         ;
;          |nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                      ; 24 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 4 (0)             ; 19 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                     ; nios         ;
;             |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 19 (19)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                               ; nios         ;
;          |nios_onchip_memory:onchip_memory|                                                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory:onchip_memory                                                                                                                                                                                                                                       ; nios         ;
;             |altsyncram:the_altsyncram|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                             ; work         ;
;                |altsyncram_fhc1:auto_generated|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_fhc1:auto_generated                                                                                                                                                                              ; work         ;
;          |nios_onchip_memory_s1_translator:onchip_memory_s1_translator|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator                                                                                                                                                                                                           ; nios         ;
;             |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                         ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                        ; nios         ;
;             |altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent                                                   ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:data_ch1_s1_translator_avalon_universal_slave_0_agent|                                   ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:data_ch1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                  ; nios         ;
;             |altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:data_ch1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent                                                             ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:data_ch9_s1_translator_avalon_universal_slave_0_agent|                                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:data_ch9_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                  ; nios         ;
;             |altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:data_ch9_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent                                                             ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:data_ctr_s1_translator_avalon_universal_slave_0_agent|                                   ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:data_ctr_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                  ; nios         ;
;             |altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:data_ctr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent                                                             ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent                                                                                                                                             ; nios         ;
;             |altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent                                                        ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 10 (0)      ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 6 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                      ; nios         ;
;             |altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                            ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                            ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                ; nios         ;
;             |altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                            ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                      ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                ; nios         ;
;             |altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                            ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                      ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                ; nios         ;
;             |altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                            ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                      ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                ; nios         ;
;             |altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                            ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                      ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                ; nios         ;
;             |altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                            ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                      ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                           ; nios         ;
;             |altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                            ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                 ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 5 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                       ; nios         ;
;             |altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                            ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                             ; nios         ;
;          |nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                    ; nios         ;
;             |altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                            ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; nios         ;
;          |nios_rsp_xbar_mux:rsp_xbar_mux|                                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                         ; nios         ;
;          |nios_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                                                                  ; 110 (110)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 70 (70)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                 ; nios         ;
;          |nios_rst_controller:rst_controller|                                                                                                                      ; 10 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 3 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller                                                                                                                                                                                                                                     ; nios         ;
;             |altera_reset_controller:rst_controller|                                                                                                               ; 10 (7)      ; 9 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (5)             ; 3 (2)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                              ; nios         ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                   ; nios         ;
;          |nios_rst_controller_001:rst_controller_001|                                                                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller_001:rst_controller_001                                                                                                                                                                                                                             ; nios         ;
;             |altera_reset_controller:rst_controller_001|                                                                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                  ; nios         ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                       ; nios         ;
;          |nios_sdram_controller:sdram_controller|                                                                                                                  ; 346 (236)   ; 204 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 141 (135)    ; 43 (2)            ; 162 (78)         ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller                                                                                                                                                                                                                                 ; nios         ;
;             |nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|                                                                ; 133 (133)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 41 (41)           ; 86 (86)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module                                                                                                                                           ; nios         ;
;          |nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|                        ; 14 (0)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 4 (0)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent                                                                                                                                       ; nios         ;
;             |altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|                                                              ; 14 (8)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (7)       ; 0 (0)             ; 4 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent                                               ; nios         ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                                                     ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; nios         ;
;          |nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|  ; 186 (0)     ; 170 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 64 (0)            ; 107 (0)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                 ; nios         ;
;             |altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                       ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 64 (64)           ; 107 (107)        ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                  ; nios         ;
;          |nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|      ; 59 (0)      ; 48 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 5 (0)             ; 44 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                     ; nios         ;
;             |altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                         ; 59 (59)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 5 (5)             ; 44 (44)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                        ; nios         ;
;          |nios_spi:spi|                                                                                                                                            ; 166 (166)   ; 122 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 41 (41)           ; 83 (83)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi                                                                                                                                                                                                                                                           ; nios         ;
;          |nios_spi_spi_control_port_translator:spi_spi_control_port_translator|                                                                                    ; 21 (0)      ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 9 (0)             ; 10 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator                                                                                                                                                                                                   ; nios         ;
;             |altera_merlin_slave_translator:spi_spi_control_port_translator|                                                                                       ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 9 (9)             ; 10 (10)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator|altera_merlin_slave_translator:spi_spi_control_port_translator                                                                                                                                    ; nios         ;
;          |nios_uart:uart|                                                                                                                                          ; 133 (0)     ; 92 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 16 (0)            ; 76 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart                                                                                                                                                                                                                                                         ; nios         ;
;             |nios_uart_regs:the_nios_uart_regs|                                                                                                                    ; 46 (46)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 13 (13)           ; 23 (23)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_regs:the_nios_uart_regs                                                                                                                                                                                                                       ; nios         ;
;             |nios_uart_rx:the_nios_uart_rx|                                                                                                                        ; 56 (54)     ; 37 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 3 (2)             ; 34 (34)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx                                                                                                                                                                                                                           ; nios         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                       ; work         ;
;             |nios_uart_tx:the_nios_uart_tx|                                                                                                                        ; 38 (38)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 26 (26)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx                                                                                                                                                                                                                           ; nios         ;
;          |nios_uart_s1_translator:uart_s1_translator|                                                                                                              ; 18 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 15 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator                                                                                                                                                                                                                             ; nios         ;
;             |altera_merlin_slave_translator:uart_s1_translator|                                                                                                    ; 18 (18)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 15 (15)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                           ; nios         ;
;          |nios_width_adapter:width_adapter|                                                                                                                        ; 85 (0)      ; 43 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 21 (0)            ; 60 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter:width_adapter                                                                                                                                                                                                                                       ; nios         ;
;             |altera_merlin_width_adapter:width_adapter|                                                                                                            ; 85 (85)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 21 (21)           ; 60 (60)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                             ; nios         ;
;          |nios_width_adapter_001:width_adapter_001|                                                                                                                ; 19 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 18 (0)           ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter_001:width_adapter_001                                                                                                                                                                                                                               ; nios         ;
;             |altera_merlin_width_adapter:width_adapter_001|                                                                                                        ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 18 (18)          ; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                 ; nios         ;
;    |sld_hub:auto_hub|                                                                                                                                              ; 173 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (1)       ; 12 (0)            ; 85 (0)           ; |de0_cyclone3|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                                               ; 172 (127)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (58)      ; 12 (12)           ; 85 (60)          ; |de0_cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                                                 ; 25 (25)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 9 (9)            ; |de0_cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                                               ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |de0_cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                              ; work         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                       ;
+------------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+------------------+----------+---------------+---------------+-----------------------+----------+----------+
; DRAM_CAS_N       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_LDQM        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_UDQM        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA_0        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA_1        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CLK         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; UART_TXD         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; CMV_CLK_IN       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; CMV_SYS_RES_N    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; CMV_SPI_IN       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; CMV_SPI_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; CMV_SPI_EN       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[11]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[0]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQ[15]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[0]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CMV_LVDS_OUTCH01 ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; KEY[2]           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; CMV_LVDS_OUTCH09 ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; CMV_LVDS_OUTCTR  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; KEY[0]           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; CLOCK_50         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; CMV_LVDS_CLK     ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[1]           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; CMV_SPI_OUT      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; UART_RXD         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+------------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; DRAM_DQ[15]                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                              ;                   ;         ;
; CMV_LVDS_OUTCH01                                                                                                                                                                                        ;                   ;         ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[10]        ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[9]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[13]        ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[16]~feeder ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[15]~feeder ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[12]~feeder ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[14]~feeder ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[13]~feeder ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[11]~feeder ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[12]~feeder ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[9]~feeder  ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[10]~feeder ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[11]~feeder ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[14]~feeder ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[16]~feeder ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[15]~feeder ; 0                 ; 6       ;
; KEY[2]                                                                                                                                                                                                  ;                   ;         ;
; CMV_LVDS_OUTCH09                                                                                                                                                                                        ;                   ;         ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[8]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[8]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[7]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[7]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[6]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[6]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[5]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[5]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[4]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[4]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[3]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[3]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[2]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[2]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[1]         ; 0                 ; 6       ;
; CMV_LVDS_OUTCTR                                                                                                                                                                                         ;                   ;         ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]         ; 0                 ; 6       ;
;      - cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[0]         ; 0                 ; 6       ;
; KEY[0]                                                                                                                                                                                                  ;                   ;         ;
;      - cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|pll                                                                                                                     ; 1                 ; 6       ;
; CLOCK_50                                                                                                                                                                                                ;                   ;         ;
; CMV_LVDS_CLK                                                                                                                                                                                            ;                   ;         ;
; KEY[1]                                                                                                                                                                                                  ;                   ;         ;
; CMV_SPI_OUT                                                                                                                                                                                             ;                   ;         ;
;      - cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|MISO_reg~0                                                                                                                            ; 1                 ; 6       ;
; UART_RXD                                                                                                                                                                                                ;                   ;         ;
;      - cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder                                     ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                     ; Location               ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                 ; PIN_G2                 ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CMV_LVDS_CLK                                                                                                                                                                                                                                                                                                             ; PIN_A12                ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                   ; PIN_R7                 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                   ; PIN_AB11               ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; KEY[2]                                                                                                                                                                                                                                                                                                                   ; PIN_G1                 ; 143     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                             ; JTAG_X1_Y15_N0         ; 183     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                             ; JTAG_X1_Y15_N0         ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|_clk0                                                                                                                                                                                                                                           ; PLL_1                  ; 1622    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|bitslip                                                                                                                                                                        ; LCCOMB_X20_Y10_N20     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock                                                                                                                                                                     ; PLL_3                  ; 117     ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|wire_lvds_rx_pll_clk[1]                                                                                                                                                        ; PLL_3                  ; 33      ; Clock                      ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[4]                                                                                                                                                                                                                                                       ; FF_X22_Y19_N1          ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_alu_result~16                                                                                                                                                                                                                                               ; LCCOMB_X24_Y22_N16     ; 52      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_new_inst                                                                                                                                                                                                                                                    ; FF_X30_Y21_N3          ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_valid                                                                                                                                                                                                                                                       ; FF_X29_Y22_N13         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                             ; LCCOMB_X28_Y22_N24     ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_valid~0                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y24_N26     ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                               ; FF_X28_Y21_N29         ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                              ; FF_X30_Y22_N25         ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_src1~21                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y22_N18     ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_src2_hi~0                                                                                                                                                                                                                                                   ; LCCOMB_X28_Y21_N4      ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                           ; LCCOMB_X31_Y20_N30     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_rf_wren                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y24_N30     ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                                   ; LCCOMB_X27_Y24_N2      ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_valid                                                                                                                                                                                                                                                       ; FF_X29_Y22_N23         ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                         ; LCCOMB_X21_Y19_N20     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                         ; LCCOMB_X23_Y22_N12     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                               ; LCCOMB_X23_Y22_N10     ; 32      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jxuir                                                             ; FF_X21_Y13_N29         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a                                              ; LCCOMB_X22_Y13_N12     ; 15      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0                                            ; LCCOMB_X20_Y13_N6      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b                                              ; LCCOMB_X22_Y13_N24     ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0                                          ; LCCOMB_X20_Y13_N12     ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe                                                 ; FF_X21_Y13_N11         ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[19]~29                                                               ; LCCOMB_X20_Y14_N28     ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[37]~21                                                               ; LCCOMB_X20_Y14_N30     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[3]~13                                                                ; LCCOMB_X19_Y14_N12     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0                                                                 ; LCCOMB_X19_Y14_N8      ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy|virtual_state_uir~0                                                                 ; LCCOMB_X21_Y13_N16     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                             ; LCCOMB_X24_Y16_N22     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[0]~9                                                                                                                                                        ; LCCOMB_X22_Y13_N14     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|ociram_wr_en                                                                                                                                                        ; LCCOMB_X29_Y14_N22     ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                      ; LCCOMB_X30_Y14_N24     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                          ; LCCOMB_X30_Y18_N8      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                          ; LCCOMB_X28_Y18_N10     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                              ; LCCOMB_X28_Y18_N22     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                        ; LCCOMB_X28_Y15_N28     ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                  ; LCCOMB_X23_Y15_N4      ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0                                                                                                                                                                                     ; LCCOMB_X23_Y15_N28     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                ; LCCOMB_X23_Y15_N8      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                         ; LCCOMB_X27_Y17_N4      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                           ; FF_X27_Y17_N31         ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|ien_AE~2                                                                                                                                                                                                                                          ; LCCOMB_X27_Y17_N2      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                      ; LCCOMB_X27_Y17_N20     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                      ; LCCOMB_X28_Y14_N20     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                           ; LCCOMB_X28_Y15_N12     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                            ; FF_X27_Y17_N15         ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                          ; LCCOMB_X27_Y17_N8      ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory:onchip_memory|wren~0                                                                                                                                                                                                                                    ; LCCOMB_X28_Y18_N16     ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                  ; LCCOMB_X30_Y18_N16     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                       ; LCCOMB_X27_Y18_N24     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                   ; LCCOMB_X23_Y13_N30     ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                       ; FF_X24_Y24_N25         ; 574     ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                   ; FF_X24_Y24_N29         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                   ; FF_X26_Y12_N19         ; 537     ; Async. clear, Async. load  ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                   ; FF_X26_Y12_N19         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|Selector27~6                                                                                                                                                                                                                        ; LCCOMB_X24_Y11_N0      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|Selector34~4                                                                                                                                                                                                                        ; LCCOMB_X24_Y11_N2      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|WideOr16~0                                                                                                                                                                                                                          ; LCCOMB_X21_Y23_N26     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|active_rnw~3                                                                                                                                                                                                                        ; LCCOMB_X23_Y11_N18     ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[8]~1                                                                                                                                                                                                                         ; LCCOMB_X28_Y11_N14     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_state.000010000                                                                                                                                                                                                                   ; FF_X24_Y11_N27         ; 45      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                   ; FF_X27_Y11_N11         ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|entry_0[40]~0                                                                                                                                 ; LCCOMB_X29_Y18_N10     ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|entry_1[40]~0                                                                                                                                 ; LCCOMB_X29_Y18_N16     ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                  ; DDIOOECELL_X16_Y29_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                     ; DDIOOECELL_X14_Y29_N33 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                    ; DDIOOECELL_X14_Y29_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                    ; DDIOOECELL_X16_Y29_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y21_N5   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                    ; DDIOOECELL_X11_Y29_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y20_N5   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                    ; DDIOOECELL_X11_Y29_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                     ; DDIOOECELL_X11_Y29_N33 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                     ; DDIOOECELL_X14_Y29_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                     ; DDIOOECELL_X16_Y29_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                     ; DDIOOECELL_X11_Y29_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y21_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                     ; DDIOOECELL_X14_Y29_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y20_N12  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                     ; DDIOOECELL_X16_Y29_N33 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid                                          ; LCCOMB_X32_Y18_N28     ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0 ; LCCOMB_X32_Y17_N18     ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168              ; LCCOMB_X14_Y18_N22     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169              ; LCCOMB_X14_Y18_N16     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170              ; LCCOMB_X14_Y18_N26     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171              ; LCCOMB_X14_Y18_N28     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172              ; LCCOMB_X14_Y18_N14     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173              ; LCCOMB_X14_Y18_N24     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174              ; LCCOMB_X14_Y18_N10     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175              ; LCCOMB_X14_Y18_N20     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                ; LCCOMB_X15_Y17_N30     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                  ; LCCOMB_X32_Y17_N14     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                  ; LCCOMB_X32_Y17_N16     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                  ; LCCOMB_X32_Y17_N4      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                  ; LCCOMB_X32_Y17_N22     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                  ; LCCOMB_X32_Y17_N8      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                  ; LCCOMB_X32_Y17_N26     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                  ; LCCOMB_X32_Y17_N20     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                 ; FF_X31_Y18_N7          ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11             ; LCCOMB_X32_Y17_N6      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                     ; LCCOMB_X32_Y17_N24     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|always11~0                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y22_N6      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|always6~0                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y22_N24     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|control_wr_strobe                                                                                                                                                                                                                                             ; LCCOMB_X19_Y18_N2      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|endofpacketvalue_wr_strobe                                                                                                                                                                                                                                    ; LCCOMB_X19_Y18_N6      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|p1_slowcount~1                                                                                                                                                                                                                                                ; LCCOMB_X15_Y22_N10     ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|shift_reg[5]~2                                                                                                                                                                                                                                                ; LCCOMB_X15_Y22_N2      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|slaveselect_wr_strobe~0                                                                                                                                                                                                                                       ; LCCOMB_X19_Y18_N0      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|transmitting~5                                                                                                                                                                                                                                                ; LCCOMB_X15_Y22_N24     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|write_tx_holding                                                                                                                                                                                                                                              ; LCCOMB_X15_Y22_N16     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_regs:the_nios_uart_regs|control_wr_strobe~0                                                                                                                                                                                                       ; LCCOMB_X19_Y16_N28     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|got_new_char                                                                                                                                                                                                                  ; LCCOMB_X15_Y15_N10     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0                                                                                                                                                                      ; LCCOMB_X14_Y15_N12     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|always4~0                                                                                                                                                                                                                     ; LCCOMB_X16_Y14_N0      ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|tx_wr_strobe_onset~1                                                                                                                                                                                                          ; LCCOMB_X19_Y16_N20     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                                                                               ; LCCOMB_X17_Y15_N0      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[9]~0                                                                                                                                                                                   ; LCCOMB_X29_Y17_N26     ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                         ; FF_X29_Y18_N25         ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                    ; FF_X11_Y18_N23         ; 71      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                         ; LCCOMB_X10_Y16_N16     ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                           ; LCCOMB_X10_Y16_N18     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                         ; LCCOMB_X15_Y16_N30     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                            ; LCCOMB_X12_Y19_N12     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                           ; LCCOMB_X12_Y19_N22     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                            ; LCCOMB_X14_Y16_N14     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                                                           ; LCCOMB_X14_Y16_N10     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                                              ; LCCOMB_X15_Y16_N6      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13                                                                                                                                                                                                                                       ; LCCOMB_X11_Y19_N8      ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14                                                                                                                                                                                                                                       ; LCCOMB_X10_Y19_N0      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y15_N22     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                     ; LCCOMB_X14_Y16_N24     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                     ; LCCOMB_X14_Y16_N4      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~19                                                                                                                                                                                                                      ; LCCOMB_X11_Y16_N22     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                                 ; LCCOMB_X10_Y16_N26     ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                                 ; LCCOMB_X10_Y16_N28     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                         ; FF_X11_Y18_N25         ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                        ; FF_X11_Y18_N19         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                         ; FF_X11_Y18_N21         ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                         ; FF_X14_Y16_N9          ; 46      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                         ; FF_X14_Y16_N19         ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                  ; LCCOMB_X11_Y18_N30     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                        ; FF_X10_Y18_N17         ; 31      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                   ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; KEY[1]                                                                                                                                                                                                                 ; PIN_AB11           ; 3       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; KEY[2]                                                                                                                                                                                                                 ; PIN_G1             ; 143     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                           ; JTAG_X1_Y15_N0     ; 183     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|_clk0                                                                                                                                         ; PLL_1              ; 1622    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock                                                                   ; PLL_3              ; 117     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|wire_lvds_rx_pll_clk[1]                                                      ; PLL_3              ; 33      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0                                                                                 ; LCCOMB_X23_Y13_N30 ; 3       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; FF_X24_Y24_N25     ; 574     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X26_Y12_N19     ; 537     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[2]                                                                                                                                                                                                                                                            ; 86      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                      ; 75      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                 ; 71      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[3]                                                                                                                                                                                                                                                            ; 65      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0                                                       ; 64      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                           ; 52      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_alu_result~16                                                                                                                                                                                                                                                            ; 52      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                       ; 51      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1                   ; 49      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0                   ; 49      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0 ; 49      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; 46      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|jtag_ram_access                                                                                                                                                                  ; 46      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_state.000010000                                                                                                                                                                                                                                ; 45      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                           ; 42      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_new_inst                                                                                                                                                                                                                                                                 ; 42      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|rd_address                                                                                                                                                 ; 42      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|entry_0[40]~0                                                                                                                                              ; 41      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|entry_1[40]~0                                                                                                                                              ; 41      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|active_rnw~3                                                                                                                                                                                                                                     ; 41      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[4]                                                                                                                                                                                                                                                            ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; 40      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[4]                                                                                                                                                                                                                                                                    ; 40      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe                                                              ; 39      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[9]~0                                                                                                                                                                                                ; 39      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0                                                                              ; 39      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|address[8]                                                                                                                                                                                                                       ; 38      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator|altera_merlin_slave_translator:onchip_memory_s1_translator|read_latency_shift_reg[0]                                                                                                                                       ; 36      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                  ; 35      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_valid~0                                                                                                                                                                                                                                                                  ; 34      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b                                                           ; 33      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux:rsp_xbar_demux_001|src0_valid                                                                                                                                                                                                                                       ; 33      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                       ; 33      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_logic_op[0]                                                                                                                                                                                                                                                              ; 33      ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_cntr:bitslip_cntr|counter_reg_bit[0]                                                                                                                                            ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                            ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[0]~9                                                                                                                                                                     ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                                   ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[36]                                                                        ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[37]                                                                        ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[0]~1                                                                                                                                                                                                                                                                  ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                     ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_src1~21                                                                                                                                                                                                                                                                  ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_src2_use_imm                                                                                                                                                                                                                                                             ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                                           ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_logic_op[1]                                                                                                                                                                                                                                                              ; 32      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_state.000000010                                                                                                                                                                                                                                ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; 31      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                       ; 30      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                        ; 30      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux:rsp_xbar_demux_001|src1_valid                                                                                                                                                                                                                                       ; 29      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_test_bench:the_nios_CPU_test_bench|d_write                                                                                                                                                                                                                        ; 29      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|readdata~1                                                                                                                                                                                                                       ; 28      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                      ; 27      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                           ; 27      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                    ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                           ; 26      ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_cntr:bitslip_cntr|counter_reg_bit[1]                                                                                                                                            ; 26      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_logic                                                                                                                                                                                                                                                               ; 26      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_alu_sub                                                                                                                                                                                                                                                                  ; 26      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_valid                                                                                                                                                                                                                                                                    ; 25      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                                                                                  ; 25      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[14]                                                                                                                                                                                                                                                                   ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                         ; 23      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_src1~20                                                                                                                                                                                                                                                                  ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                          ; 21      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_fill_bit~1                                                                                                                                                                                                                                                              ; 21      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[15]                                                                                                                                                                                                                                                                   ; 21      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[12]                                                                                                                                                                                                                                                                   ; 21      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[2]                                                                                                                                                                                                                                                                    ; 21      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator|altera_merlin_slave_translator:spi_spi_control_port_translator|read_latency_shift_reg[0]                                                                                                                           ; 21      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                               ; 21      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[3]                                                                                                                                                                                                                                                                    ; 21      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                ; 21      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[5]                                                                                                                                                                                                                                                            ; 21      ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_cntr:bitslip_cntr|counter_reg_bit[2]                                                                                                                                            ; 20      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                          ; 20      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                                                ; 20      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0              ; 20      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                          ; 19      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                           ; 19      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[21]                                                                                                                                                                                                                                                                   ; 19      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_valid                                                                                                                                                                                                                                                                    ; 19      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[16]                                                                                                                                                                                                                                                                   ; 19      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[1]                                                                                                                                                                                                                                                                    ; 19      ;
; cmv_controller:cmv_controller_inst|nios:inst7|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                  ; 19      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_read                                                                                                                                                                                                                                                                     ; 19      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[19]~29                                                                            ; 18      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                       ; 18      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[0]                                                                                                                                                                                                                                                                    ; 18      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|uav_read~0                                                                                                                                                        ; 18      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                                ; 18      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                        ; 18      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|always5~0                                                                                                                                                                                                                                        ; 18      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2                   ; 17      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                            ; 17      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|out_valid~0                                                                                                                                                                                      ; 17      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                              ; 17      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                         ; 17      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|WideOr9~0                                                                                                                                                                                                                                        ; 17      ;
; CMV_LVDS_OUTCH09~input                                                                                                                                                                                                                                                                                                                ; 16      ;
; CMV_LVDS_OUTCH01~input                                                                                                                                                                                                                                                                                                                ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|endofpacketvalue_wr_strobe                                                                                                                                                                                                                                                 ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175                           ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174                           ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173                           ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172                           ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171                           ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170                           ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169                           ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168                           ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr~27                                                                                ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                        ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                         ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_data[10]~0                                                                                                                                                                                                                                     ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                         ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_src2_lo~0                                                                                                                                                                                                                                                                ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|slaveselect_wr_strobe~0                                                                                                                                                                                                                                                    ; 16      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|always6~0                                                                                                                                                                                                                                                                  ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                      ; 15      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a                                                           ; 15      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                ; 15      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[5]                                                                                                                                                                                                                                                                    ; 15      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[11]                                                                                                                                                                                                                                                                   ; 15      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; 15      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ch9_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator|read_latency_shift_reg[0]                                                                                                                                                      ; 15      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ch1_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator|read_latency_shift_reg[0]                                                                                                                                                      ; 15      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator|read_latency_shift_reg[0]                                                                                                                                                      ; 15      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; 15      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[6]                                                                                                                                                                                                                                                            ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                             ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                             ; 14      ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_cntr:bitslip_cntr|counter_reg_bit[3]                                                                                                                                            ; 14      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                       ; 14      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[13]                                                                                                                                                                                                                                                                   ; 14      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                              ; 14      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_br_cmp                                                                                                                                                                                                                                                              ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                             ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                             ; 13      ;
; ~GND                                                                                                                                                                                                                                                                                                                                  ; 13      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                         ; 13      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|Equal2~5                                                                                                                                                                                                                                                                   ; 13      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|do_load_shifter                                                                                                                                                                                                                            ; 13      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[3]~13                                                                             ; 13      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                          ; 13      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                     ; 13      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|uav_write~0                                                                                                                                                       ; 13      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                             ; 13      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_state.000001000                                                                                                                                                                                                                                ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                     ; 12      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[27]~25                                                                                                                                                                                                                                                        ; 12      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[27]~24                                                                                                                                                                                                                                                        ; 12      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                             ; 12      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                         ; 12      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[0]                                                                                                                                                                                                                                                             ; 12      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_state.011                                                                                                                                                                                                                                      ; 12      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                      ; 12      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[8]~1                                                                                                                                                                                                                                      ; 12      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_state.100000000                                                                                                                                                                                                                                ; 12      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|do_start_rx                                                                                                                                                                                                                                ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                        ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[1]                                                                                                                                                                                                                                                             ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[3]                                                                                                                                                                                                                                                             ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[4]                                                                                                                                                                                                                                                             ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[8]                                                                                                                                                                                                                                                                    ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_jmp_direct                                                                                                                                                                                                                                                          ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[6]                                                                                                                                                                                                                                                             ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                 ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[7]                                                                                                                                                                                                                                                             ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|Equal0~3                                                                                                                                                                                                                                         ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                      ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_addr[3]~2                                                                                                                                                                                                                                      ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_state.000000100                                                                                                                                                                                                                                ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|transmitting                                                                                                                                                                                                                                                               ; 11      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[7]                                                                                                                                                                                                                                                            ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                             ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                       ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|transmitting~5                                                                                                                                                                                                                                                             ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0                                                                                                                                                                                   ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|data_to_cpu[8]~3                                                                                                                                                                                                                                                           ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|got_new_char                                                                                                                                                                                                                               ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|Equal0~3                                                                                                                                                                                                                                                                   ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                         ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[2]                                                                                                                                                                                                                                                             ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[5]                                                                                                                                                                                                                                                             ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|tx_wr_strobe_onset~1                                                                                                                                                                                                                       ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[7]                                                                                                                                                                                                                                                                    ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|waitrequest                                                                                                                                                                      ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                        ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|Equal133~0                                                                                                                                                                                                                                                                 ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_regs:the_nios_uart_regs|control_wr_strobe~0                                                                                                                                                                                                                    ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|Equal0~1                                                                                                                                                                                                                                                                   ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_state.010                                                                                                                                                                                                                                      ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal4~0                                                                                                                                                                                                                                           ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_addr[11]                                                                                                                                                                                                                                       ; 10      ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|pending                                                                                                                                                                                                                                          ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                       ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|always4~0                                                                                                                                                                                                                                  ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|Equal0~2                                                                                                                                                                                                                                                                   ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[6]                                                                                                                                                                                                                                                                    ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                                                                                            ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                      ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                 ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                  ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|tx_wr_strobe_onset~0                                                                                                                                                                                                                       ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                       ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|Equal1~0                                                                                                                                                   ; 9       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                               ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[13]                                                                                                                                                                                                                                      ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[14]                                                                                                                                                                                                                                      ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[5]                                                                                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[6]                                                                                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[8]                                                                                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[11]                                                                                                                                                                                                                                      ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[12]                                                                                                                                                                                                                                      ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[15]                                                                                                                                                                                                                                      ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[4]                                                                                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[3]                                                                                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[0]                                                                                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[7]                                                                                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[9]                                                                                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[1]                                                                                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[10]                                                                                                                                                                                                                                      ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0                                                                                                                                                                                                  ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|za_data[2]                                                                                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                             ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                      ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                             ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                             ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonAReg[4]                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonAReg[3]                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonAReg[2]                                                                                                                                                                       ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                      ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                                      ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_break                                                                                                                                                                                                                                                               ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                             ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_ctrl_retaddr~0                                                                                                                                                                                                                                                           ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                             ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[0]                                                                                                                                                                                                                                                                  ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|write_tx_holding                                                                                                                                                                                                                                                           ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[10]                                                                                                                                                                                                                                                            ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|control_wr_strobe                                                                                                                                                                                                                                                          ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|shift_reg[5]~2                                                                                                                                                                                                                                                             ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|shift_reg[5]~0                                                                                                                                                                                                                                                             ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                 ; 8       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[8]                                                                                                                                                                                                                                                            ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                 ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                     ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                                                     ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[8]                                                                                                                                                                                                                                                             ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_exception                                                                                                                                                                                                                                                           ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|write                                                                                                                                                                                                                            ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_endofpacket~0                                                                                                                                                                                            ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~0                                           ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[35]                                                                        ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|i_read                                                                                                                                                                                                                                                                     ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                       ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                           ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                           ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_getting_data~6                                                                                                                                                                                                                                                       ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                  ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                  ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|p1_slowcount~1                                                                                                                                                                                                                                                             ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[9]                                                                                                                                                                                                                                                             ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write                                                       ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|Equal0~0                                                                                                                                                   ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy|virtual_state_cdr                                                                                ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|f_select                                                                                                                                                                                                                                         ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_state.010000000                                                                                                                                                                                                                                ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|entries[1]                                                                                                                                                 ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[13]                                                                                                                                                                                                                                                           ; 7       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[12]                                                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                             ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                   ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator|altera_merlin_slave_translator:data_clk_s1_translator|wait_latency_counter[1]~8                                                                                                                                                      ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11                          ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_next~20                                                                                                                                                                                                                                        ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|always2~0                                                                                                                                                                                                                                  ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                   ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                  ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]                                                                               ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                         ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_ctrl_b_is_dst~1                                                                                                                                                                                                                                                          ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|tx_ready                                                                                                                                                                                                                                   ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_valid                                                                                                                                                                                                                                                                    ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                           ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator|altera_merlin_slave_translator:data_clk_s1_translator|read_latency_shift_reg[0]                                                                                                                                                      ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1                                                      ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal2~1                                                                                                                                                                                                                                           ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|always11~0                                                                                                                                                                                                                                                                 ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|wr_strobe                                                                                                                                                                                                                                                                  ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|tx_holding_primed                                                                                                                                                                                                                                                          ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|Equal2~1                                                                                                                                                                                                                                                                   ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|Equal2~0                                                                                                                                                                                                                                                                   ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|f_pop                                                                                                                                                                                                                                            ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[9]                                                                                                                                                                                                                                                            ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[10]                                                                                                                                                                                                                                                           ; 6       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[11]                                                                                                                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                 ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter~7                                                                                                                                                                     ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|baud_rate_counter[0]                                                                                                                                                                                                                       ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|data_to_cpu[12]~4                                                                                                                                                                                                                                                          ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|Equal0~4                                                                                                                                                                                                                                                                   ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|data_to_cpu[6]~1                                                                                                                                                                                                                                                           ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|av_waitrequest~1                                                                                                                                                                                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                          ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|ROE                                                                                                                                                                                                                                                                        ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[17]                                                                        ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                         ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[11]                                                                                                                                                                                                                                                            ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[12]                                                                                                                                                                                                                                                            ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[13]                                                                                                                                                                                                                                                            ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[14]                                                                                                                                                                                                                                                            ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[15]                                                                                                                                                                                                                                                            ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                             ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg|Equal0~1                                                                                                                                                                 ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg|Equal0~0                                                                                                                                                                 ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|address[0]                                                                                                                                                                                                                       ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[34]                                                                        ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_dst_regnum[0]~0                                                                                                                                                                                                                                                          ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|Equal101~5                                                                                                                                                                                                                                                                 ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                              ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid                ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                                   ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                                  ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_status_reg_pie                                                                                                                                                                                                                                                           ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|hbreak_req~0                                                                                                                                                                                                                                                               ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                       ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|waitrequest_reset_override                                                                                                                                                                 ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                 ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                           ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal4~2                                                                                                                                                                                                                                           ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator|altera_merlin_slave_translator:data_clk_s1_translator|wait_latency_counter[0]                                                                                                                                                        ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_arith_result[1]~7                                                                                                                                                                                                                                                        ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_arith_result[0]~6                                                                                                                                                                                                                                                        ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                     ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0                                                     ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[1]                                                                                                                                                                                                                                                                  ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|p1_wr_strobe~0                                                                                                                                                                                                                                                             ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                    ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal8~1                                                                                                                                                                                                                                           ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_byteenable[0]                                                                                                                                                                                                                                                            ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_byteenable[1]                                                                                                                                                                                                                                                            ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|state[4]                                                                                                                                                                                                                                                                   ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|state[0]                                                                                                                                                                                                                                                                   ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|SCLK_reg                                                                                                                                                                                                                                                                   ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[2]                                                                                                                                                                                                                                                                  ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[3]                                                                                                                                                                                                                                                                  ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[14]                                                                                                                                                                                                                                                           ; 5       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[15]                                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~19                                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                      ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|fifo_rd~3                                                                                                                                                                                                                                                      ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~4                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|bitslip                                                                                                                                                                                     ; 4       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_cntr:bitslip_cntr|altlvds_rx0_cmpr:cmpr105|aneb_result_wire[0]~0                                                                                                                ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|Equal0~1                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|Equal0~0                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_regs:the_nios_uart_regs|status_wr_strobe~0                                                                                                                                                                                                                     ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|status_wr_strobe                                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg|Equal0~2                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|readdata~3                                                                                                                                                                                                                       ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|rx_char_ready                                                                                                                                                                                                                              ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|framing_error                                                                                                                                                                                                                              ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|rx_overrun                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|break_detect                                                                                                                                                                                                                               ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|tx_overrun                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|RRDY                                                                                                                                                                                                                                                                       ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|TOE                                                                                                                                                                                                                                                                        ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                        ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[25]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[26]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[27]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[28]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[29]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[30]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                          ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0                            ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[24]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|src_data[47]                                                                                                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|src_data[46]                                                                                                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|src_data[45]                                                                                                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|src_data[44]                                                                                                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|src_data[43]                                                                                                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|src_data[42]                                                                                                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|src_data[41]                                                                                                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|src_data[40]                                                                                                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|src_data[39]                                                                                                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|src_data[38]                                                                                                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory:onchip_memory|wren~0                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_fill_bit~0                                                                                                                                                                                                                                                              ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_ld_signed                                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                       ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                        ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                       ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                       ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~1                                                       ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux:cmd_xbar_demux|src1_valid~0                                                                                                                                                                                                                                         ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                                                                                                                         ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[19]                                                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[20]                                                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[17]                                                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[18]                                                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_ctrl_shift_logical~0                                                                                                                                                                                                                                                     ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_br_nxt~0                                                                                                                                                                                                                                                            ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|Equal2~4                                                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|Equal2~0                                                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal2~2                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_count[1]~0                                                                                                                                                                                                                                     ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|Selector33~1                                                                                                                                                                                                                                     ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|uav_waitrequest~0                                                                                                                                                                          ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ch1_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator|wait_latency_counter[1]~0                                                                                                                                                      ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator|wait_latency_counter[1]                                                                                                                                                        ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator|wait_latency_counter[0]                                                                                                                                                        ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal5~0                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator|altera_merlin_slave_translator:data_clk_s1_translator|wait_latency_counter[1]                                                                                                                                                        ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid                                                                                                                                                                                          ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy|virtual_state_uir~0                                                                              ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_state.111                                                                                                                                                                                                                                      ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[4]                                                                                                                                                                                                                                                                  ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[0]                                                                                                                                                                                                                                                                  ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[1]                                                                                                                                                                                                                                                                  ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[2]                                                                                                                                                                                                                                                                  ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[3]                                                                                                                                                                                                                                                                  ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator|altera_merlin_slave_translator:spi_spi_control_port_translator|wait_latency_counter[1]                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|pending~10                                                                                                                                                                                                                                       ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|src_channel[9]~1                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|src_channel[9]~0                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal1~4                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|Mux37~0                                                                              ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|Equal9~1                                                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|Equal9~0                                                                                                                                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|WideOr16~0                                                                                                                                                                                                                                       ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|pending~9                                                                                                                                                                                                                                        ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|pending~4                                                                                                                                                                                                                                        ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|rd_data[40]~1                                                                                                                                              ; 4       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_cntr:bitslip_cntr|wire_counter_comb_bita_3cout[0]~0                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[31]                                                                               ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                                                                             ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|q_b[1]                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|q_b[2]                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|q_b[3]                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|q_b[4]                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|q_b[5]                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|q_b[6]                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|q_b[7]                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|q_b[0]                                                                                                                                                   ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[13]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[14]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[15]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[16]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[17]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[18]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[19]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[20]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[21]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[22]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[23]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[5]                                                                                                                                                                                                                                                                  ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[6]                                                                                                                                                                                                                                                                  ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[7]                                                                                                                                                                                                                                                                  ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[8]                                                                                                                                                                                                                                                                  ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[9]                                                                                                                                                                                                                                                                  ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[10]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[11]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[12]                                                                                                                                                                                                                                                                 ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[4]                                                                                                                                                                                                                                                                  ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[16]                                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[17]                                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[18]                                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[19]                                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[20]                                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[21]                                                                                                                                                                                                                                                           ; 4       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_alu_result[22]                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~5                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_ctrl_logic~9                                                                                                                                                                                                                                                             ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|ien_AE~2                                                                                                                                                                                                                                                       ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg10a[3]                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe104a[1]                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg10a[2]                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg9a[2]                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg9a[1]                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg58a[2]                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg57a[2]                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg58a[1]                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg57a[1]                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg58a[0]                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg57a[0]                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe104a[9]                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg58a[3]                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe104a[0]                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|rxd_edge                                                                                                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[24]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[22]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[23]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|Equal0~0                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|write1                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|delayed_unxrx_in_processxx3                                                                                                                                                                                                                ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|endofpacketvalue_reg[7]                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|endofpacketvalue_reg[6]                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|rx_holding_reg[5]                                                                                                                                                                                                                                                          ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|endofpacketvalue_reg[5]                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|endofpacketvalue_reg[4]                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|endofpacketvalue_reg[3]                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|endofpacketvalue_reg[1]                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|endofpacketvalue_reg[0]                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|data_to_cpu[1]~0                                                                                                                                                                                                                                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|endofpacketvalue_reg[2]                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug|monitor_error                                                                                                                                                              ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[17]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[18]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[19]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[20]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[21]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift~11                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[31]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[30]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[29]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[28]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[27]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[26]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[18]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[19]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|writedata[1]                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|writedata[3]                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|TRDY~0                                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|EOP                                                                                                                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[23]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[22]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[16]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src1[31]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                         ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                          ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[25]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|writedata[0]                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_estatus_reg                                                                                                                                                                                                                                                              ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_wrctl_inst                                                                                                                                                                                                                                                          ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_bstatus_reg                                                                                                                                                                                                                                                              ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[20]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[21]                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk:data_clk|edge_capture                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk:data_clk|irq_mask                                                                                                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_control_rd_data[2]~0                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_ctrl_exception~2                                                                                                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|Equal2~11                                                                                                                                                                                                                                                                  ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                       ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                                              ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_cmp_result                                                                                                                                                                                                                                                               ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_count[1]~1                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|read                                                                                                                                                                                                                             ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                               ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                                                                                                                                              ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_mux:cmd_xbar_mux|WideOr1                                                                                                                                                                                                                                                  ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router:addr_router|Equal1~3                                                                                                                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator|wait_latency_counter[0]~0                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:data_ctr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|m0_write~0                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal7~1                                                                                                                                                                                                                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3                                               ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc[3]                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc[9]                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                          ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                              ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|ir[0]                                                                          ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe                                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|ir[1]                                                                          ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                                                                                                                                         ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[26]                                                                                                                                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[25]                                                                                                                                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[24]                                                                                                                                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[23]                                                                                                                                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[22]                                                                                                                                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[10]                                                                                                                                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_br                                                                                                                                                                                                                                                                  ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_iw[9]                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|Equal2~3                                                                                                                                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|Equal2~2                                                                                                                                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|Equal101~0                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                  ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|WideOr0                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|baud_clk_en                                                                                                                                                                                                                                ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_count[0]                                                                                                                                                                                                                                       ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|av_waitrequest~1                                                                                                                                                  ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~6                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator|altera_merlin_slave_translator:spi_spi_control_port_translator|uav_waitrequest~0                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator|altera_merlin_slave_translator:spi_spi_control_port_translator|wait_latency_counter[0]                                                                                                                             ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:data_ch1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|m0_write~0                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ch1_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator|wait_latency_counter[0]                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2                                               ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2                                               ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ch9_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator|wait_latency_counter[1]                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ch9_s1_translator|altera_merlin_slave_translator:data_ctr_s1_translator|wait_latency_counter[0]                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                              ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_byteenable[2]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_byteenable[3]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[13]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[14]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[15]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[5]                                                                                                                                                                                                                                                                  ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[6]                                                                                                                                                                                                                                                                  ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[7]                                                                                                                                                                                                                                                                  ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[8]                                                                                                                                                                                                                                                                  ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[9]                                                                                                                                                                                                                                                                  ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[10]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[11]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[12]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|data_wr_strobe                                                                                                                                                                                                                                                             ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                             ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                             ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                             ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|WideOr6~0                                                                                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_state.001                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|Selector31~0                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|always2~1                                                                                                                                                  ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|wr_address                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|Selector41~5                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal8~0                                                                                                                                                                                                                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal0~1                                                                                                                                                                                                                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal1~3                                                                                                                                                                                                                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal2~0                                                                                                                                                                                                                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_addr_router_001:addr_router_001|Equal0~0                                                                                                                                                                                                                                           ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|Equal2~2                                                                                                                                                                                                                                                                   ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|slowcount[0]                                                                                                                                                                                                                                                               ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|WideOr8~0                                                                                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|pending~7                                                                                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|rd_data[39]~3                                                                                                                                              ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module|rd_data[26]~0                                                                                                                                              ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|active_rnw                                                                                                                                                                                                                                       ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|SSO_reg                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[15]                                                                               ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[7]                                                                                ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[27]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[28]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[29]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[30]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[31]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[26]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[25]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|d_writedata[24]                                                                                                                                                                                                                                                            ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[24]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[25]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[26]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[27]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[28]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[29]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[30]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[35]                                                                               ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                                                                        ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[0]                                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_tx:the_nios_uart_tx|baud_rate_counter[8]                                                                                                                                                                                                                       ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc[4]                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc[5]                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc[6]                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc[7]                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc[8]                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug|jtag_break                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc[2]                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc[0]                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|F_pc[1]                                                                                                                                                                                                                                                                    ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[6]                                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[17]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[21]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[16]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[17]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[18]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[19]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[20]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[21]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[22]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_src2[23]                                                                                                                                                                                                                                                                 ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                     ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[4]                                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                      ; 3       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[0]                                                                                ; 3       ;
; CMV_LVDS_OUTCTR~input                                                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|D_wr_dst_reg~4                                                                                                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|read_latency_shift_reg~2                                                                                                                                                                   ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|Selector41~8                                                                                                                                                                                                                                     ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34                                  ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_data_align_reg                                                                                                                                                                           ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33                                  ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31                                  ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30                                  ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29                                  ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|Equal0~2                                                                                                                                                                                                                                   ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[13]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[9]                                                                                ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[11]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[10]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[12]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[14]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg9a[3]                                                                                                                                                                         ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:l_dffpipe|dffe104a[1]                                                                                                                                                   ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:l_dffpipe|dffe104a[9]                                                                                                                                                   ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg57a[3]                                                                                                                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:l_dffpipe|dffe104a[0]                                                                                                                                                   ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|cda_h_shiftreg3a[3]                                                                                                                                                                         ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[16]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg8a[2]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg56a[2]                                                                                                                                                                            ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg2a[2]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[1]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg55a[1]                                                                                                                                                                            ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[0]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg55a[0]                                                                                                                                                                            ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[8]                                                                                ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[24]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|baud_rate_counter[1]                                                                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|baud_rate_counter[2]                                                                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|baud_rate_counter[3]                                                                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|baud_rate_counter[4]                                                                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|baud_rate_counter[5]                                                                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|baud_rate_counter[6]                                                                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|baud_rate_counter[7]                                                                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_uart:uart|nios_uart_rx:the_nios_uart_rx|baud_rate_counter[8]                                                                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[2]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg55a[2]                                                                                                                                                                            ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[13]                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[9]                                                                         ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[11]                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[10]                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg8a[3]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg56a[3]                                                                                                                                                                            ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg2a[3]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[12]                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[8]                                                                         ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[15]                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[14]                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|MISO_reg                                                                                                                                                                                                                                                                   ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg8a[1]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg56a[1]                                                                                                                                                                            ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg2a[1]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg8a[0]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg56a[0]                                                                                                                                                                            ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|h_shiftreg2a[0]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[16]                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[1]                                                                                                                                                                                   ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug|resetlatch                                                                                                                                                                 ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[31]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[30]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[28]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[27]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[21]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[23]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[17]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[7]                                                                         ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[26]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[25]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[22]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[3]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg55a[3]                                                                                                                                                                            ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                                                                                                                                                             ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[10]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[6]                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[8]                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[7]                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[9]                                                                                                                                                                       ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[15]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[14]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[13]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_rf_wr_data[25]~36                                                                                                                                                                                                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_rf_wr_data[26]~35                                                                                                                                                                                                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_rf_wr_data[27]~34                                                                                                                                                                                                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_rf_wr_data[28]~33                                                                                                                                                                                                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_rf_wr_data[29]~32                                                                                                                                                                                                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_rf_wr_data[30]~31                                                                                                                                                                                                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_rf_wr_data[31]~30                                                                                                                                                                                                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|shift_reg[0]                                                                                                                                                                                                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[0]                                                                                                                                                                                   ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_spi:spi|data_to_cpu[8]~2                                                                                                                                                                                                                                                           ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[16]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_rf_wr_data[24]~29                                                                                                                                                                                                                                                        ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[24]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[33]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[32]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[30]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[29]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[28]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[27]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[26]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk|jdo[6]                                                                         ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[6]                                                                                ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[19]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|MonDReg[20]                                                                                                                                                                      ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[22]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[18]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck|sr[19]                                                                               ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                                                                                                    ; 2       ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                  ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_l771:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; nios_CPU_ociram_default_contents.mif ; M9K_X25_Y17_N0                                                 ; Don't care           ; Old data        ; Old data        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_hqf1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; nios_CPU_rf_ram_a.mif                ; M9K_X25_Y22_N0                                                 ; Don't care           ; Old data        ; Old data        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; nios_CPU_rf_ram_b.mif                ; M9K_X25_Y24_N0                                                 ; Don't care           ; Old data        ; Old data        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                 ; M9K_X25_Y14_N0                                                 ; Don't care           ; Old data        ; Old data        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                 ; M9K_X25_Y15_N0                                                 ; Don't care           ; Old data        ; Old data        ;
; cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_fhc1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; nios_onchip_memory.hex               ; M9K_X25_Y19_N0, M9K_X25_Y21_N0, M9K_X25_Y20_N0, M9K_X25_Y18_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|ALTSYNCRAM                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_hqf1:auto_generated|ALTSYNCRAM                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_l771:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10001000100110010111101011111001) (-289051463) (-2003207431) (-7-7-6-6-8-50-7)    ;(10101011101010101110010110010101) (-277731505) (-1414863467) (-5-4-5-5-1-10-6-11)   ;(00110010111111010001010011010001) (1982245025) (855446737) (32FD14D1)   ;(10110110011000011001001111000100) (1000017574) (-1235119164) (-4-9-9-14-6-12-3-12)   ;(11000110101001101010101000001001) (1463681825) (-962156023) (-3-9-5-9-5-5-15-7)   ;(00001011010000111101111001011011) (1320757133) (188997211) (B43DE5B)   ;(11010001110110010011000000101000) (-1316580434) (-774295512) (-2-14-2-6-12-15-13-8)   ;(10111100110100001000111000101010) (1833812922) (-1127182806) (-4-3-2-15-7-1-13-6)   ;
;8;(00011100100010111010111010000101) (-852240091) (478916229) (1C8BAE85)    ;(10110001000111011010110101100011) (477032413) (-1323455133) (-4-14-14-2-5-2-9-13)   ;(10000110010011011101111101100010) (-711969292) (-2041716894) (-7-9-11-2-20-9-14)   ;(01101000001100000001010010000110) (-1428438738) (1747981446) (68301486)   ;(01010001101000111101100011010000) (3270672) (1369692368) (51A3D8D0)   ;(01111010111101111101001110011110) (833300692) (2063061918) (7AF7D39E)   ;(01000111011000011011010100000011) (-1417151245) (1197585667) (4761B503)   ;(00101010100101110110111000010100) (950699728) (714567188) (2A976E14)   ;
;16;(10011000000101000001000001000001) (1669683267) (-1743515583) (-6-7-14-11-14-15-11-15)    ;(01001100000111110110010001110001) (-739821487) (1277125745) (4C1F6471)   ;(01000001110111000000101000110101) (-1980478583) (1104939573) (41DC0A35)   ;(01111101010010000100101011100011) (1079594399) (2101889763) (7D484AE3)   ;(00101010000100110010100111110011) (909657467) (705898995) (2A1329F3)   ;(01000100111011001111010010011001) (-1674311417) (1156379801) (44ECF499)   ;(11011100110011011101000100100101) (-19460037) (-590491355) (-2-3-3-2-2-14-13-11)   ;(00100100000000010100001011101001) (105274055) (604062441) (240142E9)   ;
;24;(00111011011111100100101100000101) (-1252489187) (998132485) (3B7E4B05)    ;(10111011100100101110011101100010) (1714269412) (-1148000414) (-4-4-6-13-1-8-9-14)   ;(01000101100101001010001111000101) (-1602361943) (1167369157) (4594A3C5)   ;(11101010000011011001010000001111) (1720501535) (-368208881) (-1-5-15-2-6-11-15-1)   ;(01100110010100100101110101111100) (-1817994370) (1716673916) (66525D7C)   ;(00001111010101010010001001000010) (1725221102) (257237570) (F552242)   ;(01000101001010111101010100101101) (-1634731193) (1160500525) (452BD52D)   ;(11010001111101001110110100010001) (-1307644061) (-772477679) (-2-140-11-1-2-14-15)   ;
;32;(01011101010110010000010000100010) (1378718394) (1566114850) (5D590422)    ;(11001000000000010110101101011111) (1812422351) (-939431073) (-3-7-15-14-9-4-10-1)   ;(10011010101110010100111100000111) (1920920573) (-1699131641) (-6-5-4-6-110-15-9)   ;(00010110101110101100100110110100) (-1638422632) (381340084) (16BAC9B4)   ;(11111110010101101001101011100011) (-152262435) (-27878685) (-1-10-9-6-5-1-13)   ;(11000110111000011110011011100111) (1482520161) (-958273817) (-3-9-1-14-1-9-1-9)   ;(00101111111100011001100100110010) (1479347166) (804362546) (2FF19932)   ;(11111110101100000101100010101101) (-123723523) (-21997395) (-1-4-15-10-7-5-3)   ;
;40;(00011101110011001110011001010001) (-731804175) (499967569) (1DCCE651)    ;(11100001100010111001101111111011) (659905291) (-510944261) (-1-14-7-4-6-40-5)   ;(11100010111101001111110001100100) (792365662) (-487261084) (-1-130-110-3-9-12)   ;(00000101110100110100100001000111) (564644107) (97732679) (5D34847)   ;(00000111011110101000000101000011) (736500503) (125468995) (77A8143)   ;(00101100111001000010000001111111) (1176052881) (753148031) (2CE4207F)   ;(00111111001111100101000100010011) (-872484169) (1061048595) (3F3E5113)   ;(11000010010011010010100000000011) (1035380817) (-1035130877) (-3-13-11-2-13-7-15-13)   ;
;48;(11100010100010011011010100000011) (759521921) (-494291709) (-1-13-7-6-4-10-15-13)    ;(11010001011010111100110101001110) (-1350063966) (-781464242) (-2-14-9-4-3-2-11-2)   ;(01010111101010000100000111001111) (604557069) (1470644687) (57A841CF)   ;(00010001100101001111011101010100) (2145173524) (294975316) (1194F754)   ;(01011100100100100101101000110001) (1296971413) (1553095217) (5C925A31)   ;(01000000111111010110100101000110) (-2070219142) (1090349382) (40FD6946)   ;(11100011100101111110010111010111) (862952245) (-476584489) (-1-12-6-8-1-10-2-9)   ;(11101010110110100111010101010011) (1783662041) (-354781869) (-1-5-2-5-8-10-10-13)   ;
;56;(11101011101010001110110000000001) (1869355519) (-341251071) (-1-4-5-7-1-3-15-15)    ;(11110101101100111001110100001011) (-1223061365) (-172778229) (-10-4-12-6-2-15-5)   ;(10001000101011110011100110100011) (-281692191) (-2001782365) (-7-7-50-12-6-5-13)   ;(01011011011111110010010000111110) (1190138428) (1535059006) (5B7F243E)   ;(01001111001010111011010010111010) (-434751376) (1328264378) (4F2BB4BA)   ;(10010100010100011010001000110100) (1088994230) (-1806589388) (-6-11-10-14-5-13-12-12)   ;(00010000111111011001100001001101) (2077314115) (285055053) (10FD984D)   ;(10101101010011101111010011110111) (-106721763) (-1387334409) (-5-2-11-10-110-9)   ;
;64;(01111111111010010111111110001011) (1329826669) (2146008971) (7FE97F8B)    ;(00001000111010100110000101001101) (1072460515) (149578061) (8EA614D)   ;(10011111001011000101110011110100) (-1917237766) (-1624482572) (-60-13-3-10-30-12)   ;(00111111100100001011011110100010) (-845800950) (1066448802) (3F90B7A2)   ;(10001100001010111100011101110100) (77416730) (-1943287948) (-7-3-13-4-3-8-8-12)   ;(01000101110111010110001110100101) (-1580222003) (1172136869) (45DD63A5)   ;(00110010000001000011001010011100) (1906063938) (839135900) (3204329C)   ;(10011001000010011011111000001101) (1767010181) (-1727414771) (-6-6-15-6-4-1-15-3)   ;
;72;(10111110011001011100100101111011) (2001050443) (-1100625541) (-4-1-9-10-3-6-8-5)    ;(01111000111100111101010010100100) (632301300) (2029245604) (78F3D4A4)   ;(00111110111010001011011100011100) (-917801158) (1055438620) (3EE8B71C)   ;(10011110100110100000110111100100) (-1983887386) (-1634071068) (-6-1-6-5-15-2-1-12)   ;(01010110110110110100001001101011) (519157505) (1457209963) (56DB426B)   ;(11100110100001101001110110000001) (1158706119) (-427385471) (-1-9-7-9-6-2-7-15)   ;(00100000101010110000011001010010) (-242364174) (548079186) (20AB0652)   ;(00000101110100100100011111101101) (564443755) (97667053) (5D247ED)   ;
;80;(00011110110111001100111100010010) (-627819874) (517787410) (1EDCCF12)    ;(00011110010010000011101101011010) (-672931764) (508050266) (1E483B5A)   ;(10001110010010001110111100011110) (286840602) (-1907822818) (-7-1-11-7-10-14-2)   ;(11110001100110101110111110111111) (-1631210101) (-241504321) (-14-6-5-10-4-1)   ;(10011000001100110101110100100011) (1679329609) (-1741464285) (-6-7-12-12-10-2-13-13)   ;(10010101010010101100100100100011) (1187217609) (-1790260957) (-6-10-11-5-3-6-13-13)   ;(01000110011110011100111011010110) (-1511136322) (1182387926) (4679CED6)   ;(10101110000110001101100110111000) (-24139462) (-1374103112) (-5-1-14-7-2-6-4-8)   ;
;88;(10111110010101111101101101001000) (1995461378) (-1101538488) (-4-1-10-8-2-4-11-8)    ;(00101010111110010011001111100011) (981264447) (720974819) (2AF933E3)   ;(00111111000001001110001001000100) (-888773488) (1057284676) (3F04E244)   ;(01011101000100011100100101011000) (1356860882) (1561446744) (5D11C958)   ;(01100101101111011010100011001011) (-1885126631) (1706928331) (65BDA8CB)   ;(11000101001111111110011001100100) (1329919958) (-985667996) (-3-10-120-1-9-9-12)   ;(01111001011111001110101011001000) (694714366) (2038229704) (797CEAC8)   ;(10101010101001000000011011100101) (-379290785) (-1432090907) (-5-5-5-11-15-9-1-11)   ;
;96;(11110111100001011110001001001110) (-1036416662) (-142220722) (-8-7-10-1-13-11-2)    ;(10010101010100010000000001110111) (1188873333) (-1789853577) (-6-10-10-14-15-15-8-9)   ;(01011011011011110101010110100011) (1186168995) (1534023075) (5B6F55A3)   ;(00101010001111000111010010011010) (922104936) (708605082) (2A3C749A)   ;(10101001001011100110101011100110) (-516828784) (-1456575770) (-5-6-13-1-9-5-1-10)   ;(10110010000100010111111110110000) (573983528) (-1307476048) (-4-13-14-14-80-50)   ;(00100110001010100010010101001110) (317455220) (640296270) (262A254E)   ;(10111000110001001101101001110100) (1430861034) (-1195058572) (-4-7-3-11-2-5-8-12)   ;
;104;(11110110100100000111000011101110) (-1133707422) (-158306066) (-9-6-15-8-15-1-2)    ;(10011110011111111000000010111000) (-1992593862) (-1635811144) (-6-1-80-7-15-4-8)   ;(10000011010001010010100010110100) (-1014102570) (-2092619596) (-7-12-11-10-13-7-4-12)   ;(01001010101011110110110110011000) (-893817018) (1253010840) (4AAF6D98)   ;(10010110000000100011001101110010) (1265104728) (-1778240654) (-6-9-15-13-12-12-8-14)   ;(11010001000101100110001111101101) (-1377348727) (-787061779) (-2-14-14-9-9-12-1-3)   ;(00110011101000111100000000000111) (2055772711) (866369543) (33A3C007)   ;(00001110011111110000011011101110) (1637603356) (243205870) (E7F06EE)   ;
;112;(00110100001110000101011110000111) (2121086311) (876107655) (34385787)    ;(00101110110111111101011110110000) (1372786364) (786421680) (2EDFD7B0)   ;(00000000110101100000111001001011) (65407113) (14028363) (D60E4B)   ;(01001001010100110101110000110000) (-1022827588) (1230199856) (49535C30)   ;(11101000001111110101110000010100) (1534845542) (-398500844) (-1-7-120-10-3-14-12)   ;(01011110000011000100110001011001) (1455562483) (1577864281) (5E0C4C59)   ;(00011101011110111001010001001010) (-758255184) (494638154) (1D7B944A)   ;(01101010111001101001011100110001) (-1170937483) (1793496881) (6AE69731)   ;
;120;(10111111100001000001010011100100) (2110718214) (-1081862940) (-40-7-11-14-11-1-12)    ;(01110100010100011100001000010010) (-18109922) (1951515154) (7451C212)   ;(01110100111011011110011011010010) (30912378) (1961748178) (74EDE6D2)   ;(00001000000011101010111110100101) (1003527645) (135180197) (80EAFA5)   ;(11110010000100000101001011011000) (-1573726450) (-233811240) (-13-14-15-10-13-2-8)   ;(11001100000010000001100111111011) (-2080795709) (-871884293) (-3-3-15-7-14-60-5)   ;(10001001100100111110010110110110) (-190564168) (-1986796106) (-7-6-6-12-1-10-4-10)   ;(11100010000011110010110111110110) (720816284) (-502321674) (-1-13-150-13-20-10)   ;
;128;(00001111001001100111101001100101) (1711475145) (254179941) (F267A65)    ;(01111010100011101000010000000111) (801051063) (2056160263) (7A8E8407)   ;(11100111101111100110010101101101) (1274652073) (-406952595) (-1-8-4-1-9-10-9-3)   ;(00000001101110100100110010100011) (156446243) (28986531) (1BA4CA3)   ;(01111111100110011000111001000100) (1303856160) (2140769860) (7F998E44)   ;(00101001110110000011010000100000) (871064744) (702034976) (29D83420)   ;(00010100100111111001101001110011) (-1847252133) (346004083) (149F9A73)   ;(01100100001110101110010100011110) (-2025888508) (1681581342) (643AE51E)   ;
;136;(00010010010101110001010011010011) (-2069354973) (307696851) (125714D3)    ;(01101110010010011101110000100001) (-820094903) (1850334241) (6E49DC21)   ;(00001011001000100111100101000110) (1310474506) (186808646) (B227946)   ;(00110110000010101000001101111101) (-1987433017) (906658685) (360A837D)   ;(10110010000110000111000001110100) (575776034) (-1307021196) (-4-13-14-7-8-15-8-12)   ;(00010111101100001011110110111101) (-1540830621) (397458877) (17B0BDBD)   ;(10010011100011111100011100111101) (1008416641) (-1819293891) (-6-12-70-3-8-12-3)   ;(11100111001111110101000000011110) (1234839554) (-415281122) (-1-8-120-10-15-14-2)   ;
;144;(01110000101101011011100001111110) (-387116768) (1890957438) (70B5B87E)    ;(00101010001010101110110110001010) (917599316) (707456394) (2A2AED8A)   ;(11111001011011001100100010000001) (-644633577) (-110311295) (-6-9-3-3-7-7-15)   ;(00000010000110110100100111100001) (206644741) (35342817) (21B49E1)   ;(10000110100100010110000000001101) (-691066819) (-2037293043) (-7-9-6-14-9-15-15-3)   ;(10110100010111100001110100010010) (797122292) (-1268900590) (-4-11-10-1-14-2-14-14)   ;(01100100110110010110010001001110) (-1976188828) (1691968590) (64D9644E)   ;(01001000011011001011101011111001) (-1114348277) (1215085305) (486CBAF9)   ;
;152;(00111000011010101100111100100000) (-1557387152) (946523936) (386ACF20)    ;(00001101000100111000010011010100) (1504702324) (219382996) (D1384D4)   ;(01100010010001010101111101110111) (2073773919) (1648713591) (62455F77)   ;(10000110011011111101111000100000) (-701569796) (-2039488992) (-7-9-90-2-1-140)   ;(00000000011011111110110011101100) (33766354) (7335148) (6FECEC)   ;(10010100111010000100010100010100) (1136715590) (-1796717292) (-6-11-1-7-11-10-14-12)   ;(01111011101010111100001100110011) (910290519) (2074854195) (7BABC333)   ;(10101111101010101000010001000101) (122207975) (-1347779515) (-50-5-5-7-11-11-11)   ;
;160;(10110001000101110101111000111010) (475362942) (-1323868614) (-4-14-14-8-10-1-12-6)    ;(11100000100011011110011000101001) (560552569) (-527571415) (-1-15-7-2-1-9-13-7)   ;(01111111000100101010010100101101) (1262071511) (2131928365) (7F12A52D)   ;(00001110001100100010100100001001) (1614424411) (238168329) (E322909)   ;(00011000011110000100110111000110) (-1258920590) (410537414) (18784DC6)   ;(10110010001110111100110000100000) (586451908) (-1304703968) (-4-13-12-4-3-3-140)   ;(00100110011011001001111000110100) (338149768) (644652596) (266C9E34)   ;(11001000010101111110101011110011) (1837922177) (-933762317) (-3-7-10-8-1-50-13)   ;
;168;(00101010111000111011000101100100) (975763248) (719565156) (2AE3B164)    ;(00000011100010101100111100101010) (342547452) (59428650) (38ACF2A)   ;(11000001101010111100011000001101) (964899829) (-1045707251) (-3-14-5-4-3-9-15-3)   ;(10001010111101111000011110111101) (-59623159) (-1963489347) (-7-50-8-7-8-4-3)   ;(00000100001101110010001110101001) (415621651) (70722473) (43723A9)   ;(11000011011111001001010100101101) (1149269269) (-1015245523) (-3-12-8-3-6-10-13-3)   ;(01101001001110100011011000011111) (-1326017907) (1765422623) (693A361F)   ;(11011010010010111000111010011001) (-260103251) (-632582503) (-2-5-11-4-7-1-6-7)   ;
;176;(11111011100011111101101100010000) (-434022360) (-74458352) (-4-70-2-4-150)    ;(01001101011000110110010111110010) (-616820886) (1298359794) (4D6365F2)   ;(01110001001000110101100011101001) (-331796593) (1898141929) (712358E9)   ;(10000101110110101110000011111010) (-768766462) (-2049253126) (-7-10-2-5-1-150-6)   ;(01111110100000101010010000011000) (1198071086) (2122490904) (7E82A418)   ;(11010011010010010011011101101000) (-1160576934) (-750176408) (-2-12-11-6-12-8-9-8)   ;(01110011100111000110010111101100) (-95388190) (1939629548) (739C65EC)   ;(01110011101101100110101100011001) (-86985513) (1941334809) (73B66B19)   ;
;184;(00100010000101000010100000010110) (-89943270) (571746326) (22142816)    ;(11111111010010011000001100100010) (-55476336) (-11959518) (-11-6-7-12-13-14)   ;(00110010011001100100100101011110) (1936477240) (845564254) (3266495E)   ;(11100010011011101000001000010100) (750690542) (-496074220) (-1-13-9-1-7-13-14-12)   ;(11001000110001000111000100110001) (1873227275) (-926650063) (-3-7-3-11-8-14-12-15)   ;(01100110000001111001001111011000) (-1840739214) (1711772632) (660793D8)   ;(01101000100111111000110101101001) (-1394744393) (1755286889) (689F8D69)   ;(11111010101011100011010000001011) (-524345765) (-89246709) (-5-5-1-12-11-15-5)   ;
;192;(00110111010100011000101110100111) (-1865628945) (928091047) (37518BA7)    ;(11110010100001100101111111100101) (-1536320033) (-226074651) (-13-7-9-100-1-11)   ;(00011011101101000100111100111101) (-939919821) (464801597) (1BB44F3D)   ;(00111011110011100100010011000101) (-1226492287) (1003373765) (3BCE44C5)   ;(10101111111100101101000110001000) (144256478) (-1343041144) (-500-13-2-14-7-8)   ;(10011000010101000100001011011010) (1689714498) (-1739308326) (-6-7-10-11-11-13-2-6)   ;(10000101101110110101100010111101) (-778672559) (-2051319619) (-7-10-4-4-10-7-4-3)   ;(00001100010100110001001101011101) (1424611535) (206771037) (C53135D)   ;
;200;(01001001010111111000000010111100) (-1019783374) (1230995644) (495F80BC)    ;(10000101001111001001010111011100) (-818214100) (-2059627044) (-7-10-12-3-6-10-2-4)   ;(11011101111010010011011111110001) (89423279) (-571918351) (-2-2-1-6-12-80-15)   ;(01000001100011111001010001010010) (-2003771526) (1099928658) (418F9452)   ;(01110110011010010110010000011100) (189811090) (1986618396) (7669641C)   ;(00001110011101010010010000110100) (1635222064) (242558004) (E752434)   ;(10110000111111100001011110100111) (447119517) (-1325525081) (-4-150-1-14-8-5-9)   ;(11010001101111101001101110001000) (-1325294874) (-776037496) (-2-14-4-1-6-4-7-8)   ;
;208;(11001111101111111110101101110110) (-1725044916) (-809505930) (-30-40-1-4-8-10)    ;(10000000101101001000101000010001) (-1280221813) (-2135651823) (-7-15-4-11-7-5-14-15)   ;(10010011001001111100011010011110) (976416402) (-1826109794) (-6-12-13-8-3-9-6-2)   ;(10111110110010100101101010001000) (2032161078) (-1094034808) (-4-1-3-5-10-5-7-8)   ;(11100111000111010100001010001111) (1224430735) (-417512817) (-1-8-14-2-11-13-7-1)   ;(10110011000110001101001001110101) (675857035) (-1290218891) (-4-12-14-7-2-13-8-11)   ;(01010110111111101010001101011110) (530037888) (1459528542) (56FEA35E)   ;(00010100000011001101011010111101) (-1891814021) (336385725) (140CD6BD)   ;
;216;(10111000110010010011011111001110) (1431939586) (-1194772530) (-4-7-3-6-12-8-3-2)    ;(01010100000011101110101000110110) (256081418) (1410263606) (540EEA36)   ;(11101110010110001111110001111111) (2143365695) (-296158081) (-1-1-10-70-3-8-1)   ;(01010110000101011100001110001001) (457857963) (1444266889) (5615C389)   ;(01000110011010010010101011010000) (-1515258328) (1181297360) (46692AD0)   ;(01011100011100010011111001010001) (1286753473) (1550925393) (5C713E51)   ;(01101011101010010101111101100000) (-1090193404) (1806262112) (6BA95F60)   ;(00001110000101100110011100110010) (1605463462) (236349234) (E166732)   ;
;224;(10101100000011100100100111110101) (-226849365) (-1408349707) (-5-3-15-1-11-60-11)    ;(11001001101001011110101001110110) (1963521980) (-911873418) (-3-6-5-10-1-5-8-10)   ;(00000101101100000100110110000110) (554046606) (95440262) (5B04D86)   ;(10110010100110101100011100010010) (616249292) (-1298479342) (-4-13-6-5-3-8-14-14)   ;(01001110001101000100010010010011) (-532441425) (1312048275) (4E344493)   ;(11010100010111101101111001001000) (-1055253374) (-731980216) (-2-11-10-1-2-1-11-8)   ;(00111101101001111110010000100110) (-1038172546) (1034413094) (3DA7E426)   ;(01001101011010101000100100110111) (-614979181) (1298827575) (4D6A8937)   ;
;232;(10011001101101011001101111010100) (1819988890) (-1716151340) (-6-6-4-10-6-4-2-12)    ;(00011111100010100101011101010001) (-552513775) (529160017) (1F8A5751)   ;(10001011000001111110011001001110) (-33563718) (-1962416562) (-7-4-15-8-1-9-11-2)   ;(10110100110111001101010010010110) (836858096) (-1260596074) (-4-11-2-3-2-11-6-10)   ;(01000010111110000100111111100110) (-1871435902) (1123569638) (42F84FE6)   ;(11110001110101011001010100101111) (-1612465321) (-237660881) (-14-2-10-6-10-13-1)   ;(10100010111001011010010000101101) (-1358972075) (-1562008531) (-5-13-1-10-5-11-13-3)   ;(00010101101100011010111100010110) (-1740639870) (363966230) (15B1AF16)   ;
;240;(00010110100000000001001010111100) (-1654956022) (377492156) (168012BC)    ;(00101110001001110110011000010010) (1316695726) (774333970) (2E276612)   ;(10001001100100010011111010101010) (-191089582) (-1986969942) (-7-6-6-14-12-1-5-6)   ;(11000110000001111010000110100010) (1413877456) (-972578398) (-3-9-15-8-5-14-5-14)   ;(11111101100010110101010001001101) (-235125663) (-41200563) (-2-7-4-10-11-11-3)   ;(10101110110000110001101001010011) (30320993) (-1362945453) (-5-1-3-12-14-5-10-13)   ;(00100101111110010101100010101101) (281286959) (637098157) (25F958AD)   ;(00110110010110010000001111101100) (-1963732838) (911803372) (365903EC)   ;
;248;(00010100011101100001100001100101) (-1859553151) (343283813) (14761865)    ;(01010110100011001100001000111011) (495657425) (1452065339) (568CC23B)   ;(10110000001110000110001100000101) (385767275) (-1338481915) (-4-15-12-7-9-12-15-11)   ;(11111011100111101011110110001010) (-430241166) (-73482870) (-4-6-1-4-2-7-6)   ;(10100010010110010001000111010100) (-1404083406) (-1571221036) (-5-13-10-6-14-14-2-12)   ;(10000000011011100011111110111011) (-1301889161) (-2140258373) (-7-15-9-1-120-4-5)   ;(10011101111100110101001001100100) (-2055642986) (-1644998044) (-6-20-12-10-13-9-12)   ;(11010110001010110011100000010100) (-870176458) (-701810668) (-2-9-13-4-12-7-14-12)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_fhc1:auto_generated|ALTSYNCRAM                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 4,033 / 47,787 ( 8 % )  ;
; C16 interconnects           ; 56 / 1,804 ( 3 % )      ;
; C4 interconnects            ; 2,327 / 31,272 ( 7 % )  ;
; Direct links                ; 556 / 47,787 ( 1 % )    ;
; Global clocks               ; 9 / 20 ( 45 % )         ;
; Local interconnects         ; 1,495 / 15,408 ( 10 % ) ;
; R24 interconnects           ; 46 / 1,775 ( 3 % )      ;
; R4 interconnects            ; 2,667 / 41,310 ( 6 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.08) ; Number of LABs  (Total = 223) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 5                             ;
; 3                                           ; 3                             ;
; 4                                           ; 3                             ;
; 5                                           ; 4                             ;
; 6                                           ; 8                             ;
; 7                                           ; 3                             ;
; 8                                           ; 3                             ;
; 9                                           ; 4                             ;
; 10                                          ; 9                             ;
; 11                                          ; 8                             ;
; 12                                          ; 2                             ;
; 13                                          ; 8                             ;
; 14                                          ; 18                            ;
; 15                                          ; 36                            ;
; 16                                          ; 102                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.35) ; Number of LABs  (Total = 223) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 154                           ;
; 1 Clock                            ; 199                           ;
; 1 Clock enable                     ; 72                            ;
; 1 Sync. clear                      ; 12                            ;
; 1 Sync. load                       ; 25                            ;
; 2 Async. clears                    ; 10                            ;
; 2 Clock enables                    ; 38                            ;
; 2 Clocks                           ; 15                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.69) ; Number of LABs  (Total = 223) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 1                             ;
; 2                                            ; 6                             ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 4                             ;
; 6                                            ; 0                             ;
; 7                                            ; 4                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 2                             ;
; 11                                           ; 1                             ;
; 12                                           ; 5                             ;
; 13                                           ; 0                             ;
; 14                                           ; 5                             ;
; 15                                           ; 3                             ;
; 16                                           ; 9                             ;
; 17                                           ; 4                             ;
; 18                                           ; 11                            ;
; 19                                           ; 9                             ;
; 20                                           ; 20                            ;
; 21                                           ; 9                             ;
; 22                                           ; 10                            ;
; 23                                           ; 13                            ;
; 24                                           ; 17                            ;
; 25                                           ; 18                            ;
; 26                                           ; 10                            ;
; 27                                           ; 9                             ;
; 28                                           ; 18                            ;
; 29                                           ; 7                             ;
; 30                                           ; 8                             ;
; 31                                           ; 3                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.70) ; Number of LABs  (Total = 223) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 12                            ;
; 2                                               ; 15                            ;
; 3                                               ; 10                            ;
; 4                                               ; 9                             ;
; 5                                               ; 21                            ;
; 6                                               ; 14                            ;
; 7                                               ; 13                            ;
; 8                                               ; 18                            ;
; 9                                               ; 19                            ;
; 10                                              ; 9                             ;
; 11                                              ; 16                            ;
; 12                                              ; 17                            ;
; 13                                              ; 4                             ;
; 14                                              ; 10                            ;
; 15                                              ; 10                            ;
; 16                                              ; 18                            ;
; 17                                              ; 2                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 2                             ;
; 21                                              ; 2                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.35) ; Number of LABs  (Total = 223) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 1                             ;
; 3                                            ; 13                            ;
; 4                                            ; 13                            ;
; 5                                            ; 3                             ;
; 6                                            ; 11                            ;
; 7                                            ; 5                             ;
; 8                                            ; 7                             ;
; 9                                            ; 4                             ;
; 10                                           ; 1                             ;
; 11                                           ; 8                             ;
; 12                                           ; 7                             ;
; 13                                           ; 8                             ;
; 14                                           ; 10                            ;
; 15                                           ; 10                            ;
; 16                                           ; 9                             ;
; 17                                           ; 14                            ;
; 18                                           ; 4                             ;
; 19                                           ; 10                            ;
; 20                                           ; 11                            ;
; 21                                           ; 10                            ;
; 22                                           ; 10                            ;
; 23                                           ; 1                             ;
; 24                                           ; 6                             ;
; 25                                           ; 5                             ;
; 26                                           ; 2                             ;
; 27                                           ; 9                             ;
; 28                                           ; 8                             ;
; 29                                           ; 6                             ;
; 30                                           ; 1                             ;
; 31                                           ; 2                             ;
; 32                                           ; 3                             ;
; 33                                           ; 4                             ;
; 34                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 36           ; 0            ; 0            ; 0            ; 58        ; 0            ; 0            ; 58        ; 58        ; 0            ; 44           ; 0            ; 0            ; 26           ; 0            ; 44           ; 26           ; 0            ; 0            ; 0            ; 44           ; 0            ; 0            ; 0            ; 0            ; 0            ; 58        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 58           ; 22           ; 58           ; 58           ; 58           ; 0         ; 58           ; 58           ; 0         ; 0         ; 58           ; 14           ; 58           ; 58           ; 32           ; 58           ; 14           ; 32           ; 58           ; 58           ; 58           ; 14           ; 58           ; 58           ; 58           ; 58           ; 58           ; 0         ; 58           ; 58           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; DRAM_CAS_N          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA_0           ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA_1           ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TXD            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMV_CLK_IN          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMV_SYS_RES_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMV_SPI_IN          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMV_SPI_CLK         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMV_SPI_EN          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMV_LVDS_OUTCH01    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMV_LVDS_OUTCH09    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMV_LVDS_OUTCTR     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMV_LVDS_CLK        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMV_SPI_OUT         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RXD            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP3C16F484C6 for design "de0_cyclone3"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|pll" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|_clk0 port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -3 degrees (-192 ps) for cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|_clk1 port
Info (15575): None of the inputs fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode are set as the compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCTR" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCTR" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH01" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
    Info (15574): Input "CMV_LVDS_OUTCH09" that is fed by the compensated output clock of PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode has been set as a compensated input
Info (15535): Implemented PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-2500 ps) for cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock port
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of -18 degrees (-2500 ps) for cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|wire_lvds_rx_pll_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 54 pins of 54 total pins
    Info (169086): Pin DRAM_CAS_N not assigned to an exact location on the device
    Info (169086): Pin DRAM_CKE not assigned to an exact location on the device
    Info (169086): Pin DRAM_CS_N not assigned to an exact location on the device
    Info (169086): Pin DRAM_LDQM not assigned to an exact location on the device
    Info (169086): Pin DRAM_UDQM not assigned to an exact location on the device
    Info (169086): Pin DRAM_BA_0 not assigned to an exact location on the device
    Info (169086): Pin DRAM_BA_1 not assigned to an exact location on the device
    Info (169086): Pin DRAM_RAS_N not assigned to an exact location on the device
    Info (169086): Pin DRAM_WE_N not assigned to an exact location on the device
    Info (169086): Pin DRAM_CLK not assigned to an exact location on the device
    Info (169086): Pin UART_TXD not assigned to an exact location on the device
    Info (169086): Pin CMV_CLK_IN not assigned to an exact location on the device
    Info (169086): Pin CMV_SYS_RES_N not assigned to an exact location on the device
    Info (169086): Pin CMV_SPI_IN not assigned to an exact location on the device
    Info (169086): Pin CMV_SPI_CLK not assigned to an exact location on the device
    Info (169086): Pin CMV_SPI_EN not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[11] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[10] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[9] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[8] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[7] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[6] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[5] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[4] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[3] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[2] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[1] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[0] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[15] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[14] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[13] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[12] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[11] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[10] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[9] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[8] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[7] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[6] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[5] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[4] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[3] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[2] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[1] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[0] not assigned to an exact location on the device
    Info (169086): Pin CMV_LVDS_OUTCH01 not assigned to an exact location on the device
    Info (169086): Pin KEY[2] not assigned to an exact location on the device
    Info (169086): Pin CMV_LVDS_OUTCH09 not assigned to an exact location on the device
    Info (169086): Pin CMV_LVDS_OUTCTR not assigned to an exact location on the device
    Info (169086): Pin KEY[0] not assigned to an exact location on the device
    Info (169086): Pin CLOCK_50 not assigned to an exact location on the device
    Info (169086): Pin CMV_LVDS_CLK not assigned to an exact location on the device
    Info (169086): Pin KEY[1] not assigned to an exact location on the device
    Info (169086): Pin CMV_SPI_OUT not assigned to an exact location on the device
    Info (169086): Pin UART_RXD not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios/nios/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios/nios/synthesis/submodules/nios_CPU.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CMV_LVDS_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: cmv_controller_inst|inst1|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: cmv_controller_inst|inst1|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: cmv_controller_inst|inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: cmv_controller_inst|inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|_clk0 (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|_clk1 (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock (placed in counter C0 of PLL_3)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|wire_lvds_rx_pll_clk[1] (placed in counter C1 of PLL_3)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node KEY[2]~input (placed in PIN G1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node KEY[1]~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0
Info (176353): Automatically promoted node cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_rf_wren
        Info (176357): Destination node cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0
Info (176353): Automatically promoted node cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|active_rnw~3
        Info (176357): Destination node cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|active_cs_n~0
        Info (176357): Destination node cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_refs[0]
        Info (176357): Destination node cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_refs[2]
        Info (176357): Destination node cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_refs[1]
Info (176353): Automatically promoted node cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 6 input, 27 output, 16 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  44 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:09
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.45 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (15062): PLL "cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll" in Source Synchronous mode with compensated output clock set to clk[0] is not fully compensated because it does not feed an I/O input register
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/output_files/de0_cyclone3.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 941 megabytes
    Info: Processing ended: Tue Jun 07 16:56:19 2016
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:00:34


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/output_files/de0_cyclone3.fit.smsg.


