# TinyTinyTPU

A minimal 2Ã—2 systolic-array TPU-style matrix-multiply unit, implemented in Verilog.

The project showcases the core architectural ideas behind the TPU v1 MMUâ€”Processing Elements, weight-stationary dataflow, systolic wave timing, and post-processing accumulationâ€”shrunk down for clarity and easy simulation.

â¸»

## ğŸ“¦ Project Structure Overview

This repository contains:
	â€¢	A Processing Element (PE) building block
	â€¢	A 2Ã—2 Matrix Multiply Unit (MMU) composed of four PEs
	â€¢	A full Unified Buffer (UB)
	â€¢	A Dual-Weight FIFO for staggered loading
	â€¢	An Accumulator for ReLU + quantization
	â€¢	Complete testbenches for every module

Together, they form a tiny but faithful model of a systolic TPU pipeline.

â¸»

## ğŸ”§ Core RTL Modules

### pe.v â€” Processing Element

The PE is the fundamental compute block.

Each PE performs:
	â€¢	Multiplyâ€“Accumulate (MAC)
psum_out = psum_in + (in_act Ã— weight)
	â€¢	Data forwarding
	â€¢	Activation â†’ right
	â€¢	Partial sum â†’ downward
	â€¢	Weight loading (Weight-Stationary mode)

Key Signals

Signal	Description
in_act, out_act	Activation input/output
in_psum, out_psum	Partial sum in/out
load_weight	Captures weight internally

Design Notes
	â€¢	Single-cycle, no FSM
	â€¢	Perfectly suited for systolic + pipelined architectures (e.g., TPU v1)

â¸»

### mmu.v â€” 2Ã—2 Systolic Array

Instantiates PEs in a grid:

PE00 â†’ PE01
  â†“      â†“
PE10 â†’ PE11

Responsibilities
	â€¢	Feeds activations into the top row
	â€¢	Loads weights into the columns (weight-stationary)
	â€¢	Collects final 2Ã—2 matrix output (C matrix)

Dataflow Concept
	â€¢	A activations stream left â†’ right
	â€¢	B weights remain stationary in each PE column
	â€¢	Partial sums accumulate as they move top â†’ bottom

This is a miniature version of the TPU v1 MMU.

â¸»

### unified_buffer.v â€” On-Chip SRAM

The Unified Buffer acts as the systemâ€™s central memory.

Responsibilities
	1.	Staggered Feeder
	â€¢	Independent row read-enables
	â€¢	Allows:

Row0 @ T
Row1 @ T+1

enabling the diagonal systolic wave.

	2.	Loopback Storage
	â€¢	Receives accumulator output
	â€¢	Enables multi-layer pipelines

Modeled as a dual-port RAM.

â¸»

### dual_weight_fifo.v â€” Staggered Load / Parallel Pop

Solves the classic bandwidth mismatch between external memory and systolic arrays.

Features
	â€¢	Staggered Push:
Loads weights into two FIFOs via a shared narrow bus.
	â€¢	Parallel Pop:
Outputs both column weights simultaneously during compute.

Internally uses two circular buffers to decouple timing.

â¸»

### accumulator.v â€” Post-Processing

Bridges the gap between 16-bit MAC results and 8-bit storage.

Includes:
	â€¢	ReLU activation (negative clamp)
	â€¢	Quantization / saturation back to 8-bit
(e.g., clamp values >255)

Outputs are written back to the Unified Buffer.

â¸»

## ğŸ§ª Testbenches

pe_tb.v â€” PE Testbench
	â€¢	Verifies standalone PE behavior
	â€¢	Tests MAC correctness, forwarding behavior, and psum propagation

â¸»

mmu_tb.v â€” MMU Testbench

Simulation happens in two phases:
	1.	Weight Load Phase â€” configure PEs
	2.	Activation Stream Phase â€” create staggered systolic wave

Checks that output equals A Ã— B for a 2Ã—2 multiply.

â¸»

ub_tb.v â€” Unified Buffer Testbench

Validates:
	â€¢	Correct row-stagger behavior
	â€¢	Correct bubble insertion when rows are disabled

Ensures the systolic wave is preserved.

â¸»

dual_weight_fifo_tb.v â€” FIFO Testbench

Verifies:
	â€¢	Interleaved push sequence (Left, Right, Left, Right)
	â€¢	Simultaneous dual pop outputs

Ensures correct weight availability per column.

â¸»

## ğŸ“ File Layout

tinytinyTPU/
â”‚
â”œâ”€â”€ tinytinyTPU.srcs/
â”‚   â”œâ”€â”€ sources_1/new/
â”‚   â”‚   â”œâ”€â”€ pe.v
â”‚   â”‚   â”œâ”€â”€ mmu.v
â”‚   â”‚   â”œâ”€â”€ unified_buffer.v
â”‚   â”‚   â”œâ”€â”€ dual_weight_fifo.v
â”‚   â”‚   â””â”€â”€ accumulator.v
â”‚   â””â”€â”€ sim_1/new/
â”‚       â”œâ”€â”€ pe_tb.v
â”‚       â”œâ”€â”€ mmu_tb.v
â”‚       â”œâ”€â”€ ub_tb.
â”‚       â””â”€â”€ dual_weight_fifo_tb.v
â”‚
â”œâ”€â”€ tinytinyTPU.xpr        # Vivado project file
â””â”€â”€ README.md              # (you are here)

Note:
All .cache/, .sim/, .wdb, .jou, .log files are Vivado-generated.
