{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@362:372@HdlIdDef", "  wire    [ 13:0]                               up_waddr_s;\n  wire    [ 31:0]                               up_wdata_s;\n  wire                                          up_wack_s;\n  wire                                          up_rreq_s;\n  wire    [ 13:0]                               up_raddr_s;\n  wire    [ 31:0]                               up_rdata_s;\n  wire                                          up_rack_s;\n\n  // debug interface\n\n  assign rx_mon_data = {rx_sync, rx_sysref, rx_ip_sof, rx_ip_data, rx_mon_data_s[((PCORE_NUM_OF_RX_LANES*50)-1):0]};\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@363:373", "  wire    [ 31:0]                               up_wdata_s;\n  wire                                          up_wack_s;\n  wire                                          up_rreq_s;\n  wire    [ 13:0]                               up_raddr_s;\n  wire    [ 31:0]                               up_rdata_s;\n  wire                                          up_rack_s;\n\n  // debug interface\n\n  assign rx_mon_data = {rx_sync, rx_sysref, rx_ip_sof, rx_ip_data, rx_mon_data_s[((PCORE_NUM_OF_RX_LANES*50)-1):0]};\n  assign rx_mon_trigger = {rx_sync, rx_sysref, rx_mon_trigger_s[((PCORE_NUM_OF_RX_LANES* 1)-1):0]};\n"]], "Diff Content": {"Delete": [[367, "  wire    [ 31:0]                               up_rdata_s;\n"]], "Add": []}}