{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742946688176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742946688177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 19:51:28 2025 " "Processing started: Tue Mar 25 19:51:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742946688177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1742946688177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1742946688177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1742946688930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1742946688930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/20js32/CPU_Project/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698017 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Bus.v(58) " "Verilog HDL warning at Bus.v(58): extended using \"x\" or \"z\"" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1742946698022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/20js32/CPU_Project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb " "Found entity 1: DataPath_tb" {  } { { "DataPath_tb.v" "" { Text "C:/Users/20js32/CPU_Project/DataPath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/20js32/CPU_Project/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "C:/Users/20js32/CPU_Project/and32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "C:/Users/20js32/CPU_Project/or32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.v 1 1 " "Found 1 design units, including 1 entities, in source file not32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.v" "" { Text "C:/Users/20js32/CPU_Project/not32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 3 3 " "Found 3 design units, including 3 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit_adder " "Found entity 1: cla_4bit_adder" {  } { { "add32.v" "" { Text "C:/Users/20js32/CPU_Project/add32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698075 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_16bit_adder " "Found entity 2: cla_16bit_adder" {  } { { "add32.v" "" { Text "C:/Users/20js32/CPU_Project/add32.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698075 ""} { "Info" "ISGN_ENTITY_NAME" "3 add32 " "Found entity 3: add32" {  } { { "add32.v" "" { Text "C:/Users/20js32/CPU_Project/add32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul32.v 1 1 " "Found 1 design units, including 1 entities, in source file mul32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul32 " "Found entity 1: mul32" {  } { { "mul32.v" "" { Text "C:/Users/20js32/CPU_Project/mul32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg.v 1 1 " "Found 1 design units, including 1 entities, in source file neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg " "Found entity 1: neg" {  } { { "neg.v" "" { Text "C:/Users/20js32/CPU_Project/neg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(34) " "Verilog HDL warning at ALU.v(34): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1742946698092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.v 1 1 " "Found 1 design units, including 1 entities, in source file div32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div32 " "Found entity 1: div32" {  } { { "div32.v" "" { Text "C:/Users/20js32/CPU_Project/div32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 rol32.v(6) " "Verilog HDL Expression warning at rol32.v(6): truncated literal to match 5 bits" {  } { { "rol32.v" "" { Text "C:/Users/20js32/CPU_Project/rol32.v" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1742946698106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol32.v 1 1 " "Found 1 design units, including 1 entities, in source file rol32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol32 " "Found entity 1: rol32" {  } { { "rol32.v" "" { Text "C:/Users/20js32/CPU_Project/rol32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698108 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ror32.v(6) " "Verilog HDL Expression warning at ror32.v(6): truncated literal to match 5 bits" {  } { { "ror32.v" "" { Text "C:/Users/20js32/CPU_Project/ror32.v" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1742946698112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror32.v 1 1 " "Found 1 design units, including 1 entities, in source file ror32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror32 " "Found entity 1: ror32" {  } { { "ror32.v" "" { Text "C:/Users/20js32/CPU_Project/ror32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl32.v 1 1 " "Found 1 design units, including 1 entities, in source file shl32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl32 " "Found entity 1: shl32" {  } { { "shl32.v" "" { Text "C:/Users/20js32/CPU_Project/shl32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr32.v 1 1 " "Found 1 design units, including 1 entities, in source file shr32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr32 " "Found entity 1: shr32" {  } { { "shr32.v" "" { Text "C:/Users/20js32/CPU_Project/shr32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra32.v 1 1 " "Found 1 design units, including 1 entities, in source file shra32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra32 " "Found entity 1: shra32" {  } { { "shra32.v" "" { Text "C:/Users/20js32/CPU_Project/shra32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub32 " "Found entity 1: sub32" {  } { { "sub32.v" "" { Text "C:/Users/20js32/CPU_Project/sub32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inport.v 1 1 " "Found 1 design units, including 1 entities, in source file inport.v" { { "Info" "ISGN_ENTITY_NAME" "1 InPort " "Found entity 1: InPort" {  } { { "InPort.v" "" { Text "C:/Users/20js32/CPU_Project/InPort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/20js32/CPU_Project/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1port " "Found entity 1: ram_1port" {  } { { "ram_1port.v" "" { Text "C:/Users/20js32/CPU_Project/ram_1port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_lib.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_lib.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_lib " "Found entity 1: ram_lib" {  } { { "ram_lib.v" "" { Text "C:/Users/20js32/CPU_Project/ram_lib.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/Users/20js32/CPU_Project/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_r0.v 1 1 " "Found 1 design units, including 1 entities, in source file register_r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_R0 " "Found entity 1: register_R0" {  } { { "register_R0.v" "" { Text "C:/Users/20js32/CPU_Project/register_R0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/20js32/CPU_Project/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742946698195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742946698195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortout DataPath.v(180) " "Verilog HDL Implicit Net warning at DataPath.v(180): created implicit net for \"InPortout\"" {  } { { "DataPath.v" "" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1742946698196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1742946698277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_R0 register_R0:R0 " "Elaborating entity \"register_R0\" for hierarchy \"register_R0:R0\"" {  } { { "DataPath.v" "R0" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R1 " "Elaborating entity \"register\" for hierarchy \"register:R1\"" {  } { { "DataPath.v" "R1" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InPort InPort:In_port " "Elaborating entity \"InPort\" for hierarchy \"InPort:In_port\"" {  } { { "DataPath.v" "In_port" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:MDR_Mux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:MDR_Mux\"" {  } { { "DataPath.v" "MDR_Mux" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "DataPath.v" "ram" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 load.hex(2) " "Verilog HDL assignment warning at load.hex(2): truncated value with size 36 to match size of target (32)" {  } { { "load.hex" "" { Text "C:/Users/20js32/CPU_Project/load.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1742946698315 "|DataPath|RAM:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "DataPath.v" "PC" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode select_encode:selectEncode " "Elaborating entity \"select_encode\" for hierarchy \"select_encode:selectEncode\"" {  } { { "DataPath.v" "selectEncode" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698355 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "binary_in select_encode.v(26) " "Verilog HDL Always Construct warning at select_encode.v(26): inferring latch(es) for variable \"binary_in\", which holds its previous value in one or more paths through the always construct" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1742946698356 "|DataPath|select_encode:selectEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binary_in\[0\] select_encode.v(26) " "Inferred latch for \"binary_in\[0\]\" at select_encode.v(26)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698356 "|DataPath|select_encode:selectEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binary_in\[1\] select_encode.v(26) " "Inferred latch for \"binary_in\[1\]\" at select_encode.v(26)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698356 "|DataPath|select_encode:selectEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binary_in\[2\] select_encode.v(26) " "Inferred latch for \"binary_in\[2\]\" at select_encode.v(26)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698356 "|DataPath|select_encode:selectEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binary_in\[3\] select_encode.v(26) " "Inferred latch for \"binary_in\[3\]\" at select_encode.v(26)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698356 "|DataPath|select_encode:selectEncode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "DataPath.v" "alu" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698359 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(38) " "Verilog HDL Case Statement warning at ALU.v(38): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(38) " "Verilog HDL Always Construct warning at ALU.v(38): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.v(38) " "Inferred latch for \"C\[0\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.v(38) " "Inferred latch for \"C\[1\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.v(38) " "Inferred latch for \"C\[2\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.v(38) " "Inferred latch for \"C\[3\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.v(38) " "Inferred latch for \"C\[4\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.v(38) " "Inferred latch for \"C\[5\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.v(38) " "Inferred latch for \"C\[6\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.v(38) " "Inferred latch for \"C\[7\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.v(38) " "Inferred latch for \"C\[8\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.v(38) " "Inferred latch for \"C\[9\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.v(38) " "Inferred latch for \"C\[10\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.v(38) " "Inferred latch for \"C\[11\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.v(38) " "Inferred latch for \"C\[12\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.v(38) " "Inferred latch for \"C\[13\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.v(38) " "Inferred latch for \"C\[14\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.v(38) " "Inferred latch for \"C\[15\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] ALU.v(38) " "Inferred latch for \"C\[16\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] ALU.v(38) " "Inferred latch for \"C\[17\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] ALU.v(38) " "Inferred latch for \"C\[18\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] ALU.v(38) " "Inferred latch for \"C\[19\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] ALU.v(38) " "Inferred latch for \"C\[20\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] ALU.v(38) " "Inferred latch for \"C\[21\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] ALU.v(38) " "Inferred latch for \"C\[22\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] ALU.v(38) " "Inferred latch for \"C\[23\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] ALU.v(38) " "Inferred latch for \"C\[24\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] ALU.v(38) " "Inferred latch for \"C\[25\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] ALU.v(38) " "Inferred latch for \"C\[26\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] ALU.v(38) " "Inferred latch for \"C\[27\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698362 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] ALU.v(38) " "Inferred latch for \"C\[28\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] ALU.v(38) " "Inferred latch for \"C\[29\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] ALU.v(38) " "Inferred latch for \"C\[30\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] ALU.v(38) " "Inferred latch for \"C\[31\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[32\] ALU.v(38) " "Inferred latch for \"C\[32\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[33\] ALU.v(38) " "Inferred latch for \"C\[33\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[34\] ALU.v(38) " "Inferred latch for \"C\[34\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[35\] ALU.v(38) " "Inferred latch for \"C\[35\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[36\] ALU.v(38) " "Inferred latch for \"C\[36\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[37\] ALU.v(38) " "Inferred latch for \"C\[37\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[38\] ALU.v(38) " "Inferred latch for \"C\[38\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[39\] ALU.v(38) " "Inferred latch for \"C\[39\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[40\] ALU.v(38) " "Inferred latch for \"C\[40\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[41\] ALU.v(38) " "Inferred latch for \"C\[41\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[42\] ALU.v(38) " "Inferred latch for \"C\[42\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[43\] ALU.v(38) " "Inferred latch for \"C\[43\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[44\] ALU.v(38) " "Inferred latch for \"C\[44\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[45\] ALU.v(38) " "Inferred latch for \"C\[45\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[46\] ALU.v(38) " "Inferred latch for \"C\[46\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[47\] ALU.v(38) " "Inferred latch for \"C\[47\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[48\] ALU.v(38) " "Inferred latch for \"C\[48\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[49\] ALU.v(38) " "Inferred latch for \"C\[49\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[50\] ALU.v(38) " "Inferred latch for \"C\[50\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[51\] ALU.v(38) " "Inferred latch for \"C\[51\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[52\] ALU.v(38) " "Inferred latch for \"C\[52\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[53\] ALU.v(38) " "Inferred latch for \"C\[53\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[54\] ALU.v(38) " "Inferred latch for \"C\[54\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[55\] ALU.v(38) " "Inferred latch for \"C\[55\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[56\] ALU.v(38) " "Inferred latch for \"C\[56\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[57\] ALU.v(38) " "Inferred latch for \"C\[57\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[58\] ALU.v(38) " "Inferred latch for \"C\[58\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[59\] ALU.v(38) " "Inferred latch for \"C\[59\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[60\] ALU.v(38) " "Inferred latch for \"C\[60\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[61\] ALU.v(38) " "Inferred latch for \"C\[61\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[62\] ALU.v(38) " "Inferred latch for \"C\[62\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[63\] ALU.v(38) " "Inferred latch for \"C\[63\]\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698363 "|DataPath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 ALU:alu\|add32:add_32 " "Elaborating entity \"add32\" for hierarchy \"ALU:alu\|add32:add_32\"" {  } { { "ALU.v" "add_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16bit_adder ALU:alu\|add32:add_32\|cla_16bit_adder:adder_low " "Elaborating entity \"cla_16bit_adder\" for hierarchy \"ALU:alu\|add32:add_32\|cla_16bit_adder:adder_low\"" {  } { { "add32.v" "adder_low" { Text "C:/Users/20js32/CPU_Project/add32.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4bit_adder ALU:alu\|add32:add_32\|cla_16bit_adder:adder_low\|cla_4bit_adder:adder0 " "Elaborating entity \"cla_4bit_adder\" for hierarchy \"ALU:alu\|add32:add_32\|cla_16bit_adder:adder_low\|cla_4bit_adder:adder0\"" {  } { { "add32.v" "adder0" { Text "C:/Users/20js32/CPU_Project/add32.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub32 ALU:alu\|sub32:sub_32 " "Elaborating entity \"sub32\" for hierarchy \"ALU:alu\|sub32:sub_32\"" {  } { { "ALU.v" "sub_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul32 ALU:alu\|mul32:mul_32 " "Elaborating entity \"mul32\" for hierarchy \"ALU:alu\|mul32:mul_32\"" {  } { { "ALU.v" "mul_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698397 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul32.v(30) " "Verilog HDL Case Statement warning at mul32.v(30): case item expression never matches the case expression" {  } { { "mul32.v" "" { Text "C:/Users/20js32/CPU_Project/mul32.v" 30 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1742946698402 "|DataPath|ALU:alu|mul32:mul_32"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul32.v(31) " "Verilog HDL Case Statement warning at mul32.v(31): case item expression never matches the case expression" {  } { { "mul32.v" "" { Text "C:/Users/20js32/CPU_Project/mul32.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1742946698402 "|DataPath|ALU:alu|mul32:mul_32"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul32.v(33) " "Verilog HDL Case Statement warning at mul32.v(33): case item expression never matches the case expression" {  } { { "mul32.v" "" { Text "C:/Users/20js32/CPU_Project/mul32.v" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1742946698402 "|DataPath|ALU:alu|mul32:mul_32"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul32.v(34) " "Verilog HDL Case Statement warning at mul32.v(34): case item expression never matches the case expression" {  } { { "mul32.v" "" { Text "C:/Users/20js32/CPU_Project/mul32.v" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1742946698402 "|DataPath|ALU:alu|mul32:mul_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 mul32.v(41) " "Verilog HDL assignment warning at mul32.v(41): truncated value with size 65 to match size of target (64)" {  } { { "mul32.v" "" { Text "C:/Users/20js32/CPU_Project/mul32.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1742946698402 "|DataPath|ALU:alu|mul32:mul_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div32 ALU:alu\|div32:div_32 " "Elaborating entity \"div32\" for hierarchy \"ALU:alu\|div32:div_32\"" {  } { { "ALU.v" "div_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698404 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "quotient_sign div32.v(16) " "Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable \"quotient_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "div32.v" "" { Text "C:/Users/20js32/CPU_Project/div32.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1742946698408 "|DataPath|ALU:alu|div32:div_32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "remainder_sign div32.v(16) " "Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable \"remainder_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "div32.v" "" { Text "C:/Users/20js32/CPU_Project/div32.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1742946698408 "|DataPath|ALU:alu|div32:div_32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_dividend div32.v(16) " "Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable \"abs_dividend\", which holds its previous value in one or more paths through the always construct" {  } { { "div32.v" "" { Text "C:/Users/20js32/CPU_Project/div32.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1742946698408 "|DataPath|ALU:alu|div32:div_32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_divisor div32.v(16) " "Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable \"abs_divisor\", which holds its previous value in one or more paths through the always construct" {  } { { "div32.v" "" { Text "C:/Users/20js32/CPU_Project/div32.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1742946698409 "|DataPath|ALU:alu|div32:div_32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "remainder_register div32.v(16) " "Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable \"remainder_register\", which holds its previous value in one or more paths through the always construct" {  } { { "div32.v" "" { Text "C:/Users/20js32/CPU_Project/div32.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1742946698409 "|DataPath|ALU:alu|div32:div_32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_position div32.v(16) " "Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable \"bit_position\", which holds its previous value in one or more paths through the always construct" {  } { { "div32.v" "" { Text "C:/Users/20js32/CPU_Project/div32.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1742946698409 "|DataPath|ALU:alu|div32:div_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 ALU:alu\|and32:and_32 " "Elaborating entity \"and32\" for hierarchy \"ALU:alu\|and32:and_32\"" {  } { { "ALU.v" "and_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 ALU:alu\|or32:or_32 " "Elaborating entity \"or32\" for hierarchy \"ALU:alu\|or32:or_32\"" {  } { { "ALU.v" "or_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror32 ALU:alu\|ror32:ror_32 " "Elaborating entity \"ror32\" for hierarchy \"ALU:alu\|ror32:ror_32\"" {  } { { "ALU.v" "ror_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol32 ALU:alu\|rol32:rol_32 " "Elaborating entity \"rol32\" for hierarchy \"ALU:alu\|rol32:rol_32\"" {  } { { "ALU.v" "rol_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr32 ALU:alu\|shr32:shr_32 " "Elaborating entity \"shr32\" for hierarchy \"ALU:alu\|shr32:shr_32\"" {  } { { "ALU.v" "shr_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra32 ALU:alu\|shra32:shra_32 " "Elaborating entity \"shra32\" for hierarchy \"ALU:alu\|shra32:shra_32\"" {  } { { "ALU.v" "shra_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl32 ALU:alu\|shl32:shl_32 " "Elaborating entity \"shl32\" for hierarchy \"ALU:alu\|shl32:shl_32\"" {  } { { "ALU.v" "shl_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg ALU:alu\|neg:neg_32 " "Elaborating entity \"neg\" for hierarchy \"ALU:alu\|neg:neg_32\"" {  } { { "ALU.v" "neg_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not32 ALU:alu\|not32:not_32 " "Elaborating entity \"not32\" for hierarchy \"ALU:alu\|not32:not_32\"" {  } { { "ALU.v" "not_32" { Text "C:/Users/20js32/CPU_Project/ALU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "DataPath.v" "bus" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698439 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Bus.v(65) " "Verilog HDL Always Construct warning at Bus.v(65): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Bus.v(66) " "Inferred latch for \"q\[0\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Bus.v(66) " "Inferred latch for \"q\[1\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Bus.v(66) " "Inferred latch for \"q\[2\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Bus.v(66) " "Inferred latch for \"q\[3\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Bus.v(66) " "Inferred latch for \"q\[4\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Bus.v(66) " "Inferred latch for \"q\[5\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Bus.v(66) " "Inferred latch for \"q\[6\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Bus.v(66) " "Inferred latch for \"q\[7\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Bus.v(66) " "Inferred latch for \"q\[8\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Bus.v(66) " "Inferred latch for \"q\[9\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Bus.v(66) " "Inferred latch for \"q\[10\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Bus.v(66) " "Inferred latch for \"q\[11\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Bus.v(66) " "Inferred latch for \"q\[12\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Bus.v(66) " "Inferred latch for \"q\[13\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Bus.v(66) " "Inferred latch for \"q\[14\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Bus.v(66) " "Inferred latch for \"q\[15\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Bus.v(66) " "Inferred latch for \"q\[16\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Bus.v(66) " "Inferred latch for \"q\[17\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Bus.v(66) " "Inferred latch for \"q\[18\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Bus.v(66) " "Inferred latch for \"q\[19\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Bus.v(66) " "Inferred latch for \"q\[20\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Bus.v(66) " "Inferred latch for \"q\[21\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Bus.v(66) " "Inferred latch for \"q\[22\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698442 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Bus.v(66) " "Inferred latch for \"q\[23\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698443 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Bus.v(66) " "Inferred latch for \"q\[24\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698443 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Bus.v(66) " "Inferred latch for \"q\[25\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698443 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Bus.v(66) " "Inferred latch for \"q\[26\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698443 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Bus.v(66) " "Inferred latch for \"q\[27\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698443 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Bus.v(66) " "Inferred latch for \"q\[28\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698443 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Bus.v(66) " "Inferred latch for \"q\[29\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698443 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Bus.v(66) " "Inferred latch for \"q\[30\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698443 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Bus.v(66) " "Inferred latch for \"q\[31\]\" at Bus.v(66)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742946698443 "|DataPath|Bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff con_ff:myConFF " "Elaborating entity \"con_ff\" for hierarchy \"con_ff:myConFF\"" {  } { { "DataPath.v" "myConFF" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742946698445 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1742946698717 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/20js32/CPU_Project/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/20js32/CPU_Project/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1742946698761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742946698781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 19:51:38 2025 " "Processing ended: Tue Mar 25 19:51:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742946698781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742946698781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742946698781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1742946698781 ""}
