module	mux21(w,s,f);
input [0:1]w;
input s;
output f;
reg f;
always @(w or s)
if (s==0)
f=w[0];
else if (s==1)
f=w[1];
endmodule