set_property PACKAGE_PIN AE2 [get_ports {DDR3_SDRAM_dq[0]}]
set_property PACKAGE_PIN AF2 [get_ports {DDR3_SDRAM_dq[1]}]
set_property PACKAGE_PIN AE5 [get_ports {DDR3_SDRAM_dq[2]}]
set_property PACKAGE_PIN AE6 [get_ports {DDR3_SDRAM_dq[3]}]
set_property PACKAGE_PIN AD1 [get_ports {DDR3_SDRAM_dq[4]}]
set_property PACKAGE_PIN AE1 [get_ports {DDR3_SDRAM_dq[5]}]
set_property PACKAGE_PIN AE3 [get_ports {DDR3_SDRAM_dq[6]}]
set_property PACKAGE_PIN AD4 [get_ports {DDR3_SDRAM_dq[7]}]
set_property PACKAGE_PIN Y1 [get_ports {DDR3_SDRAM_dq[8]}]
set_property PACKAGE_PIN AB2 [get_ports {DDR3_SDRAM_dq[9]}]
set_property PACKAGE_PIN AC2 [get_ports {DDR3_SDRAM_dq[10]}]
set_property PACKAGE_PIN AA3 [get_ports {DDR3_SDRAM_dq[11]}]
set_property PACKAGE_PIN V1 [get_ports {DDR3_SDRAM_dq[12]}]
set_property PACKAGE_PIN V2 [get_ports {DDR3_SDRAM_dq[13]}]
set_property PACKAGE_PIN Y2 [get_ports {DDR3_SDRAM_dq[14]}]
set_property PACKAGE_PIN Y3 [get_ports {DDR3_SDRAM_dq[15]}]
set_property PACKAGE_PIN AB4 [get_ports {DDR3_SDRAM_dq[16]}]
set_property PACKAGE_PIN AC4 [get_ports {DDR3_SDRAM_dq[17]}]
set_property PACKAGE_PIN AD6 [get_ports {DDR3_SDRAM_dq[18]}]
set_property PACKAGE_PIN AC6 [get_ports {DDR3_SDRAM_dq[19]}]
set_property PACKAGE_PIN AA4 [get_ports {DDR3_SDRAM_dq[20]}]
set_property PACKAGE_PIN Y5 [get_ports {DDR3_SDRAM_dq[21]}]
set_property PACKAGE_PIN Y6 [get_ports {DDR3_SDRAM_dq[22]}]
set_property PACKAGE_PIN AB6 [get_ports {DDR3_SDRAM_dq[23]}]
set_property PACKAGE_PIN V3 [get_ports {DDR3_SDRAM_dq[24]}]
set_property PACKAGE_PIN U1 [get_ports {DDR3_SDRAM_dq[25]}]
set_property PACKAGE_PIN V6 [get_ports {DDR3_SDRAM_dq[26]}]
set_property PACKAGE_PIN U7 [get_ports {DDR3_SDRAM_dq[27]}]
set_property PACKAGE_PIN W3 [get_ports {DDR3_SDRAM_dq[28]}]
set_property PACKAGE_PIN U2 [get_ports {DDR3_SDRAM_dq[29]}]
set_property PACKAGE_PIN U6 [get_ports {DDR3_SDRAM_dq[30]}]
set_property PACKAGE_PIN U5 [get_ports {DDR3_SDRAM_dq[31]}]
set_property PACKAGE_PIN W14 [get_ports {DDR3_SDRAM_dq[32]}]
set_property PACKAGE_PIN W15 [get_ports {DDR3_SDRAM_dq[33]}]
set_property PACKAGE_PIN V19 [get_ports {DDR3_SDRAM_dq[34]}]
set_property PACKAGE_PIN V18 [get_ports {DDR3_SDRAM_dq[35]}]
set_property PACKAGE_PIN V16 [get_ports {DDR3_SDRAM_dq[36]}]
set_property PACKAGE_PIN Y17 [get_ports {DDR3_SDRAM_dq[37]}]
set_property PACKAGE_PIN V17 [get_ports {DDR3_SDRAM_dq[38]}]
set_property PACKAGE_PIN V14 [get_ports {DDR3_SDRAM_dq[39]}]
set_property PACKAGE_PIN AB14 [get_ports {DDR3_SDRAM_dq[40]}]
set_property PACKAGE_PIN AC14 [get_ports {DDR3_SDRAM_dq[41]}]
set_property PACKAGE_PIN AB15 [get_ports {DDR3_SDRAM_dq[42]}]
set_property PACKAGE_PIN AA18 [get_ports {DDR3_SDRAM_dq[43]}]
set_property PACKAGE_PIN AA14 [get_ports {DDR3_SDRAM_dq[44]}]
set_property PACKAGE_PIN AA15 [get_ports {DDR3_SDRAM_dq[45]}]
set_property PACKAGE_PIN AA17 [get_ports {DDR3_SDRAM_dq[46]}]
set_property PACKAGE_PIN AB16 [get_ports {DDR3_SDRAM_dq[47]}]
set_property PACKAGE_PIN AC17 [get_ports {DDR3_SDRAM_dq[48]}]
set_property PACKAGE_PIN AB17 [get_ports {DDR3_SDRAM_dq[49]}]
set_property PACKAGE_PIN AB19 [get_ports {DDR3_SDRAM_dq[50]}]
set_property PACKAGE_PIN AA19 [get_ports {DDR3_SDRAM_dq[51]}]
set_property PACKAGE_PIN AD18 [get_ports {DDR3_SDRAM_dq[52]}]
set_property PACKAGE_PIN AC18 [get_ports {DDR3_SDRAM_dq[53]}]
set_property PACKAGE_PIN AD19 [get_ports {DDR3_SDRAM_dq[54]}]
set_property PACKAGE_PIN AA20 [get_ports {DDR3_SDRAM_dq[55]}]
set_property PACKAGE_PIN AE15 [get_ports {DDR3_SDRAM_dq[56]}]
set_property PACKAGE_PIN AF15 [get_ports {DDR3_SDRAM_dq[57]}]
set_property PACKAGE_PIN AD15 [get_ports {DDR3_SDRAM_dq[58]}]
set_property PACKAGE_PIN AD16 [get_ports {DDR3_SDRAM_dq[59]}]
set_property PACKAGE_PIN AF20 [get_ports {DDR3_SDRAM_dq[60]}]
set_property PACKAGE_PIN AF19 [get_ports {DDR3_SDRAM_dq[61]}]
set_property PACKAGE_PIN AE17 [get_ports {DDR3_SDRAM_dq[62]}]
set_property PACKAGE_PIN AF17 [get_ports {DDR3_SDRAM_dq[63]}]
set_property PACKAGE_PIN V8 [get_ports {DDR3_SDRAM_addr[15]}]
set_property PACKAGE_PIN V7 [get_ports {DDR3_SDRAM_addr[14]}]
set_property PACKAGE_PIN Y13 [get_ports {DDR3_SDRAM_addr[13]}]
set_property PACKAGE_PIN AE7 [get_ports {DDR3_SDRAM_addr[12]}]
set_property PACKAGE_PIN V9 [get_ports {DDR3_SDRAM_addr[11]}]
set_property PACKAGE_PIN AC12 [get_ports {DDR3_SDRAM_addr[10]}]
set_property PACKAGE_PIN W9 [get_ports {DDR3_SDRAM_addr[9]}]
set_property PACKAGE_PIN Y8 [get_ports {DDR3_SDRAM_addr[8]}]
set_property PACKAGE_PIN AC8 [get_ports {DDR3_SDRAM_addr[7]}]
set_property PACKAGE_PIN Y10 [get_ports {DDR3_SDRAM_addr[6]}]
set_property PACKAGE_PIN AF7 [get_ports {DDR3_SDRAM_addr[5]}]
set_property PACKAGE_PIN AA10 [get_ports {DDR3_SDRAM_addr[4]}]
set_property PACKAGE_PIN AB7 [get_ports {DDR3_SDRAM_addr[3]}]
set_property PACKAGE_PIN Y11 [get_ports {DDR3_SDRAM_addr[2]}]
set_property PACKAGE_PIN AA8 [get_ports {DDR3_SDRAM_addr[1]}]
set_property PACKAGE_PIN W10 [get_ports {DDR3_SDRAM_addr[0]}]
set_property PACKAGE_PIN AA7 [get_ports {DDR3_SDRAM_ba[2]}]
set_property PACKAGE_PIN AB10 [get_ports {DDR3_SDRAM_ba[1]}]
set_property PACKAGE_PIN W11 [get_ports {DDR3_SDRAM_ba[0]}]
set_property PACKAGE_PIN AC13 [get_ports DDR3_SDRAM_ras_n]
set_property PACKAGE_PIN AD13 [get_ports DDR3_SDRAM_cas_n]
set_property PACKAGE_PIN AB12 [get_ports DDR3_SDRAM_we_n]
set_property PACKAGE_PIN AB20 [get_ports DDR3_SDRAM_reset_n]
set_property PACKAGE_PIN Y7 [get_ports {DDR3_SDRAM_cke[0]}]
set_property PACKAGE_PIN V11 [get_ports {DDR3_SDRAM_odt[0]}]
set_property PACKAGE_PIN AA12 [get_ports {DDR3_SDRAM_cs_n[0]}]
set_property PACKAGE_PIN AF3 [get_ports {DDR3_SDRAM_dm[0]}]
set_property PACKAGE_PIN W1 [get_ports {DDR3_SDRAM_dm[1]}]
set_property PACKAGE_PIN AC3 [get_ports {DDR3_SDRAM_dm[2]}]
set_property PACKAGE_PIN V4 [get_ports {DDR3_SDRAM_dm[3]}]
set_property PACKAGE_PIN W16 [get_ports {DDR3_SDRAM_dm[4]}]
set_property PACKAGE_PIN AD14 [get_ports {DDR3_SDRAM_dm[5]}]
set_property PACKAGE_PIN AC19 [get_ports {DDR3_SDRAM_dm[6]}]
set_property PACKAGE_PIN AF14 [get_ports {DDR3_SDRAM_dm[7]}]
set_property PACKAGE_PIN AF5 [get_ports {DDR3_SDRAM_dqs_p[0]}]
set_property PACKAGE_PIN AF4 [get_ports {DDR3_SDRAM_dqs_n[0]}]
set_property PACKAGE_PIN AB1 [get_ports {DDR3_SDRAM_dqs_p[1]}]
set_property PACKAGE_PIN AC1 [get_ports {DDR3_SDRAM_dqs_n[1]}]
set_property PACKAGE_PIN AA5 [get_ports {DDR3_SDRAM_dqs_p[2]}]
set_property PACKAGE_PIN AB5 [get_ports {DDR3_SDRAM_dqs_n[2]}]
set_property PACKAGE_PIN W6 [get_ports {DDR3_SDRAM_dqs_p[3]}]
set_property PACKAGE_PIN W5 [get_ports {DDR3_SDRAM_dqs_n[3]}]
set_property PACKAGE_PIN W18 [get_ports {DDR3_SDRAM_dqs_p[4]}]
set_property PACKAGE_PIN W19 [get_ports {DDR3_SDRAM_dqs_n[4]}]
set_property PACKAGE_PIN Y15 [get_ports {DDR3_SDRAM_dqs_p[5]}]
set_property PACKAGE_PIN Y16 [get_ports {DDR3_SDRAM_dqs_n[5]}]
set_property PACKAGE_PIN AD20 [get_ports {DDR3_SDRAM_dqs_p[6]}]
set_property PACKAGE_PIN AE20 [get_ports {DDR3_SDRAM_dqs_n[6]}]
set_property PACKAGE_PIN AE18 [get_ports {DDR3_SDRAM_dqs_p[7]}]
set_property PACKAGE_PIN AF18 [get_ports {DDR3_SDRAM_dqs_n[7]}]
set_property PACKAGE_PIN AA9 [get_ports {DDR3_SDRAM_ck_p[0]}]
set_property PACKAGE_PIN AB9 [get_ports {DDR3_SDRAM_ck_n[0]}]
set_property PACKAGE_PIN K25 [get_ports {USR_LED[0]}]
set_property PACKAGE_PIN K26 [get_ports {USR_LED[1]}]
set_property PACKAGE_PIN P26 [get_ports {USR_LED[2]}]
set_property PACKAGE_PIN R26 [get_ports {USR_LED[3]}]
set_property PACKAGE_PIN N16 [get_ports {USR_LED[4]}]
set_property PACKAGE_PIN J26 [get_ports {USR_LED[5]}]
set_property PACKAGE_PIN H26 [get_ports {USR_LED[6]}]
set_property PACKAGE_PIN E26 [get_ports {USR_LED[7]}]
set_property PACKAGE_PIN A24 [get_ports {USR_LED[8]}]
set_property PACKAGE_PIN F19 [get_ports {USR_LED[9]}]
set_property PACKAGE_PIN B21 [get_ports {USR_CPLD_LED[0]}]
set_property PACKAGE_PIN C23 [get_ports {spi_rtl_ss_io[0]}]
set_property PACKAGE_PIN B24 [get_ports spi_rtl_io0_io]
set_property PACKAGE_PIN A25 [get_ports spi_rtl_io1_io]
set_property PACKAGE_PIN B22 [get_ports spi_rtl_io2_io]
set_property PACKAGE_PIN A22 [get_ports spi_rtl_io3_io]
set_property PACKAGE_PIN G26 [get_ports SCF_cpld_1_scl]
set_property PACKAGE_PIN F25 [get_ports SCF_cpld_14_oe]
set_property PACKAGE_PIN G25 [get_ports SCF_cpld_16_sda]
set_property PACKAGE_PIN H6 [get_ports {SI_MGT115_0_clk_p[0]}]
set_property PACKAGE_PIN H5 [get_ports {SI_MGT115_0_clk_n[0]}]
set_property PACKAGE_PIN G22 [get_ports {SI_FCLK_clk_p[1]}]
set_property PACKAGE_PIN F23 [get_ports {SI_FCLK_clk_n[1]}]
set_property PACKAGE_PIN D23 [get_ports {SI_FCLK_clk_p[2]}]
set_property PACKAGE_PIN D24 [get_ports {SI_FCLK_clk_n[2]}]
set_property PACKAGE_PIN G24 [get_ports {SI_FCLK_clk_p[0]}]
set_property PACKAGE_PIN F24 [get_ports {SI_FCLK_clk_n[0]}]
set_property PACKAGE_PIN B20 [get_ports PCI_PERSTN]
set_property PACKAGE_PIN K6 [get_ports {CLK_PCIe_100MHz_clk_p[0]}]
set_property PACKAGE_PIN K5 [get_ports {CLK_PCIe_100MHz_clk_n[0]}]
set_property PACKAGE_PIN R3 [get_ports {pcie_7x_mgt_rxn[3]}]
set_property PACKAGE_PIN R4 [get_ports {pcie_7x_mgt_rxp[3]}]
set_property PACKAGE_PIN P1 [get_ports {pcie_7x_mgt_txn[3]}]
set_property PACKAGE_PIN P2 [get_ports {pcie_7x_mgt_txp[3]}]
set_property PACKAGE_PIN N3 [get_ports {pcie_7x_mgt_rxn[2]}]
set_property PACKAGE_PIN N4 [get_ports {pcie_7x_mgt_rxp[2]}]
set_property PACKAGE_PIN M1 [get_ports {pcie_7x_mgt_txn[2]}]
set_property PACKAGE_PIN M2 [get_ports {pcie_7x_mgt_txp[2]}]
set_property PACKAGE_PIN L3 [get_ports {pcie_7x_mgt_rxn[1]}]
set_property PACKAGE_PIN L4 [get_ports {pcie_7x_mgt_rxp[1]}]
set_property PACKAGE_PIN K1 [get_ports {pcie_7x_mgt_txn[1]}]
set_property PACKAGE_PIN K2 [get_ports {pcie_7x_mgt_txp[1]}]
set_property PACKAGE_PIN J3 [get_ports {pcie_7x_mgt_rxn[0]}]
set_property PACKAGE_PIN J4 [get_ports {pcie_7x_mgt_rxp[0]}]
set_property PACKAGE_PIN H1 [get_ports {pcie_7x_mgt_txn[0]}]
set_property PACKAGE_PIN H2 [get_ports {pcie_7x_mgt_txp[0]}]
set_property PACKAGE_PIN AC9 [get_ports CLK_DDR3_200MHz_clk_p]
set_property PACKAGE_PIN AD9 [get_ports CLK_DDR3_200MHz_clk_n]
set_property DIRECTION OUT [get_ports {USR_LED[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USR_LED[9]}]
set_property DRIVE 12 [get_ports {USR_LED[9]}]
set_property SLEW SLOW [get_ports {USR_LED[9]}]
set_property DIRECTION OUT [get_ports {USR_LED[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USR_LED[8]}]
set_property DRIVE 12 [get_ports {USR_LED[8]}]
set_property SLEW SLOW [get_ports {USR_LED[8]}]
set_property DIRECTION OUT [get_ports {USR_LED[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USR_LED[7]}]
set_property DRIVE 12 [get_ports {USR_LED[7]}]
set_property SLEW SLOW [get_ports {USR_LED[7]}]
set_property DIRECTION OUT [get_ports {USR_LED[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USR_LED[6]}]
set_property DRIVE 12 [get_ports {USR_LED[6]}]
set_property SLEW SLOW [get_ports {USR_LED[6]}]
set_property DIRECTION OUT [get_ports {USR_LED[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USR_LED[5]}]
set_property DRIVE 12 [get_ports {USR_LED[5]}]
set_property SLEW SLOW [get_ports {USR_LED[5]}]
set_property DIRECTION OUT [get_ports {USR_LED[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USR_LED[4]}]
set_property DRIVE 12 [get_ports {USR_LED[4]}]
set_property SLEW SLOW [get_ports {USR_LED[4]}]
set_property DIRECTION OUT [get_ports {USR_LED[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USR_LED[3]}]
set_property DRIVE 12 [get_ports {USR_LED[3]}]
set_property SLEW SLOW [get_ports {USR_LED[3]}]
set_property DIRECTION OUT [get_ports {USR_LED[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USR_LED[2]}]
set_property DRIVE 12 [get_ports {USR_LED[2]}]
set_property SLEW SLOW [get_ports {USR_LED[2]}]
set_property DIRECTION OUT [get_ports {USR_LED[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USR_LED[1]}]
set_property DRIVE 12 [get_ports {USR_LED[1]}]
set_property SLEW SLOW [get_ports {USR_LED[1]}]
set_property DIRECTION OUT [get_ports {USR_LED[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USR_LED[0]}]
set_property DRIVE 12 [get_ports {USR_LED[0]}]
set_property SLEW SLOW [get_ports {USR_LED[0]}]
set_property DIRECTION OUT [get_ports {USR_CPLD_LED[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USR_CPLD_LED[0]}]
set_property DRIVE 12 [get_ports {USR_CPLD_LED[0]}]
set_property SLEW SLOW [get_ports {USR_CPLD_LED[0]}]
set_property DIRECTION OUT [get_ports SCF_cpld_14_oe]
set_property IOSTANDARD LVCMOS18 [get_ports SCF_cpld_14_oe]
set_property DRIVE 12 [get_ports SCF_cpld_14_oe]
set_property SLEW SLOW [get_ports SCF_cpld_14_oe]
set_property DIRECTION IN [get_ports SCF_cpld_16_sda]
set_property IOSTANDARD LVCMOS18 [get_ports SCF_cpld_16_sda]
set_property DIRECTION OUT [get_ports SCF_cpld_1_scl]
set_property IOSTANDARD LVCMOS18 [get_ports SCF_cpld_1_scl]
set_property DRIVE 12 [get_ports SCF_cpld_1_scl]
set_property SLEW SLOW [get_ports SCF_cpld_1_scl]
set_property DIRECTION IN [get_ports {SI_FCLK_clk_p[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {SI_FCLK_clk_p[2]}]
set_property DIFF_TERM FALSE [get_ports {SI_FCLK_clk_p[2]}]
set_property DIRECTION IN [get_ports {SI_FCLK_clk_p[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {SI_FCLK_clk_p[1]}]
set_property DIFF_TERM FALSE [get_ports {SI_FCLK_clk_p[1]}]
set_property DIRECTION IN [get_ports {SI_FCLK_clk_p[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {SI_FCLK_clk_p[0]}]
set_property DIFF_TERM FALSE [get_ports {SI_FCLK_clk_p[0]}]
set_property DIRECTION IN [get_ports {SI_FCLK_clk_n[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {SI_FCLK_clk_n[2]}]
set_property DIFF_TERM FALSE [get_ports {SI_FCLK_clk_n[2]}]
set_property DIRECTION IN [get_ports {SI_FCLK_clk_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {SI_FCLK_clk_n[1]}]
set_property DIFF_TERM FALSE [get_ports {SI_FCLK_clk_n[1]}]
set_property DIRECTION IN [get_ports {SI_FCLK_clk_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {SI_FCLK_clk_n[0]}]
set_property DIFF_TERM FALSE [get_ports {SI_FCLK_clk_n[0]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_odt[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_odt[0]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_odt[0]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_p[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_p[7]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_p[7]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_p[7]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_p[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_p[6]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_p[6]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_p[6]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_p[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_p[5]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_p[5]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_p[5]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_p[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_p[4]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_p[4]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_p[4]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_p[3]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_p[3]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_p[3]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_p[2]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_p[2]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_p[2]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_p[1]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_p[1]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_p[1]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_p[0]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_p[0]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_p[0]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_n[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_n[7]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_n[7]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_n[7]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_n[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_n[6]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_n[6]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_n[6]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_n[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_n[5]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_n[5]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_n[5]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_n[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_n[4]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_n[4]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_n[4]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_n[3]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_n[3]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_n[3]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_n[2]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_n[2]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_n[2]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_n[1]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_n[1]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_n[1]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_SDRAM_dqs_n[0]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dqs_n[0]}]
set_property DIFF_TERM FALSE [get_ports {DDR3_SDRAM_dqs_n[0]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[63]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[63]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[63]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[62]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[62]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[62]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[61]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[61]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[61]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[60]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[60]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[60]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[59]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[59]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[59]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[58]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[58]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[58]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[57]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[57]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[57]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[56]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[56]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[56]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[55]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[55]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[55]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[54]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[54]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[54]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[53]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[53]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[53]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[52]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[52]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[52]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[51]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[51]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[51]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[50]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[50]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[50]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[49]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[49]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[49]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[48]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[48]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[48]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[47]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[47]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[47]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[46]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[46]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[46]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[45]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[45]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[45]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[44]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[44]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[44]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[43]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[43]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[43]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[42]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[42]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[42]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[41]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[41]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[41]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[40]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[40]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[40]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[39]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[39]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[39]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[38]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[38]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[38]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[37]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[37]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[37]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[36]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[36]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[36]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[35]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[35]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[35]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[34]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[34]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[34]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[33]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[33]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[33]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[32]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[32]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[32]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[31]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[31]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[31]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[30]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[30]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[30]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[29]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[29]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[29]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[28]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[28]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[28]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[27]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[27]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[27]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[26]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[26]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[26]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[25]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[25]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[25]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[24]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[24]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[24]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[23]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[23]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[23]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[22]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[22]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[22]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[21]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[21]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[21]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[20]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[20]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[20]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[19]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[19]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[19]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[18]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[18]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[18]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[17]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[17]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[17]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[16]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[16]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[16]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[15]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[15]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[15]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[14]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[14]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[14]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[13]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[13]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[13]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[12]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[12]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[12]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[11]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[11]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[11]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[10]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[10]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[10]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[9]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[9]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[9]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[8]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[8]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[8]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[7]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[7]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[7]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[6]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[6]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[6]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[5]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[5]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[5]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[4]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[4]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[4]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[3]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[3]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[2]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[2]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[1]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[1]}]
set_property DIRECTION INOUT [get_ports {DDR3_SDRAM_dq[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_SDRAM_dq[0]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dq[0]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_dm[7]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_dm[7]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dm[7]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_dm[6]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_dm[6]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dm[6]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_dm[5]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_dm[5]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dm[5]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_dm[4]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_dm[4]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dm[4]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_dm[3]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_dm[3]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dm[3]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_dm[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_dm[2]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dm[2]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_dm[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_dm[1]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dm[1]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_dm[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_dm[0]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_dm[0]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_ba[2]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_ba[2]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_ba[1]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_ba[1]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_ba[0]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_ba[0]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[15]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[15]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[15]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[14]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[14]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[14]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[13]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[13]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[13]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[12]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[12]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[12]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[11]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[11]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[11]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[10]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[10]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[10]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[9]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[9]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[9]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[8]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[8]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[8]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[7]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[7]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[7]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[6]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[6]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[5]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[5]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[5]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[4]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[4]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[4]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[3]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[3]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[3]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[2]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[2]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[1]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[1]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_addr[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_addr[0]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_addr[0]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_ck_n[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {DDR3_SDRAM_ck_n[0]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_ck_n[0]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_ck_p[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {DDR3_SDRAM_ck_p[0]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_ck_p[0]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_cke[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_cke[0]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_cke[0]}]
set_property DIRECTION OUT [get_ports {DDR3_SDRAM_cs_n[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_SDRAM_cs_n[0]}]
set_property SLEW FAST [get_ports {DDR3_SDRAM_cs_n[0]}]
set_property DIRECTION OUT [get_ports DDR3_SDRAM_cas_n]
set_property IOSTANDARD SSTL15 [get_ports DDR3_SDRAM_cas_n]
set_property SLEW FAST [get_ports DDR3_SDRAM_cas_n]
set_property DIRECTION OUT [get_ports DDR3_SDRAM_ras_n]
set_property IOSTANDARD SSTL15 [get_ports DDR3_SDRAM_ras_n]
set_property SLEW FAST [get_ports DDR3_SDRAM_ras_n]
set_property DIRECTION OUT [get_ports DDR3_SDRAM_reset_n]
set_property IOSTANDARD LVCMOS15 [get_ports DDR3_SDRAM_reset_n]
set_property DRIVE 12 [get_ports DDR3_SDRAM_reset_n]
set_property SLEW FAST [get_ports DDR3_SDRAM_reset_n]
set_property DIRECTION OUT [get_ports DDR3_SDRAM_we_n]
set_property IOSTANDARD SSTL15 [get_ports DDR3_SDRAM_we_n]
set_property SLEW FAST [get_ports DDR3_SDRAM_we_n]
set_property DIRECTION IN [get_ports PCI_PERSTN]
set_property IOSTANDARD LVCMOS18 [get_ports PCI_PERSTN]
set_property DIRECTION IN [get_ports CLK_DDR3_200MHz_clk_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports CLK_DDR3_200MHz_clk_n]
set_property DIFF_TERM FALSE [get_ports CLK_DDR3_200MHz_clk_n]
set_property DIRECTION IN [get_ports CLK_DDR3_200MHz_clk_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports CLK_DDR3_200MHz_clk_p]
set_property DIFF_TERM FALSE [get_ports CLK_DDR3_200MHz_clk_p]
set_property DIRECTION IN [get_ports {CLK_PCIe_100MHz_clk_p[0]}]
set_property DIRECTION IN [get_ports {CLK_PCIe_100MHz_clk_n[0]}]
set_property DIRECTION INOUT [get_ports {spi_rtl_ss_io[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {spi_rtl_ss_io[0]}]
set_property DRIVE 12 [get_ports {spi_rtl_ss_io[0]}]
set_property SLEW SLOW [get_ports {spi_rtl_ss_io[0]}]
set_property DIRECTION INOUT [get_ports spi_rtl_io0_io]
set_property IOSTANDARD LVCMOS18 [get_ports spi_rtl_io0_io]
set_property DRIVE 12 [get_ports spi_rtl_io0_io]
set_property SLEW SLOW [get_ports spi_rtl_io0_io]
set_property DIRECTION INOUT [get_ports spi_rtl_io1_io]
set_property IOSTANDARD LVCMOS18 [get_ports spi_rtl_io1_io]
set_property DRIVE 12 [get_ports spi_rtl_io1_io]
set_property SLEW SLOW [get_ports spi_rtl_io1_io]
set_property DIRECTION INOUT [get_ports spi_rtl_io2_io]
set_property IOSTANDARD LVCMOS18 [get_ports spi_rtl_io2_io]
set_property DRIVE 12 [get_ports spi_rtl_io2_io]
set_property SLEW SLOW [get_ports spi_rtl_io2_io]
set_property DIRECTION INOUT [get_ports spi_rtl_io3_io]
set_property IOSTANDARD LVCMOS18 [get_ports spi_rtl_io3_io]
set_property DRIVE 12 [get_ports spi_rtl_io3_io]
set_property SLEW SLOW [get_ports spi_rtl_io3_io]
set_property DIRECTION IN [get_ports {SI_MGT115_0_clk_p[0]}]
set_property DIRECTION IN [get_ports {SI_MGT115_0_clk_n[0]}]
set_property DIRECTION OUT [get_ports {pcie_7x_mgt_txp[3]}]
set_property DIRECTION OUT [get_ports {pcie_7x_mgt_txp[2]}]
set_property DIRECTION OUT [get_ports {pcie_7x_mgt_txp[1]}]
set_property DIRECTION OUT [get_ports {pcie_7x_mgt_txp[0]}]
set_property DIRECTION OUT [get_ports {pcie_7x_mgt_txn[3]}]
set_property DIRECTION OUT [get_ports {pcie_7x_mgt_txn[2]}]
set_property DIRECTION OUT [get_ports {pcie_7x_mgt_txn[1]}]
set_property DIRECTION OUT [get_ports {pcie_7x_mgt_txn[0]}]
set_property DIRECTION IN [get_ports {pcie_7x_mgt_rxn[3]}]
set_property DIRECTION IN [get_ports {pcie_7x_mgt_rxn[2]}]
set_property DIRECTION IN [get_ports {pcie_7x_mgt_rxn[1]}]
set_property DIRECTION IN [get_ports {pcie_7x_mgt_rxn[0]}]
set_property DIRECTION IN [get_ports {pcie_7x_mgt_rxp[3]}]
set_property DIRECTION IN [get_ports {pcie_7x_mgt_rxp[2]}]
set_property DIRECTION IN [get_ports {pcie_7x_mgt_rxp[1]}]
set_property DIRECTION IN [get_ports {pcie_7x_mgt_rxp[0]}]
current_instance msys_i/sys_mb/microblaze_0/U0
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~A[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~B[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~P[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~PATTERN* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/mdm_1/U0
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion*reg*/*] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg*/*] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample*_reg*/*] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/CE}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/*] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[*]/*}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[*]/CE}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/CE] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/CE] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/CE}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[*]/C}] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[*]/*}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo*reg[*]/*}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_*_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/microblaze_0/U0
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.capture_1_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.data_read_reg_reg[*]/CE}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.instr_read_reg_reg[*]/CE}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.shift_count_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.status_reg_reg[*]/CE}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Dbg_Instr*_TCK_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.unchanged_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CE}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/CE}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CE] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CE] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CE] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/CE}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/C}] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.instr_read_reg_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.status_reg_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/running_clock_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_brki_hit_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_hit_reg[*]/C}] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_dbg_hit/*/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.shift_datain_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [list [get_pins { msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK }]] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/mdm_1/U0
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/CE}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.Config_Reg_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-4} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/microblaze_0/U0
create_waiver -type CDC -id {CDC-4} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/data_rd_reg_reg[*]/C}] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.data_read_reg_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/mdm_1/U0
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.Config_Reg_reg[*]/*}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/*}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/microblaze_0/U0
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.capture_1_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/running_clock_reg/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/command_reg_clear_reg/C] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CLR}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/start_single_step_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/mdm_1/U0
create_waiver -type CDC -id {CDC-8} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/microblaze_0/U0
create_waiver -type CDC -id {CDC-10} -user "microblaze" -desc "Asynchronous reset" -internal -to [get_pins -quiet {MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-10} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [list [get_pins { msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK }]] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s01_couplers/auto_cc/inst
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/mdm_1/U0
create_waiver -type CDC -id {CDC-11} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/*] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-11} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst
create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s01_couplers/auto_cc/inst
create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst
create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/mdm_1/U0
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/C}] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[*]/CE}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[*]/C}] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/microblaze_0/U0
create_waiver -type CDC -id {CDC-13} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-13} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [list [get_pins { msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK }]] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-13} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [list [get_pins { msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D }]] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/mdm_1/U0
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion*reg*/*] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg*/*] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo*reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/sys_mb/microblaze_0/U0
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/D] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/C}] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/command_reg_clear_reg/C] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CLR}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/start_single_step_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CLR] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from { *PIN } -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/D}] -timestamp "Tue Jul 23 15:06:21 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -internal -from [list [get_pins { msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK msys_i/sys_mb/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK }]] -to { *PIN } -timestamp "Tue Jul 23 15:06:21 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s00_couplers/auto_cc/inst
create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s01_couplers/auto_cc/inst
create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/ddr/axi_interconnect_ddr/s02_couplers/auto_cc/inst
create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
current_instance -quiet
current_instance msys_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake
create_waiver -type CDC -id {CDC-15} -user "xpm_cdc" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -internal -from [get_pins -quiet src_hsdata_ff_reg*/C] -to [get_pins -quiet dest_hsdata_ff_reg*/D] -timestamp "Tue Jul 23 15:06:24 GMT 2019"
#revert back to original instance
current_instance -quiet
