// Seed: 1045544576
module module_0;
  tri id_1 = 1;
endmodule
module module_1;
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    output tri0 id_0
);
  assign id_0 = 1;
  module_0();
endmodule
module module_3 (
    input  uwire id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  wor   id_3,
    input  tri   id_4
);
  tri1  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  =  id_4  ,  id_21  =  1  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  =  id_7  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  =  1  ==  id_13  ;
  module_0();
  assign id_16 = id_24 - id_20;
  for (id_35 = id_14; ~1'b0 - 1; id_32 = 1) begin
    wire id_36, id_37, id_38;
  end
endmodule
