Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cd642f9db144cd6907e2f6467bcbe01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_ff_tb_behav xil_defaultlib.sr_ff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/MTech 1St sem Materials/Analog IC Design/FPGA/SR_flipflop/SR_flipflop.srcs/sources_1/new/sr_flipflop.v:29]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/MTech 1St sem Materials/Analog IC Design/FPGA/SR_flipflop/SR_flipflop.srcs/sources_1/new/sr_flipflop.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/MTech 1St sem Materials/Analog IC Design/FPGA/SR_flipflop/SR_flipflop.srcs/sources_1/new/sr_flipflop.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_flipflop
Compiling module xil_defaultlib.sr_ff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_ff_tb_behav
