\hypertarget{struct_t_p_m___mem_map}{}\section{T\+P\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_t_p_m___mem_map}\index{T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_m___mem_map_aad171b536497d5fa1a596d4d1c620175}{S\+C}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_m___mem_map_a6fca6863f3eb037bb9f776358c88d2be}{C\+N\+T}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_m___mem_map_a6a5f9ba7d911c8faacbe7b1f4f697c36}{M\+O\+D}
\item 
\hypertarget{struct_t_p_m___mem_map_a19c31cda26c035056d047c98f9a21142}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_t_p_m___mem_map_af69e08c8d2a99f6e1215f653135e5587}{CnSC}\\
\>uint32\_t \hyperlink{struct_t_p_m___mem_map_aba601a937c72cffd0da22ba83b8bafad}{CnV}\\
\} {\bfseries CONTROLS} \mbox{[}6\mbox{]}\label{struct_t_p_m___mem_map_a19c31cda26c035056d047c98f9a21142}
\\

\end{tabbing}\item 
\hypertarget{struct_t_p_m___mem_map_a5c429acbda13071dcc526ade1805a10a}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}20\mbox{]}\label{struct_t_p_m___mem_map_a5c429acbda13071dcc526ade1805a10a}

\item 
uint32\+\_\+t \hyperlink{struct_t_p_m___mem_map_a3f9158fbf21c247984a9c169ebe43143}{S\+T\+A\+T\+U\+S}
\item 
\hypertarget{struct_t_p_m___mem_map_ad8a834e9c0be4b8a1f57679868c10f2d}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}48\mbox{]}\label{struct_t_p_m___mem_map_ad8a834e9c0be4b8a1f57679868c10f2d}

\item 
uint32\+\_\+t \hyperlink{struct_t_p_m___mem_map_a4e5e7db73f5f5cf620fd18197bebf134}{C\+O\+N\+F}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+P\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_t_p_m___mem_map_af69e08c8d2a99f6e1215f653135e5587}{}\index{T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}!Cn\+S\+C@{Cn\+S\+C}}
\index{Cn\+S\+C@{Cn\+S\+C}!T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}}
\subsubsection[{Cn\+S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Cn\+S\+C}\label{struct_t_p_m___mem_map_af69e08c8d2a99f6e1215f653135e5587}
Channel (n) Status and Control, array offset\+: 0x\+C, array step\+: 0x8 \hypertarget{struct_t_p_m___mem_map_a6fca6863f3eb037bb9f776358c88d2be}{}\index{T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}!C\+N\+T@{C\+N\+T}}
\index{C\+N\+T@{C\+N\+T}!T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+N\+T}\label{struct_t_p_m___mem_map_a6fca6863f3eb037bb9f776358c88d2be}
Counter, offset\+: 0x4 \hypertarget{struct_t_p_m___mem_map_aba601a937c72cffd0da22ba83b8bafad}{}\index{T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}!Cn\+V@{Cn\+V}}
\index{Cn\+V@{Cn\+V}!T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}}
\subsubsection[{Cn\+V}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Cn\+V}\label{struct_t_p_m___mem_map_aba601a937c72cffd0da22ba83b8bafad}
Channel (n) Value, array offset\+: 0x10, array step\+: 0x8 \hypertarget{struct_t_p_m___mem_map_a4e5e7db73f5f5cf620fd18197bebf134}{}\index{T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}!C\+O\+N\+F@{C\+O\+N\+F}}
\index{C\+O\+N\+F@{C\+O\+N\+F}!T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+O\+N\+F}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+O\+N\+F}\label{struct_t_p_m___mem_map_a4e5e7db73f5f5cf620fd18197bebf134}
Configuration, offset\+: 0x84 \hypertarget{struct_t_p_m___mem_map_a6a5f9ba7d911c8faacbe7b1f4f697c36}{}\index{T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}!M\+O\+D@{M\+O\+D}}
\index{M\+O\+D@{M\+O\+D}!T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}}
\subsubsection[{M\+O\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+O\+D}\label{struct_t_p_m___mem_map_a6a5f9ba7d911c8faacbe7b1f4f697c36}
Modulo, offset\+: 0x8 \hypertarget{struct_t_p_m___mem_map_aad171b536497d5fa1a596d4d1c620175}{}\index{T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}!S\+C@{S\+C}}
\index{S\+C@{S\+C}!T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C}\label{struct_t_p_m___mem_map_aad171b536497d5fa1a596d4d1c620175}
Status and Control, offset\+: 0x0 \hypertarget{struct_t_p_m___mem_map_a3f9158fbf21c247984a9c169ebe43143}{}\index{T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}!S\+T\+A\+T\+U\+S@{S\+T\+A\+T\+U\+S}}
\index{S\+T\+A\+T\+U\+S@{S\+T\+A\+T\+U\+S}!T\+P\+M\+\_\+\+Mem\+Map@{T\+P\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+T\+A\+T\+U\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+T\+A\+T\+U\+S}\label{struct_t_p_m___mem_map_a3f9158fbf21c247984a9c169ebe43143}
Capture and Compare Status, offset\+: 0x50 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
