-----------------------------  lab3.pjt - Release  -----------------------------
"C:\CCStudio_v3.1\C6000\cgtools\bin\cl6x" -k -pm -os -o3 -fr"H:/SPH/firmware/lab3/Release" -i"H:/SPH/firmware/lib/dsk6713/include" -d"CHIP_6713" -mw -mv6700 -@"Release.lkf"
[Configuration1cfg_c.c]
[main.c]
"H:\SPH\firmware\lab3\main.c", line 104: warning: statement is unreachable
[Configuration1cfg.s62]
<Optimizing>
<Generating>
<Assembling>
{convolve_as_func.sa}

      Loop source line                 : 19
      Loop closing brace source line   : 28
      Known Minimum Trip Count         : 10                    
      Known Maximum Trip Count         : 51                    
      Known Max Trip Count Factor      : 1
      Loop Carried Dependency Bound(^) : 0
      Unpartitioned Resource Bound     : 2
      Partitioned Resource Bound(*)    : 7
      Resource Partition:
                                A-side   B-side
      .L units                     0        0     
      .S units                     1        2     
      .D units                     1        1     
      .M units                     4        0     
      .X cross paths               5        1     
      .T address paths             1        1     
      Long read paths              0        0     
      Long write paths             0        0     
      Logical  ops (.LS)           1        1     (.L or .S unit)
      Addition ops (.LSD)          1        1     (.L or .S or .D unit)
      Bound(.L .S .LS)             1        2     
      Bound(.L .S .D .LS .LSD)     2        2     

      Searching for software pipeline schedule at ...
         ii = 7  Schedule found with 3 iterations in parallel

      Register Usage Table:
          +---------------------------------+
          |AAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBB|
          |0000000000111111|0000000000111111|
          |0123456789012345|0123456789012345|
          |----------------+----------------|
       0: | *****          |*   **          |
       1: | *****          |*   **          |
       2: | *****          |*   **          |
       3: | *******        |*   **          |
       4: | ******         |*   *           |
       5: | ******         |*   *           |
       6: | *****          |*   *           |
          +---------------------------------+

      Done

      Epilog not entirely removed
      Collapsed epilog stages     : 1
      Collapsed prolog stages     : 2
      Minimum required memory pad : 0 bytes

      For further improvement on this loop, try option -mh8

      Minimum safe trip count     : 1
----------------------------------------------------------------------------*
        SINGLE SCHEDULED ITERATION

        C29:
   0              LDW     .D2T2   *B4++,B5          ; |19| load and post increment w
     ||           LDW     .D1T1   *A4--,A3          ; |20| load and post decrement x
   1              NOP             4
   5              MPYID   .M1X    B5,A3,A7:A6       ; |21| mult 32bit x 32bit for 64bit result
   6              NOP             6
  12      [ B0]   ADD     .L2     0xffffffff,B0,B0  ; |27| decrement filter length
  13      [ B0]   B       .S2     C29               ; |28| branch until itterated filter length times
  14              NOP             1
  15              SHL     .S1     A7,0x1,A3         ; |23| shift upper result register left by 1
  16              EXTU    .S1     A6,0x1e,0x1f,A6   ; |24| extract 31st bit and 0 extend
  17              OR      .L1     A6,A3,A3          ; |25| bitwise OR lower and upper product
  18              ADD     .D1     A3,A5,A5          ; |26| sum
  19              ; BRANCHCC OCCURS {C29}           ; |28| 

      Loop source line                 : 19
      Loop closing brace source line   : 28
      Known Minimum Trip Count         : 10                    
      Known Maximum Trip Count         : 51                    
      Known Max Trip Count Factor      : 1
      Loop Carried Dependency Bound(^) : 4
      Unpartitioned Resource Bound     : 2
      Partitioned Resource Bound(*)    : 7
      Resource Partition:
                                A-side   B-side
      .L units                     0        0     
      .S units                     2        1     
      .D units                     1        1     
      .M units                     4        0     
      .X cross paths               4        0     
      .T address paths             1        1     
      Long read paths              0        0     
      Long write paths             0        0     
      Logical  ops (.LS)           1        0     (.L or .S unit)
      Addition ops (.LSD)          1        1     (.L or .S or .D unit)
      Bound(.L .S .LS)             2        1     
      Bound(.L .S .D .LS .LSD)     2        1     

      Searching for software pipeline schedule at ...
         ii = 7  Schedule found with 3 iterations in parallel

      Register Usage Table:
          +---------------------------------+
          |AAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBB|
          |0000000000111111|0000000000111111|
          |0123456789012345|0123456789012345|
          |----------------+----------------|
       0: | *****          |*   **          |
       1: | *****          |*   **          |
       2: | *****          |*   **          |
       3: | *******        |*   **          |
       4: | ******         |*   *           |
       5: | ******         |*   *           |
       6: | *****          |*   *           |
          +---------------------------------+

      Done

      Epilog not entirely removed
      Collapsed epilog stages     : 1
      Collapsed prolog stages     : 2
      Minimum required memory pad : 0 bytes

      For further improvement on this loop, try option -mh8

      Minimum safe trip count     : 1
----------------------------------------------------------------------------*
        SINGLE SCHEDULED ITERATION

        C42:
   0              LDW     .D2T2   *B4++,B5          ; |19|  ^ load and post increment w
     ||           LDW     .D1T1   *A4--,A3          ; |20|  ^ load and post decrement x
   1              NOP             4
   5              MPYID   .M1X    B5,A3,A7:A6       ; |21|  ^ mult 32bit x 32bit for 64bit result
   6              NOP             6
  12      [ B0]   ADD     .L2     0xffffffff,B0,B0  ; |27| decrement filter length
  13      [ B0]   B       .S2     C42               ; |28| branch until itterated filter length times
  14              NOP             1
  15              SHL     .S1     A7,0x1,A3         ; |23| shift upper result register left by 1
  16              EXTU    .S1     A6,0x1e,0x1f,A6   ; |24| extract 31st bit and 0 extend
  17              OR      .L1     A6,A3,A3          ; |25| bitwise OR lower and upper product
  18              ADD     .D1     A3,A5,A5          ; |26| sum
  19              ; BRANCHCC OCCURS {C42}           ; |28| 

      Loop source line                 : 19
      Loop closing brace source line   : 28
      Known Minimum Trip Count         : 10                    
      Known Maximum Trip Count         : 51                    
      Known Max Trip Count Factor      : 1
      Loop Carried Dependency Bound(^) : 4
      Unpartitioned Resource Bound     : 2
      Partitioned Resource Bound(*)    : 7
      Resource Partition:
                                A-side   B-side
      .L units                     0        0     
      .S units                     2        1     
      .D units                     1        1     
      .M units                     4        0     
      .X cross paths               4        0     
      .T address paths             1        1     
      Long read paths              0        0     
      Long write paths             0        0     
      Logical  ops (.LS)           1        0     (.L or .S unit)
      Addition ops (.LSD)          1        1     (.L or .S or .D unit)
      Bound(.L .S .LS)             2        1     
      Bound(.L .S .D .LS .LSD)     2        1     

      Searching for software pipeline schedule at ...
         ii = 7  Schedule found with 3 iterations in parallel

      Register Usage Table:
          +---------------------------------+
          |AAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBB|
          |0000000000111111|0000000000111111|
          |0123456789012345|0123456789012345|
          |----------------+----------------|
       0: | *****          |*   **          |
       1: | *****          |*   **          |
       2: | *****          |*   **          |
       3: | *******        |*   **          |
       4: | ******         |*   *           |
       5: | ******         |*   *           |
       6: | *****          |*   *           |
          +---------------------------------+

      Done

      Epilog not entirely removed
      Collapsed epilog stages     : 1
      Collapsed prolog stages     : 2
      Minimum required memory pad : 0 bytes

      For further improvement on this loop, try option -mh8

      Minimum safe trip count     : 1
----------------------------------------------------------------------------*
        SINGLE SCHEDULED ITERATION

        C55:
   0              LDW     .D2T2   *B4++,B5          ; |19|  ^ load and post increment w
     ||           LDW     .D1T1   *A4--,A3          ; |20|  ^ load and post decrement x
   1              NOP             4
   5              MPYID   .M1X    B5,A3,A7:A6       ; |21|  ^ mult 32bit x 32bit for 64bit result
   6              NOP             6
  12      [ B0]   ADD     .L2     0xffffffff,B0,B0  ; |27| decrement filter length
  13      [ B0]   B       .S2     C55               ; |28| branch until itterated filter length times
  14              NOP             1
  15              SHL     .S1     A7,0x1,A3         ; |23| shift upper result register left by 1
  16              EXTU    .S1     A6,0x1e,0x1f,A6   ; |24| extract 31st bit and 0 extend
  17              OR      .L1     A6,A3,A3          ; |25| bitwise OR lower and upper product
  18              ADD     .D1     A3,A5,A5          ; |26| sum
  19              ; BRANCHCC OCCURS {C55}           ; |28| 

[Linking...] "C:\CCStudio_v3.1\C6000\cgtools\bin\cl6x" -@"Release.lkf"
<Linking>

Build Complete,
  0 Errors, 1 Warnings, 0 Remarks.
