

================================================================
== Vivado HLS Report for 'erode437'
================================================================
* Date:           Wed Mar 18 11:35:52 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 9.232 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    59329|    59329| 2.966 ms | 2.966 ms |  59329|  59329|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+---------+---------+----------+----------+-------+-------+---------+
        |                      |            |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |       Instance       |   Module   |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------+------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_xferode790_fu_18  |xferode790  |    59328|    59328| 2.966 ms | 2.966 ms |  59328|  59328|   none  |
        +----------------------+------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|      -|     292|    711|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     51|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     297|    764|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+-------+-----+-----+-----+
    |       Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------+------------+---------+-------+-----+-----+-----+
    |grp_xferode790_fu_18  |xferode790  |        3|      0|  292|  711|    0|
    +----------------------+------------+---------+-------+-----+-----+-----+
    |Total                 |            |        3|      0|  292|  711|    0|
    +----------------------+------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  15|          3|    1|          3|
    |ap_done             |   9|          2|    1|          2|
    |p_dst_data_V_write  |   9|          2|    1|          2|
    |p_src_data_V_read   |   9|          2|    1|          2|
    |real_start          |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  51|         11|    5|         11|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  2|   0|    2|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |grp_xferode790_fu_18_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                     |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  5|   0|    5|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   erode437   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   erode437   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   erode437   | return value |
|start_full_n          |  in |    1| ap_ctrl_hs |   erode437   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   erode437   | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |   erode437   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   erode437   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   erode437   | return value |
|start_out             | out |    1| ap_ctrl_hs |   erode437   | return value |
|start_write           | out |    1| ap_ctrl_hs |   erode437   | return value |
|p_src_data_V_dout     |  in |    1|   ap_fifo  | p_src_data_V |    pointer   |
|p_src_data_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_V |    pointer   |
|p_src_data_V_read     | out |    1|   ap_fifo  | p_src_data_V |    pointer   |
|p_dst_data_V_din      | out |    8|   ap_fifo  | p_dst_data_V |    pointer   |
|p_dst_data_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_V |    pointer   |
|p_dst_data_V_write    | out |    1|   ap_fifo  | p_dst_data_V |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

