Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jul 15 18:25:37 2018
| Host         : DESKTOP-54CS49R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 20 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.131       -8.131                      1                  211        0.178        0.000                      0                  211        4.500        0.000                       0                   127  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.131       -8.131                      1                  211        0.178        0.000                      0                  211        4.500        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -8.131ns,  Total Violation       -8.131ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.131ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/countb_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedB/pwm_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 8.645ns (47.668%)  route 9.491ns (52.332%))
  Logic Levels:           28  (CARRY4=5 DSP48E1=1 LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.557     5.078    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  Surface/Speedcontrol/countb_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  Surface/Speedcontrol/countb_r_reg[0]/Q
                         net (fo=3, routed)           0.596     6.130    Surface/Speedcontrol/countb_r_reg[0]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.254 r  Surface/Speedcontrol/swb_r2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.254    Surface/Speedcontrol/swb_r2_carry_i_4_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.786 r  Surface/Speedcontrol/swb_r2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.786    Surface/Speedcontrol/swb_r2_carry_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  Surface/Speedcontrol/swb_r2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.900    Surface/Speedcontrol/swb_r2_carry__0_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.213 f  Surface/Speedcontrol/swb_r2_carry__1/O[3]
                         net (fo=1, routed)           0.760     7.973    Surface/Speedcontrol/swb_r2[11]
    SLICE_X8Y34          LUT4 (Prop_lut4_I3_O)        0.306     8.279 f  Surface/Speedcontrol/pwm1_i_22/O
                         net (fo=7, routed)           0.671     8.950    Surface/Speedcontrol/pwm1_i_22_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  Surface/Speedcontrol/pwm1_i_21/O
                         net (fo=11, routed)          0.299     9.373    Surface/Speedcontrol/pwm1_i_21_n_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I3_O)        0.124     9.497 r  Surface/Speedcontrol/pwm1_i_18/O
                         net (fo=13, routed)          0.644    10.141    Surface/Speedcontrol/pwm1_i_18_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I1_O)        0.124    10.265 r  Surface/Speedcontrol/pwm1_i_5/O
                         net (fo=19, routed)          0.338    10.602    Surface/Speedcontrol/swb[1]
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.124    10.726 r  Surface/Speedcontrol/pwm1_i_45/O
                         net (fo=1, routed)           0.151    10.878    Surface/Speedcontrol/pwm1_i_45_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    11.002 r  Surface/Speedcontrol/pwm1_i_31/O
                         net (fo=1, routed)           0.154    11.155    Surface/Speedcontrol/pwm1_i_31_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.124    11.279 r  Surface/Speedcontrol/pwm1_i_16/O
                         net (fo=5, routed)           0.320    11.599    Surface/Speedcontrol/pwm1_i_16_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.723 f  Surface/Speedcontrol/pwm1_i_42/O
                         net (fo=1, routed)           0.302    12.026    Surface/Speedcontrol/pwm1_i_42_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124    12.150 f  Surface/Speedcontrol/pwm1_i_29/O
                         net (fo=1, routed)           0.405    12.554    Surface/Speedcontrol/pwm1_i_29_n_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I4_O)        0.124    12.678 f  Surface/Speedcontrol/pwm1_i_14/O
                         net (fo=4, routed)           0.406    13.085    Surface/Speedcontrol/pwm1_i_14_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I3_O)        0.124    13.209 r  Surface/Speedcontrol/pwm1_i_48/O
                         net (fo=1, routed)           0.282    13.491    Surface/Speedcontrol/pwm1_i_48_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I3_O)        0.124    13.615 f  Surface/Speedcontrol/pwm1_i_39/O
                         net (fo=1, routed)           0.154    13.770    Surface/Speedcontrol/pwm1_i_39_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  Surface/Speedcontrol/pwm1_i_27/O
                         net (fo=1, routed)           0.294    14.188    Surface/Speedcontrol/pwm1_i_27_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124    14.312 f  Surface/Speedcontrol/pwm1_i_12/O
                         net (fo=3, routed)           0.174    14.486    Surface/Speedcontrol/pwm1_i_12_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I4_O)        0.124    14.610 r  Surface/Speedcontrol/pwm1_i_46/O
                         net (fo=1, routed)           0.304    14.914    Surface/Speedcontrol/pwm1_i_46_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124    15.038 r  Surface/Speedcontrol/pwm1_i_36/O
                         net (fo=1, routed)           0.264    15.302    Surface/Speedcontrol/pwm1_i_36_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124    15.426 r  Surface/Speedcontrol/pwm1_i_24/O
                         net (fo=1, routed)           0.381    15.807    Surface/Speedcontrol/pwm1_i_24_n_0
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.124    15.931 r  Surface/Speedcontrol/pwm1_i_10/O
                         net (fo=2, routed)           0.492    16.424    Surface/Speedcontrol/pwm1_i_10_n_0
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.124    16.548 r  Surface/Speedcontrol/pwm1_i_1__0/O
                         net (fo=4, routed)           0.537    17.085    Surface/speedB/swb[5]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[5]_P[2])
                                                      3.656    20.741 r  Surface/speedB/pwm1/P[2]
                         net (fo=2, routed)           0.899    21.640    Surface/speedB/pwm1_n_103
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.124    21.764 r  Surface/speedB/pwm0_carry_i_7/O
                         net (fo=1, routed)           0.000    21.764    Surface/speedB/pwm0_carry_i_7_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.314 r  Surface/speedB/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    22.314    Surface/speedB/pwm0_carry_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.428 r  Surface/speedB/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           0.662    23.090    Surface/speedB/pwm0_carry__0_n_0
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.124    23.214 r  Surface/speedB/pwm_i_1/O
                         net (fo=1, routed)           0.000    23.214    Surface/speedB/pwm_i_1_n_0
    SLICE_X10Y30         FDSE                                         r  Surface/speedB/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.440    14.781    Surface/speedB/clk_IBUF_BUFG
    SLICE_X10Y30         FDSE                                         r  Surface/speedB/pwm_reg/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y30         FDSE (Setup_fdse_C_D)        0.077    15.083    Surface/speedB/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -23.214    
  -------------------------------------------------------------------
                         slack                                 -8.131    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.966ns (23.410%)  route 3.160ns (76.590%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.148     6.710    Uultrasonic_proximity/countint
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.299     7.009 r  Uultrasonic_proximity/count[0]_i_6/O
                         net (fo=1, routed)           0.664     7.673    Uultrasonic_proximity/count[0]_i_6_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.797 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.182     7.979    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          1.167     9.269    Uultrasonic_proximity/count
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[20]/C
                         clock pessimism              0.275    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y87         FDRE (Setup_fdre_C_R)       -0.429    14.657    Uultrasonic_proximity/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.966ns (23.410%)  route 3.160ns (76.590%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.148     6.710    Uultrasonic_proximity/countint
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.299     7.009 r  Uultrasonic_proximity/count[0]_i_6/O
                         net (fo=1, routed)           0.664     7.673    Uultrasonic_proximity/count[0]_i_6_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.797 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.182     7.979    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          1.167     9.269    Uultrasonic_proximity/count
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.505    14.846    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  Uultrasonic_proximity/count_reg[21]/C
                         clock pessimism              0.275    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y87         FDRE (Setup_fdre_C_R)       -0.429    14.657    Uultrasonic_proximity/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/countb_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/countb_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.704ns (16.605%)  route 3.536ns (83.395%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.557     5.078    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  Surface/Speedcontrol/countb_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.534 f  Surface/Speedcontrol/countb_r_reg[0]/Q
                         net (fo=3, routed)           1.350     6.884    Surface/Speedcontrol/countb_r_reg[0]
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.008 r  Surface/Speedcontrol/countb_r[0]_i_5/O
                         net (fo=1, routed)           1.035     8.043    Surface/Speedcontrol/countb_r[0]_i_5_n_0
    SLICE_X13Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.167 r  Surface/Speedcontrol/countb_r[0]_i_1/O
                         net (fo=15, routed)          1.151     9.318    Surface/Speedcontrol/countb_r
    SLICE_X11Y30         FDRE                                         r  Surface/Speedcontrol/countb_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.440    14.781    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  Surface/Speedcontrol/countb_r_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.801    Surface/Speedcontrol/countb_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/countb_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/countb_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.704ns (16.605%)  route 3.536ns (83.395%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.557     5.078    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  Surface/Speedcontrol/countb_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.534 f  Surface/Speedcontrol/countb_r_reg[0]/Q
                         net (fo=3, routed)           1.350     6.884    Surface/Speedcontrol/countb_r_reg[0]
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.008 r  Surface/Speedcontrol/countb_r[0]_i_5/O
                         net (fo=1, routed)           1.035     8.043    Surface/Speedcontrol/countb_r[0]_i_5_n_0
    SLICE_X13Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.167 r  Surface/Speedcontrol/countb_r[0]_i_1/O
                         net (fo=15, routed)          1.151     9.318    Surface/Speedcontrol/countb_r
    SLICE_X11Y30         FDRE                                         r  Surface/Speedcontrol/countb_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.440    14.781    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  Surface/Speedcontrol/countb_r_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.801    Surface/Speedcontrol/countb_r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.966ns (24.243%)  route 3.019ns (75.757%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.148     6.710    Uultrasonic_proximity/countint
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.299     7.009 r  Uultrasonic_proximity/count[0]_i_6/O
                         net (fo=1, routed)           0.664     7.673    Uultrasonic_proximity/count[0]_i_6_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.797 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.182     7.979    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          1.025     9.127    Uultrasonic_proximity/count
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[16]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.966ns (24.243%)  route 3.019ns (75.757%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.148     6.710    Uultrasonic_proximity/countint
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.299     7.009 r  Uultrasonic_proximity/count[0]_i_6/O
                         net (fo=1, routed)           0.664     7.673    Uultrasonic_proximity/count[0]_i_6_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.797 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.182     7.979    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          1.025     9.127    Uultrasonic_proximity/count
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[17]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.966ns (24.243%)  route 3.019ns (75.757%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.148     6.710    Uultrasonic_proximity/countint
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.299     7.009 r  Uultrasonic_proximity/count[0]_i_6/O
                         net (fo=1, routed)           0.664     7.673    Uultrasonic_proximity/count[0]_i_6_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.797 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.182     7.979    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          1.025     9.127    Uultrasonic_proximity/count
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[18]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.966ns (24.243%)  route 3.019ns (75.757%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=27, routed)          1.148     6.710    Uultrasonic_proximity/countint
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.299     7.009 r  Uultrasonic_proximity/count[0]_i_6/O
                         net (fo=1, routed)           0.664     7.673    Uultrasonic_proximity/count[0]_i_6_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.797 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.182     7.979    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          1.025     9.127    Uultrasonic_proximity/count
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.504    14.845    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Uultrasonic_proximity/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/countb_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/countb_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.704ns (16.688%)  route 3.515ns (83.312%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.557     5.078    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  Surface/Speedcontrol/countb_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.534 f  Surface/Speedcontrol/countb_r_reg[0]/Q
                         net (fo=3, routed)           1.350     6.884    Surface/Speedcontrol/countb_r_reg[0]
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.008 r  Surface/Speedcontrol/countb_r[0]_i_5/O
                         net (fo=1, routed)           1.035     8.043    Surface/Speedcontrol/countb_r[0]_i_5_n_0
    SLICE_X13Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.167 r  Surface/Speedcontrol/countb_r[0]_i_1/O
                         net (fo=15, routed)          1.130     9.297    Surface/Speedcontrol/countb_r
    SLICE_X9Y30          FDRE                                         r  Surface/Speedcontrol/countb_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.439    14.780    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  Surface/Speedcontrol/countb_r_reg[0]/C
                         clock pessimism              0.298    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    14.838    Surface/Speedcontrol/countb_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           0.133     1.746    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X60Y87         LUT5 (Prop_lut5_I1_O)        0.048     1.794 r  Uultrasonic_proximity/outcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    Uultrasonic_proximity/p_0_in__0[4]
    SLICE_X60Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.858     1.985    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.131     1.616    Uultrasonic_proximity/outcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           0.133     1.746    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.791 r  Uultrasonic_proximity/outcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.791    Uultrasonic_proximity/p_0_in__0[3]
    SLICE_X60Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.858     1.985    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.120     1.605    Uultrasonic_proximity/outcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           0.137     1.750    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X60Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  Uultrasonic_proximity/outcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.795    Uultrasonic_proximity/p_0_in__0[5]
    SLICE_X60Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.858     1.985    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.121     1.606    Uultrasonic_proximity/outcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countint_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.884%)  route 0.196ns (58.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  Uultrasonic_proximity/outen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Uultrasonic_proximity/outen_reg/Q
                         net (fo=3, routed)           0.196     1.809    Uultrasonic_proximity/JA1_OBUF
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/countint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.859     1.987    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
                         clock pessimism             -0.478     1.509    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.075     1.584    Uultrasonic_proximity/countint_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.587     1.470    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  Useven_seg/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Useven_seg/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.719    Useven_seg/count_reg_n_0_[11]
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  Useven_seg/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    Useven_seg/count_reg[8]_i_1_n_4
    SLICE_X63Y82         FDRE                                         r  Useven_seg/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.855     1.983    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  Useven_seg/count_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.105     1.575    Useven_seg/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.588     1.471    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  Useven_seg/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Useven_seg/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.720    Useven_seg/count_reg_n_0_[15]
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  Useven_seg/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    Useven_seg/count_reg[12]_i_1_n_4
    SLICE_X63Y83         FDRE                                         r  Useven_seg/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.856     1.984    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  Useven_seg/count_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.105     1.576    Useven_seg/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  Useven_seg/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Useven_seg/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    Useven_seg/count_reg_n_0_[3]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  Useven_seg/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    Useven_seg/count_reg[0]_i_1_n_4
    SLICE_X63Y80         FDRE                                         r  Useven_seg/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.853     1.981    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  Useven_seg/count_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.105     1.573    Useven_seg/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.586     1.469    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  Useven_seg/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Useven_seg/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    Useven_seg/count_reg_n_0_[7]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  Useven_seg/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    Useven_seg/count_reg[4]_i_1_n_4
    SLICE_X63Y81         FDRE                                         r  Useven_seg/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.854     1.982    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  Useven_seg/count_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.105     1.574    Useven_seg/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.588     1.471    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  Useven_seg/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Useven_seg/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.717    Useven_seg/count_reg_n_0_[12]
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  Useven_seg/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    Useven_seg/count_reg[12]_i_1_n_7
    SLICE_X63Y83         FDRE                                         r  Useven_seg/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.856     1.984    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  Useven_seg/count_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.105     1.576    Useven_seg/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.586     1.469    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  Useven_seg/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Useven_seg/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.715    Useven_seg/count_reg_n_0_[4]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  Useven_seg/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    Useven_seg/count_reg[4]_i_1_n_7
    SLICE_X63Y81         FDRE                                         r  Useven_seg/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.854     1.982    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  Useven_seg/count_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.105     1.574    Useven_seg/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y31   Surface/Speedcontrol/counta_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y33   Surface/Speedcontrol/counta_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y33   Surface/Speedcontrol/counta_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y34   Surface/Speedcontrol/counta_r_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30    Surface/speedA/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y29   Surface/speedB/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y31   Surface/speedB/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y31   Surface/speedB/cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y32   Surface/speedB/cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   Uultrasonic_proximity/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   Uultrasonic_proximity/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   Uultrasonic_proximity/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   Uultrasonic_proximity/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Uultrasonic_proximity/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Uultrasonic_proximity/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Uultrasonic_proximity/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Uultrasonic_proximity/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   Uultrasonic_proximity/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   Uultrasonic_proximity/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y31   Surface/Speedcontrol/counta_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y33   Surface/Speedcontrol/counta_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y33   Surface/Speedcontrol/counta_r_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    Surface/speedA/pwm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y29   Surface/speedB/cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y31   Surface/speedB/cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y31   Surface/speedB/cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y29   Surface/speedB/cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y29   Surface/speedB/cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y29   Surface/speedB/cntr_reg[3]/C



