<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf561 › smp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>smp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007-2009 Analog Devices Inc.</span>
<span class="cm"> *               Philippe Gerum &lt;rpm@xenomai.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;asm/smp.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/time.h&gt;</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">boot_lock</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * platform_init_cpus() - Tell the world about how many cores we</span>
<span class="cm"> * have. This is called while setting up the architecture support</span>
<span class="cm"> * (setup_arch()), so don&#39;t be too demanding here with respect to</span>
<span class="cm"> * available kernel services.</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">platform_init_cpus</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpumask</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span> <span class="cm">/* CoreA */</span>
	<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span> <span class="cm">/* CoreB */</span>
	<span class="n">init_cpu_possible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">platform_prepare_cpus</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">max_cpus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpumask</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">bfin_relocate_coreb_l1_mem</span><span class="p">();</span>

	<span class="cm">/* Both cores ought to be present on a bf561! */</span>
	<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span> <span class="cm">/* CoreA */</span>
	<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span> <span class="cm">/* CoreB */</span>
	<span class="n">init_cpu_present</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">setup_profiling_timer</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">multiplier</span><span class="p">)</span> <span class="cm">/* not supported */</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">platform_secondary_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Clone setup for peripheral interrupt sources from CoreA. */</span>
	<span class="n">bfin_write_SICB_IMASK0</span><span class="p">(</span><span class="n">bfin_read_SIC_IMASK0</span><span class="p">());</span>
	<span class="n">bfin_write_SICB_IMASK1</span><span class="p">(</span><span class="n">bfin_read_SIC_IMASK1</span><span class="p">());</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="cm">/* Clone setup for IARs from CoreA. */</span>
	<span class="n">bfin_write_SICB_IAR0</span><span class="p">(</span><span class="n">bfin_read_SIC_IAR0</span><span class="p">());</span>
	<span class="n">bfin_write_SICB_IAR1</span><span class="p">(</span><span class="n">bfin_read_SIC_IAR1</span><span class="p">());</span>
	<span class="n">bfin_write_SICB_IAR2</span><span class="p">(</span><span class="n">bfin_read_SIC_IAR2</span><span class="p">());</span>
	<span class="n">bfin_write_SICB_IAR3</span><span class="p">(</span><span class="n">bfin_read_SIC_IAR3</span><span class="p">());</span>
	<span class="n">bfin_write_SICB_IAR4</span><span class="p">(</span><span class="n">bfin_read_SIC_IAR4</span><span class="p">());</span>
	<span class="n">bfin_write_SICB_IAR5</span><span class="p">(</span><span class="n">bfin_read_SIC_IAR5</span><span class="p">());</span>
	<span class="n">bfin_write_SICB_IAR6</span><span class="p">(</span><span class="n">bfin_read_SIC_IAR6</span><span class="p">());</span>
	<span class="n">bfin_write_SICB_IAR7</span><span class="p">(</span><span class="n">bfin_read_SIC_IAR7</span><span class="p">());</span>
	<span class="n">bfin_write_SICB_IWR0</span><span class="p">(</span><span class="n">IWR_DISABLE_ALL</span><span class="p">);</span>
	<span class="n">bfin_write_SICB_IWR1</span><span class="p">(</span><span class="n">IWR_DISABLE_ALL</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="cm">/* We are done with local CPU inits, unblock the boot CPU. */</span>
	<span class="n">set_cpu_online</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">platform_boot_secondary</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">idle</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Booting Core B.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">bfin_read_SYSCR</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">COREB_SRAM_INIT</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* CoreB already running, sending ipi to wakeup it */</span>
		<span class="n">smp_send_reschedule</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Kick CoreB, which should start execution from CORE_SRAM_BASE. */</span>
		<span class="n">bfin_write_SYSCR</span><span class="p">(</span><span class="n">bfin_read_SYSCR</span><span class="p">()</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">COREB_SRAM_INIT</span><span class="p">);</span>
		<span class="n">SSYNC</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">*</span> <span class="n">HZ</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_online</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="n">barrier</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_online</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* release the lock and let coreb run */</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;CPU%u: processor failed to boot</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">supple0</span><span class="p">[]</span> <span class="o">=</span> <span class="s">&quot;IRQ_SUPPLE_0&quot;</span><span class="p">;</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">supple1</span><span class="p">[]</span> <span class="o">=</span> <span class="s">&quot;IRQ_SUPPLE_1&quot;</span><span class="p">;</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">platform_request_ipi</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">handler</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">IRQ_SUPPLE_0</span><span class="p">)</span> <span class="o">?</span> <span class="n">supple0</span> <span class="o">:</span> <span class="n">supple1</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">handler</span><span class="p">,</span> <span class="n">IRQF_PERCPU</span> <span class="o">|</span> <span class="n">IRQF_NO_SUSPEND</span> <span class="o">|</span>
			<span class="n">IRQF_FORCE_RESUME</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">handler</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Cannot request %s for IPI service&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">platform_send_ipi</span><span class="p">(</span><span class="n">cpumask_t</span> <span class="n">callmap</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">IRQ_SUPPLE_0</span><span class="p">)</span> <span class="o">?</span> <span class="mi">6</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">for_each_cpu_mask</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">callmap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">cpu</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">SSYNC</span><span class="p">();</span>
		<span class="n">bfin_write_SICB_SYSCR</span><span class="p">(</span><span class="n">bfin_read_SICB_SYSCR</span><span class="p">()</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">+</span> <span class="n">cpu</span><span class="p">)));</span>
		<span class="n">SSYNC</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">platform_send_ipi_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">IRQ_SUPPLE_0</span><span class="p">)</span> <span class="o">?</span> <span class="mi">6</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">cpu</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
	<span class="n">bfin_write_SICB_SYSCR</span><span class="p">(</span><span class="n">bfin_read_SICB_SYSCR</span><span class="p">()</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">+</span> <span class="n">cpu</span><span class="p">)));</span>
	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">platform_clear_ipi</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">IRQ_SUPPLE_0</span><span class="p">)</span> <span class="o">?</span> <span class="mi">10</span> <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">cpu</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
	<span class="n">bfin_write_SICB_SYSCR</span><span class="p">(</span><span class="n">bfin_read_SICB_SYSCR</span><span class="p">()</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">+</span> <span class="n">cpu</span><span class="p">)));</span>
	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Setup core B&#39;s local core timer.</span>
<span class="cm"> * In SMP, core timer is used for clock event device.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">bfin_local_timer_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_TICKSOURCE_CORETMR)</span>
	<span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">IRQ_CORETMR</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">bfin_coretmr_init</span><span class="p">();</span>
	<span class="n">bfin_coretmr_clockevent_init</span><span class="p">();</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_unmask</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="cm">/* Power down the core timer, just to play safe. */</span>
	<span class="n">bfin_write_TCNTL</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
