// Seed: 3214566528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1;
  wire id_26 = id_16;
  wire id_27;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer id_16 (
      .id_0 (id_12),
      .id_1 ((id_12)),
      .id_2 (id_7),
      .id_3 (id_4[1]),
      .id_4 (id_3 - 1),
      .id_5 (id_6),
      .id_6 (id_15),
      .id_7 (1),
      .id_8 (id_11),
      .id_9 (1),
      .id_10(id_5),
      .id_11(1),
      .id_12(1 ^ ~id_13[1]),
      .id_13(1'b0),
      .id_14(id_14)
  );
  module_0(
      id_6,
      id_5,
      id_2,
      id_5,
      id_5,
      id_10,
      id_8,
      id_5,
      id_15,
      id_12,
      id_3,
      id_8,
      id_6,
      id_5,
      id_2,
      id_8,
      id_1,
      id_3,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_7,
      id_5
  );
  wire id_17;
endmodule
