(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "/home/user/openCologne/1.Blinky--ILA-Test/p_r_out/ila_top_24-07-21_11-14-53_00")
  (DATE "2024-07-21 11:15:13")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_ICOMP/D//AND/D    Pos: x12y35
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1148:1292:1438)(1202:1347:1494))
          (PORT IN7 (737:819:905)(733:808:887))
          (PORT IN8 (378:433:490)(351:394:439))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (959:1030:1101)(963:1024:1086))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (961:1081:1203)(994:1111:1230))
          (PORT IN2 (1201:1346:1495)(1271:1403:1538))
          (PORT IN3 (770:874:979)(768:860:954))
          (PORT IN4 (374:428:483)(369:416:465))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (959:1030:1101)(963:1024:1086))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x17y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (717:822:927)(724:819:916))
          (PORT IN4 (2276:2496:2719)(2360:2553:2752))
          (PORT IN5 (406:467:529)(384:437:492))
          (PORT IN6 (384:443:504)(355:401:448))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2244:2471:2703)(2370:2577:2790))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x17y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1421:1585:1752)(1435:1594:1758))
          (PORT IN8 (1432:1624:1819)(1485:1678:1874))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x8y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1097:1261:1430)(1116:1269:1424))
          (PORT IN6 (1912:2121:2335)(2013:2213:2419))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a4_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1582:1786:1996)(1622:1817:2015))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1085:1243:1403)(1104:1248:1396))
          (PORT IN2 (1723:1908:2097)(1799:1971:2148))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a4_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1582:1786:1996)(1622:1817:2015))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x16y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1227:1392:1562)(1241:1392:1548))
          (PORT IN7 (781:878:978)(784:872:961))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a5_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1564:1688:1816)(1576:1687:1802))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x17y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (420:481:544)(400:451:503))
          (PORT IN3 (711:828:947)(733:836:943))
          (PORT IN4 (2026:2226:2430)(2068:2238:2413))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2258:2449:2644)(2328:2497:2672))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x16y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a7_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1121:1245:1370)(1168:1290:1416))
          (PORT IN5 (588:670:754)(608:687:767))
          (PORT IN7 (581:663:746)(592:670:751))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND/D//AND/D    Pos: x11y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (355:415:477)(337:387:438))
          (PORT IN7 (757:862:969)(777:880:986))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a8_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1428:1558:1689)(1459:1574:1691))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1356:1557:1761)(1414:1610:1810))
          (PORT IN2 (551:631:712)(552:624:697))
          (PORT IN3 (947:1077:1209)(991:1122:1257))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a8_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1428:1558:1689)(1459:1574:1691))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x15y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1923:2104:2290)(2013:2174:2338))
          (PORT IN8 (2021:2200:2383)(2151:2319:2492))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a9_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1928:2104:2284)(2016:2171:2331))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1352:1496:1645)(1388:1520:1656))
          (PORT IN4 (1841:1997:2157)(1949:2090:2235))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a9_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1928:2104:2284)(2016:2171:2331))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x17y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1305:1468:1635)(1369:1525:1685))
          (PORT IN3 (719:826:937)(732:825:922))
          (PORT IN4 (894:1017:1142)(923:1034:1147))
          (PORT IN5 (1211:1384:1560)(1242:1401:1563))
          (PORT IN6 (756:857:958)(756:845:936))
          (PORT IN7 (415:476:537)(402:453:505))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2315:2552:2791)(2444:2657:2876))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x8y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (409:474:540)(377:426:477))
          (PORT IN6 (2043:2288:2539)(2155:2391:2634))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a13_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2400:2660:2927)(2465:2714:2969))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (386:442:500)(355:398:442))
          (PORT IN2 (1852:2073:2300)(1939:2147:2361))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a13_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2400:2660:2927)(2465:2714:2969))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x11y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1074:1235:1399)(1114:1273:1435))
          (PORT IN6 (369:423:478)(365:412:460))
          (PORT IN7 (612:701:791)(611:694:779))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a15_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (901:982:1064)(912:982:1053))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (726:821:917)(725:812:900))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a15_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (901:982:1064)(912:982:1053))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x22y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a16_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1557:1763:1972)(1631:1822:2016))
          (PORT IN8 (1842:2012:2185)(1891:2043:2200))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a16_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1842:2038:2236)(1908:2085:2265))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a16_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (379:436:494)(357:401:447))
          (PORT IN4 (1652:1798:1947)(1679:1804:1933))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a16_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1842:2038:2236)(1908:2085:2265))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x16y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1055:1189:1328)(1072:1199:1329))
          (PORT IN7 (400:458:517)(376:420:466))
          (PORT IN8 (1887:2096:2310)(1946:2149:2357))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a17_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1140:1244:1350)(1144:1233:1326))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (859:968:1081)(853:951:1052))
          (PORT IN3 (570:658:749)(548:617:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a17_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1140:1244:1350)(1144:1233:1326))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x14y33
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a19_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (620:703:788)(633:713:795))
          (PORT IN7 (576:658:741)(574:646:721))
          (PORT IN8 (562:642:725)(566:643:723))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a19_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:1026:1107)(951:1017:1085))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x15y40
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a20_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1952:2139:2328)(2042:2209:2381))
          (PORT IN3 (1110:1256:1403)(1132:1272:1415))
          (PORT IN5 (769:879:989)(778:879:981))
          (PORT IN6 (538:622:706)(530:607:685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a20_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (949:1025:1101)(957:1021:1086))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ICOMP/D    Pos: x16y45
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a21_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (771:867:965)(797:887:980))
          (PORT IN3 (390:448:507)(362:406:450))
          (PORT IN4 (1269:1407:1547)(1313:1445:1583))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a21_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2304:2497:2695)(2406:2581:2758))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x18y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1040:1189:1341)(1068:1210:1353))
          (PORT IN2 (573:661:750)(575:659:744))
          (PORT IN4 (704:810:918)(723:820:919))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D//ORAND/D    Pos: x15y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a24_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1065:1213:1363)(1120:1258:1398))
          (PORT IN7 (1759:1930:2106)(1808:1970:2136))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a24_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2432:2676:2923)(2535:2749:2968))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a24_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1243:1401:1563)(1259:1407:1559))
          (PORT IN3 (1014:1156:1301)(997:1111:1230))
          (PORT IN4 (774:872:973)(803:893:985))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a24_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2432:2676:2923)(2535:2749:2968))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x15y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (609:691:775)(611:688:768))
          (PORT IN7 (941:1053:1168)(963:1064:1166))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a25_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1374:1505:1639)(1392:1506:1622))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a25_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (413:470:529)(394:443:494))
          (PORT IN4 (730:831:936)(769:869:972))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a25_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1374:1505:1639)(1392:1506:1622))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x8y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a26_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (948:1084:1224)(974:1098:1226))
          (PORT IN7 (774:881:991)(805:911:1017))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a26_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1442:1592:1744)(1468:1606:1747))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a26_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1337:1511:1689)(1378:1546:1717))
          (PORT IN3 (573:655:740)(584:661:738))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a26_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1442:1592:1744)(1468:1606:1747))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x9y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1414:1602:1795)(1472:1651:1835))
          (PORT IN7 (573:653:734)(584:660:739))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a27_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1477:1626:1780)(1510:1646:1786))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a27_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1596:1811:2030)(1682:1896:2115))
          (PORT IN3 (380:436:492)(370:418:468))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a27_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1477:1626:1780)(1510:1646:1786))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x10y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a31_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1413:1593:1777)(1446:1618:1795))
          (PORT IN6 (2064:2293:2527)(2191:2414:2646))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a31_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1477:1627:1781)(1510:1648:1788))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a31_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1420:1597:1776)(1450:1618:1788))
          (PORT IN2 (1877:2083:2294)(1983:2179:2383))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a31_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1477:1627:1781)(1510:1648:1788))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a/D///    Pos: x17y42
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a32_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (378:438:498)(376:426:478))
          (PORT IN4 (1466:1652:1842)(1527:1702:1879))
          (PORT IN6 (518:599:680)(521:595:669))
          (PORT IN8 (1044:1170:1297)(1053:1166:1284))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN4 OUT (361:361:363)(290:297:305))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a32_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2298:2534:2773)(2440:2654:2873))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x16y42
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1092:1252:1414)(1113:1259:1410))
          (PORT IN4 (2067:2248:2433)(2190:2362:2536))
          (PORT IN7 (1645:1818:1994)(1685:1851:2020))
          (PORT IN8 (1562:1757:1956)(1596:1786:1979))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2525:2764:3005)(2632:2843:3058))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x21y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a34_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:634:718)(538:606:675))
          (PORT IN4 (1836:2014:2197)(1904:2066:2231))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a34_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2030:2203:2381)(2088:2242:2401))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x18y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a35_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (602:678:755)(606:671:737))
          (PORT IN4 (2067:2278:2492)(2166:2359:2557))
          (PORT IN7 (380:435:491)(370:418:466))
          (PORT IN8 (378:430:484)(350:391:433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a35_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2014:2230:2448)(2084:2274:2467))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x8y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (387:448:509)(356:403:452))
          (PORT IN6 (2407:2688:2972)(2543:2805:3073))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a36_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1590:1783:1978)(1621:1790:1963))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a36_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (389:446:504)(358:402:446))
          (PORT IN2 (2218:2475:2735)(2334:2567:2806))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a36_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1590:1783:1978)(1621:1790:1963))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a37_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1203:1370:1539)(1207:1350:1498))
          (PORT IN6 (1853:2075:2302)(1941:2150:2365))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a37_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1473:1647:1825)(1522:1695:1870))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a37_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1196:1356:1519)(1199:1337:1478))
          (PORT IN2 (1673:1872:2076)(1741:1923:2111))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a37_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1473:1647:1825)(1522:1695:1870))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x14y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a38_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1317:1487:1661)(1377:1535:1695))
          (PORT IN8 (1607:1799:1995)(1677:1865:2060))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a38_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1075:1178:1283)(1086:1172:1261))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a40_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1214:1367:1524)(1258:1406:1557))
          (PORT IN6 (1901:2111:2324)(1994:2193:2399))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a40_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1631:1814:2001)(1698:1869:2046))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a40_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1213:1361:1512)(1266:1409:1555))
          (PORT IN2 (1717:1903:2092)(1788:1959:2137))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a40_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1631:1814:2001)(1698:1869:2046))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x10y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a42_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:464:523)(387:436:486))
          (PORT IN2 (1257:1391:1527)(1307:1441:1577))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a42_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1594:1768:1946)(1619:1777:1938))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x14y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a43_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (773:882:993)(782:882:985))
          (PORT IN7 (379:439:499)(370:420:471))
          (PORT IN8 (938:1054:1173)(988:1100:1217))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a43_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1220:1325)(1118:1206:1296))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a43_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:660:747)(564:636:710))
          (PORT IN4 (1362:1520:1683)(1376:1520:1666))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a43_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1220:1325)(1118:1206:1296))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x15y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a44_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (603:685:768)(619:698:779))
          (PORT IN3 (912:1046:1183)(930:1057:1186))
          (PORT IN5 (1236:1413:1595)(1269:1440:1617))
          (PORT IN6 (1309:1470:1634)(1334:1488:1644))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a44_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2082:2291:2505)(2121:2305:2493))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x21y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1241:1417:1598)(1275:1448:1624))
          (PORT IN2 (1386:1579:1777)(1447:1639:1834))
          (PORT IN3 (1555:1740:1928)(1593:1776:1962))
          (PORT IN4 (1580:1780:1985)(1598:1784:1975))
          (PORT IN6 (873:998:1125)(878:998:1121))
          (PORT IN7 (996:1120:1245)(1020:1139:1261))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a45_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1948:2122:2301)(1998:2149:2304))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x11y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a47_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1464:1623:1786)(1520:1670:1823))
          (PORT IN7 (950:1081:1214)(1008:1141:1276))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a47_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1638:1819:2006)(1670:1833:1999))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a47_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1553:1738:1927)(1633:1818:2006))
          (PORT IN3 (758:864:972)(795:900:1006))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a47_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1638:1819:2006)(1670:1833:1999))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x15y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (790:897:1006)(819:927:1037))
          (PORT IN7 (1438:1624:1813)(1490:1668:1853))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a49_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1122:1226:1332)(1130:1219:1311))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (605:688:773)(614:694:776))
          (PORT IN3 (1472:1670:1873)(1507:1698:1894))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a49_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1122:1226:1332)(1130:1219:1311))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x15y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a51_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (793:902:1014)(808:916:1025))
          (PORT IN7 (368:432:496)(348:399:451))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a51_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1378:1514:1653)(1397:1515:1634))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a51_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (601:686:773)(594:673:753))
          (PORT IN2 (538:627:718)(534:609:685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a51_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1378:1514:1653)(1397:1515:1634))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x14y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a53_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (883:994:1106)(867:959:1054))
          (PORT IN4 (407:464:522)(386:436:487))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a53_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2133:2353:2576)(2223:2414:2610))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x15y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a54_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1176:1355:1536)(1191:1348:1509))
          (PORT IN2 (1122:1271:1421)(1137:1280:1424))
          (PORT IN3 (588:671:757)(585:651:720))
          (PORT IN4 (936:1055:1176)(963:1066:1171))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ICOMP/D//ORAND/D    Pos: x16y32
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a55_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (621:706:793)(626:707:788))
          (PORT IN7 (434:499:565)(411:468:526))
          (PORT IN8 (1459:1655:1857)(1558:1750:1945))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a55_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (970:1049:1129)(974:1039:1106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a55_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (418:478:539)(399:451:503))
          (PORT IN3 (961:1088:1217)(1016:1143:1272))
          (PORT IN4 (1259:1431:1608)(1337:1500:1666))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a55_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (970:1049:1129)(974:1039:1106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x21y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a56_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1364:1546:1733)(1398:1573:1749))
          (PORT IN6 (1477:1654:1835)(1551:1724:1901))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a56_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1059:1131:1204)(1053:1116:1180))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a56_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1180:1338:1500)(1193:1340:1488))
          (PORT IN3 (1662:1868:2078)(1749:1960:2175))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a56_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1059:1131:1204)(1053:1116:1180))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x14y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a58_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (604:689:777)(590:661:734))
          (PORT IN6 (1073:1208:1345)(1081:1201:1325))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a58_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2133:2353:2576)(2223:2414:2610))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x15y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a59_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1303:1475:1650)(1340:1501:1667))
          (PORT IN6 (791:889:988)(782:876:972))
          (PORT IN7 (801:906:1014)(813:909:1006))
          (PORT IN8 (600:675:751)(604:671:739))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x16y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a60_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (741:848:955)(752:849:948))
          (PORT IN3 (1397:1571:1750)(1419:1583:1751))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a60_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2617:2826:3039)(2706:2895:3088))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x16y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1242:1418:1598)(1256:1416:1579))
          (PORT IN4 (2045:2224:2407)(2168:2338:2510))
          (PORT IN7 (602:686:770)(611:690:771))
          (PORT IN8 (412:476:541)(395:450:507))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a61_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1970:2156:2344)(2058:2222:2390))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1278:1427:1579)(1326:1468:1611))
          (PORT IN7 (938:1067:1198)(964:1089:1218))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a62_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1996:2220:2450)(2053:2273:2498))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a62_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (388:444:501)(378:426:475))
          (PORT IN3 (743:848:954)(749:846:946))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a62_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1996:2220:2450)(2053:2273:2498))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x11y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a63_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1159:1293:1430)(1213:1340:1471))
          (PORT IN7 (599:684:770)(610:693:776))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a63_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1544:1727:1914)(1612:1792:1973))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a63_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1123:1254:1389)(1179:1308:1439))
          (PORT IN3 (408:469:530)(399:454:509))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a63_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1544:1727:1914)(1612:1792:1973))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x20y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a67_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1178:1335:1495)(1194:1342:1491))
          (PORT IN7 (1347:1515:1687)(1404:1573:1747))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a67_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1128:1232:1339)(1143:1231:1319))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a67_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (987:1119:1254)(981:1100:1220))
          (PORT IN2 (424:484:545)(412:461:511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a67_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1128:1232:1339)(1143:1231:1319))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x14y32
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a70_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1287:1466:1649)(1312:1481:1655))
          (PORT IN2 (1654:1850:2050)(1686:1874:2066))
          (PORT IN4 (1397:1595:1797)(1425:1613:1807))
          (PORT IN8 (1980:2169:2364)(2085:2265:2450))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a70_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2232:2452:2675)(2275:2463:2653))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//ICOMP/D    Pos: x22y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a73_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1552:1692:1834)(1601:1726:1857))
          (PORT IN8 (1611:1824:2041)(1675:1890:2109))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a73_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1974:2167:2365)(2038:2215:2396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a73_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (540:619:699)(534:606:679))
          (PORT IN2 (753:861:970)(794:903:1012))
          (PORT IN4 (1518:1666:1816)(1580:1709:1842))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a73_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1974:2167:2365)(2038:2215:2396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x14y45
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1947:2166:2389)(2040:2242:2447))
          (PORT IN3 (751:846:944)(776:865:957))
          (PORT IN7 (410:470:531)(390:440:491))
          (PORT IN8 (744:844:946)(774:873:975))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a75_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (921:1000:1079)(920:987:1056))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x17y27
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a76_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (956:1096:1238)(958:1080:1203))
          (PORT IN2 (746:856:967)(772:877:984))
          (PORT IN4 (568:646:726)(558:627:697))
          (PORT IN8 (2006:2223:2444)(2123:2333:2546))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2675:2929:3187)(2830:3059:3294))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x14y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (802:898:995)(829:919:1012))
          (PORT IN8 (1037:1179:1324)(1050:1184:1322))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (921:1000:1079)(920:987:1056))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (614:686:758)(621:683:747))
          (PORT IN2 (551:626:702)(533:595:657))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (921:1000:1079)(920:987:1056))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x21y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a79_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (967:1099:1232)(975:1098:1225))
          (PORT IN8 (909:1006:1106)(911:1001:1096))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a79_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1025:1101:1179)(1021:1086:1153))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a79_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (892:1028:1168)(884:1007:1132))
          (PORT IN4 (914:1040:1170)(942:1061:1183))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a79_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1025:1101:1179)(1021:1086:1153))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x15y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a83_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (532:611:691)(521:593:666))
          (PORT IN5 (596:686:778)(577:654:733))
          (PORT IN6 (745:846:950)(777:878:981))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a83_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (923:1002:1081)(924:992:1061))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x20y34
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a87_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (876:987:1103)(872:971:1072))
          (PORT IN7 (381:445:510)(359:410:461))
          (PORT IN8 (1516:1705:1899)(1549:1741:1935))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a87_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2042:2228:2419)(2085:2249:2417))
          (PORT EN (967:1076:1187)(968:1061:1157))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x19y36
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (564:638:714)(554:614:675))
          (PORT IN6 (546:631:717)(556:633:712))
          (PORT IN8 (538:622:709)(541:615:691))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a88_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2017:2204:2393)(2064:2224:2388))
          (PORT EN (582:648:715)(554:602:651))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x20y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (825:939:1056)(803:897:994))
          (PORT IN6 (728:828:928)(745:833:923))
          (PORT IN8 (750:855:960)(784:888:994))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1921:2103:2289)(1956:2119:2284))
          (PORT EN (949:1053:1161)(952:1043:1137))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x20y36
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (572:650:731)(564:627:690))
          (PORT IN5 (753:870:990)(772:873:976))
          (PORT IN7 (559:640:723)(551:624:698))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a90_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2039:2213:2392)(2095:2250:2410))
          (PORT EN (776:871:967)(769:845:922))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x17y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a91_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1033:1186:1343)(1079:1225:1372))
          (PORT IN5 (1090:1238:1391)(1139:1277:1417))
          (PORT IN7 (586:672:759)(591:672:754))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a91_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1964:2174:2389)(2029:2213:2402))
          (PORT EN (601:682:765)(566:624:683))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x16y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a92_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (565:646:728)(555:622:690))
          (PORT IN6 (854:963:1074)(829:914:1002))
          (PORT IN8 (1303:1460:1621)(1349:1507:1669))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a92_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2535:2772:3013)(2644:2855:3069))
          (PORT EN (1096:1234:1376)(1105:1227:1352))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x17y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (533:617:702)(529:600:673))
          (PORT IN6 (429:489:551)(408:460:513))
          (PORT IN8 (571:644:719)(560:622:686))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a93_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2318:2555:2795)(2447:2661:2880))
          (PORT EN (1119:1255:1395)(1152:1275:1401))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x18y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1104:1234:1365)(1101:1213:1327))
          (PORT IN5 (572:664:758)(559:638:718))
          (PORT IN7 (558:638:719)(569:646:724))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a94_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2485:2714:2949)(2583:2786:2996))
          (PORT EN (1108:1243:1381)(1136:1256:1380))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x20y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a95_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1224:1400:1580)(1299:1471:1645))
          (PORT IN5 (405:466:528)(391:445:500))
          (PORT IN7 (1258:1412:1569)(1303:1448:1597))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a95_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2090:2273:2458)(2148:2307:2469))
          (PORT EN (789:893:998)(787:873:961))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x18y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a97_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1230:1399:1570)(1275:1434:1596))
          (PORT IN2 (1503:1690:1880)(1565:1744:1926))
          (PORT IN3 (583:664:745)(586:659:735))
          (PORT IN6 (552:645:738)(536:605:675))
          (PORT IN7 (572:650:730)(589:665:742))
          (PORT IN8 (1205:1355:1508)(1213:1349:1487))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a97_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2167:2365:2569)(2228:2407:2587))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x13y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1412:1589:1770)(1440:1599:1762))
          (PORT IN7 (955:1092:1231)(984:1113:1244))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a100_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1543:1687:1836)(1578:1711:1848))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a100_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1742:1972:2210)(1800:2027:2260))
          (PORT IN3 (768:881:995)(777:878:980))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a100_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1543:1687:1836)(1578:1711:1848))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x15y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (537:624:712)(528:603:679))
          (PORT IN6 (374:431:490)(354:401:449))
          (PORT IN7 (1286:1455:1629)(1336:1505:1676))
          (PORT IN8 (911:1026:1144)(923:1029:1138))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a101_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1347:1475:1606)(1359:1473:1589))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a101_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2746:2957:3173)(2881:3068:3263))
          (PORT IN3 (362:420:479)(331:377:423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a101_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1347:1475:1606)(1359:1473:1589))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x15y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (744:852:960)(755:854:954))
          (PORT IN8 (587:669:753)(591:670:750))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a104_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2089:2299:2514)(2129:2310:2496))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x14y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a106_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (421:479:539)(412:463:516))
          (PORT IN2 (750:850:952)(759:844:931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a106_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:1026:1107)(951:1017:1085))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x18y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1230:1386:1545)(1262:1410:1562))
          (PORT IN7 (719:828:940)(704:798:894))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a107_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2220:2433:2651)(2301:2495:2692))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x14y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (608:690:774)(624:704:786))
          (PORT IN6 (395:453:513)(384:437:492))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a108_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1067:1152)(988:1059:1133))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a108_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (421:479:538)(414:465:518))
          (PORT IN4 (762:877:995)(774:878:983))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a108_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1067:1152)(988:1059:1133))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x13y31
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1185:1361:1540)(1231:1401:1573))
          (PORT IN6 (1497:1686:1878)(1563:1739:1918))
          (PORT IN8 (384:438:494)(377:425:475))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a109_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2344:2554:2769)(2437:2632:2832))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x21y38
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (872:1000:1131)(872:986:1103))
          (PORT IN4 (396:453:512)(386:434:482))
          (PORT IN5 (374:437:502)(353:399:446))
          (PORT IN6 (381:439:499)(350:398:446))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a110_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2125:2347:2572)(2188:2387:2590))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x20y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1060:1217:1377)(1079:1225:1375))
          (PORT IN7 (814:914:1017)(829:921:1014))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a111_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1011:1086:1164)(1010:1076:1143))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a111_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (878:1011:1147)(875:992:1112))
          (PORT IN3 (1660:1853:2053)(1701:1895:2093))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a111_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1011:1086:1164)(1010:1076:1143))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///OR/D    Pos: x10y34
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a112_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1330:1505:1681)(1396:1565:1737))
          (PORT IN4 (1212:1386:1565)(1256:1427:1602))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a112_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (910:987:1065)(903:971:1041))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x12y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1466:1647:1831)(1472:1638:1807))
          (PORT IN7 (1438:1618:1802)(1457:1624:1793))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a113_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (910:991:1074)(923:993:1066))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x23y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1078:1236:1397)(1102:1249:1398))
          (PORT IN4 (1410:1594:1782)(1452:1621:1795))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a115_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1194:1297:1403)(1192:1282:1375))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///OR/    Pos: x20y37
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a116_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (715:825:939)(725:824:924))
          (PORT IN3 (1200:1349:1501)(1220:1354:1494))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x13y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1456:1642:1831)(1497:1668:1843))
          (PORT IN7 (1433:1608:1786)(1509:1674:1841))
          (PORT IN8 (861:959:1059)(871:954:1039))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x19y32
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (772:866:963)(807:897:988))
          (PORT IN2 (1883:2129:2381)(1977:2213:2455))
          (PORT IN3 (801:904:1008)(806:898:992))
          (PORT IN4 (707:810:915)(710:805:901))
          (PORT IN8 (1666:1835:2006)(1748:1900:2056))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a121_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2048:2236:2425)(2092:2255:2420))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////    Pos: x12y42
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1417:1597:1780)(1476:1652:1834))
          (PORT IN4 (558:640:723)(563:639:717))
          (PORT IN7 (767:876:986)(796:906:1018))
          (PORT IN8 (548:642:736)(525:595:666))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x11y40
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (576:661:748)(561:631:702))
          (PORT IN6 (379:432:487)(352:394:438))
          (PORT IN7 (915:1050:1189)(941:1067:1196))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a123_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:1003:1081)(940:1006:1073))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2///ADDF2/    Pos: x9y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (907:1042:1180)(925:1042:1164))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a126_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (890:1029:1170)(906:1028:1153))
          (PORT IN7 (907:1042:1180)(925:1042:1164))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1283:1464:1647)(1325:1490:1659))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a128_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1785:2020:2261)(1833:2065:2303))
          (PORT IN6 (1283:1464:1647)(1325:1490:1659))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (410:472:534)(379:430:481))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a130_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (391:448:507)(362:407:453))
          (PORT IN8 (410:472:534)(379:430:481))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1093:1215:1339)(1095:1202:1310))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a132_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1109:1254:1403)(1120:1259:1400))
          (PORT IN7 (1093:1215:1339)(1095:1202:1310))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (398:455:513)(387:437:487))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a134_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (404:464:526)(396:450:504))
          (PORT IN8 (398:455:513)(387:437:487))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1254:1374:1499)(1298:1418:1541))
          (PORT IN7 (844:941:1039)(865:953:1044))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a135_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1333:1485:1639)(1384:1529:1678))
          (PORT IN6 (1254:1374:1499)(1298:1418:1541))
          (PORT IN7 (844:941:1039)(865:953:1044))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (397:453:510)(391:440:490))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a137_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (386:444:502)(379:428:479))
          (PORT IN6 (397:453:510)(391:440:490))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (390:447:504)(363:408:454))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a139_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (391:448:506)(360:404:448))
          (PORT IN8 (390:447:504)(363:408:454))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x9y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (949:1092:1236)(955:1067:1181))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a142_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (894:1026:1159)(900:1011:1126))
          (PORT IN5 (949:1092:1236)(955:1067:1181))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1417:1563:1714)(1443:1577:1716))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1407:1581:1759)(1476:1644:1815))
          (PORT IN5 (1417:1563:1714)(1443:1577:1716))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (926:1023:1122)(968:1059:1152))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a146_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (874:968:1064)(918:1008:1098))
          (PORT IN5 (926:1023:1122)(968:1059:1152))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1197:1352:1510)(1236:1387:1539))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a148_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (920:1055:1193)(923:1043:1164))
          (PORT IN6 (1197:1352:1510)(1236:1387:1539))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x19y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1445:1624:1806)(1511:1691:1874))
          (PORT IN8 (753:850:950)(779:869:961))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a150_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (719:813:910)(727:815:905))
          (PORT IN6 (1445:1624:1806)(1511:1691:1874))
          (PORT IN8 (753:850:950)(779:869:961))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x19y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1370:1561:1756)(1401:1581:1767))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a152_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1076:1223:1375)(1112:1252:1395))
          (PORT IN8 (1370:1561:1756)(1401:1581:1767))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x19y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (761:856:952)(769:857:947))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a154_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (369:427:487)(354:405:458))
          (PORT IN7 (761:856:952)(769:857:947))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x19y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1266:1431:1600)(1305:1464:1627))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a156_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (917:1034:1155)(935:1050:1168))
          (PORT IN7 (1266:1431:1600)(1305:1464:1627))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x18y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (757:875:995)(748:845:945))
          (PORT IN7 (1323:1479:1639)(1366:1520:1676))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (918:1040:1164)(947:1062:1180))
          (PORT IN6 (757:875:995)(748:845:945))
          (PORT IN7 (1323:1479:1639)(1366:1520:1676))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1125:1278:1437)(1173:1310:1448))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a161_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1457:1646:1838)(1506:1688:1875))
          (PORT IN5 (1125:1278:1437)(1173:1310:1448))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (898:1033:1171)(920:1050:1183))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a163_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1098:1227:1358)(1123:1250:1380))
          (PORT IN7 (898:1033:1171)(920:1050:1183))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (798:903:1011)(813:911:1011))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a165_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1823:2037:2254)(1871:2079:2292))
          (PORT IN5 (798:903:1011)(813:911:1011))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x12y29
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1230:1397:1568)(1262:1426:1594))
          (PORT IN8 (1188:1350:1517)(1221:1383:1549))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a168_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1603:1814:2028)(1659:1856:2058))
          (PORT IN5 (1230:1397:1568)(1262:1426:1594))
          (PORT IN8 (1188:1350:1517)(1221:1383:1549))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x12y30
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1093:1225:1360)(1086:1200:1317))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a170_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1451:1638:1831)(1511:1690:1875))
          (PORT IN6 (1093:1225:1360)(1086:1200:1317))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x12y31
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1117:1252:1388)(1133:1265:1400))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a172_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1031:1175:1322)(1045:1175:1309))
          (PORT IN8 (1117:1252:1388)(1133:1265:1400))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x12y32
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (760:872:987)(766:864:963))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a174_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1109:1255:1404)(1128:1271:1416))
          (PORT IN6 (760:872:987)(766:864:963))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x13y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1073:1209:1347)(1090:1217:1346))
          (PORT IN7 (1094:1238:1385)(1110:1249:1390))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a177_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (377:433:490)(378:429:482))
          (PORT IN6 (1073:1209:1347)(1090:1217:1346))
          (PORT IN7 (1094:1238:1385)(1110:1249:1390))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x13y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (876:994:1116)(885:995:1108))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a179_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (560:640:722)(556:628:701))
          (PORT IN7 (876:994:1116)(885:995:1108))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x13y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1077:1226:1379)(1109:1260:1416))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a181_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1049:1197:1349)(1078:1209:1343))
          (PORT IN8 (1077:1226:1379)(1109:1260:1416))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x13y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1136:1268:1403)(1159:1286:1415))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a183_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (393:452:511)(371:416:462))
          (PORT IN7 (1136:1268:1403)(1159:1286:1415))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a187)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_0 GLB0 (2479:2478:2477)(2539:2537:2536))
          (IOPATH CLK0_90 GLB0 (2503:2503:2503)(2563:2563:2564))
          (IOPATH CLK0_90 GLB1 (2385:2385:2385)(2394:2395:2397))
          (IOPATH CLK0_180 GLB0 (2584:2657:2731)(2636:2693:2750))
          (IOPATH CLK0_270 GLB0 (2613:2695:2778)(2670:2716:2762))
          (IOPATH CLK1_0 GLB0 (2042:2040:2039)(2024:2022:2021))
          (IOPATH CLK1_0 GLB1 (2685:2687:2689)(2710:2711:2713))
          (IOPATH CLK1_90 GLB1 (2546:2546:2547)(2530:2531:2532))
          (IOPATH CLK1_180 GLB1 (2651:2687:2724)(2636:2684:2732))
          (IOPATH CLK1_270 GLB1 (2666:2729:2792)(2649:2723:2797))
    )))
 // C_AND/D///    Pos: x17y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (968:1094:1222)(1020:1151:1286))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a204_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2320:2555:2794)(2460:2676:2897))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x12y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a205_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1623:1827:2035)(1660:1855:2053))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a205_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (910:991:1074)(923:993:1066))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x12y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (940:1072:1206)(965:1094:1224))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a255_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1369:1503:1639)(1384:1495:1609))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x16y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a265_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (389:446:505)(388:437:487))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a265_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1007:1081:1155)(1005:1066:1128))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a298)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x21y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a299)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x25y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a300)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x23y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a301)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x0y95
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a302)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x19y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a303)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // CC_PLL    Pos: x33y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a304)
    )
 // CC_PLL    Pos: x34y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a305)
    )
 // FPGA_RAM    Pos: x33y33
  (CELL (CELLTYPE "FPGA_RAM")
// internal delay pathes
    (INSTANCE _a306)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKB[0] DOB[0] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[0] (2362:2657:2953)(2338:2647:2957))
    ))
        (TIMINGCHECK
          (SETUPHOLD (negedge CLKB[0]) (posedge CLOCK1) (24:146:269)(26:121:216)) // merged_entry: 5
          (SETUPHOLD (posedge CLKB[0]) (posedge CLOCK1) (24:146:269)(26:121:216)) // merged_entry: 5
          (SETUPHOLD (negedge GLWEA[0]) (negedge CLKB[0]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (negedge CLKB[0]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[0]) (posedge CLKB[0]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (posedge CLKB[0]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[0]) (negedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (negedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[0]) (posedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (posedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge ADDRA0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge DIA[19]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[19]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[19]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[19]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[9]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[9]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[9]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[9]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[9]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[9]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[9]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[9]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[8]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[8]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[8]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[8]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[8]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[8]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[8]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[8]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge WEA[19]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[19]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[19]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[19]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[9]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[9]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[9]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[9]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[9]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[9]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[9]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[9]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[8]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[8]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[8]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[8]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[8]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[8]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[8]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[8]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[7]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[7]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[7]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[7]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[7]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[7]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[7]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[7]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[6]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[6]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[6]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[6]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[6]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[6]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[6]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[6]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[5]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[5]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[5]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[5]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[5]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[5]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[5]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[5]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (WIDTH (negedge CLKB[0]) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLKB[0]) (485:485:485)) // merged_entry: 14
          (WIDTH (negedge CLOCK1) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLOCK1) (485:485:485)) // merged_entry: 14
        ))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a308)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
          (IOPATH CLK0 PCLK1 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_MX2b////    Pos: x12y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (566:647:729)(586:664:745))
          (PORT IN6 (1114:1246:1382)(1129:1257:1387))
          (PORT IN8 (1073:1222:1374)(1087:1231:1378))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x16y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (753:863:974)(755:850:946))
          (PORT IN8 (1064:1193:1324)(1081:1204:1331))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x11y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (564:651:740)(559:635:713))
          (PORT IN5 (929:1064:1200)(935:1056:1178))
          (PORT IN7 (579:656:733)(557:622:687))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_////RAM_I2    Pos: x1y66
 // C_AND////    Pos: x35y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1929:2132:2339)(2016:2194:2375))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a313_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x27y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (899:1035:1174)(895:1012:1132))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a314_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x22y31
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (916:1035:1159)(906:1012:1120))
          (PORT IN6 (950:1063:1176)(960:1056:1154))
          (PORT IN8 (854:964:1076)(865:960:1057))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x14y30
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (907:1033:1163)(939:1050:1163))
          (PORT IN6 (1267:1421:1578)(1309:1455:1601))
          (PORT IN8 (1300:1453:1612)(1314:1466:1624))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x20y38
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1450:1631:1818)(1521:1703:1889))
          (PORT IN8 (1022:1162:1305)(1030:1151:1275))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x17y31
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (686:789:893)(697:792:889))
          (PORT IN7 (755:865:975)(735:828:923))
          (PORT IN8 (1577:1779:1985)(1642:1843:2051))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x16y27
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1210:1367:1527)(1240:1389:1542))
          (PORT IN7 (1522:1705:1892)(1585:1763:1944))
          (PORT IN8 (929:1041:1154)(961:1061:1166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x14y29
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (720:823:929)(721:815:913))
          (PORT IN6 (1094:1227:1366)(1116:1248:1381))
          (PORT IN8 (569:645:722)(550:614:678))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x18y29
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (859:988:1119)(892:1006:1122))
          (PORT IN6 (1467:1655:1847)(1545:1725:1906))
          (PORT IN8 (1227:1394:1565)(1248:1404:1566))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x16y29
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (550:626:703)(547:606:666))
          (PORT IN5 (768:865:965)(790:878:968))
          (PORT IN7 (786:886:988)(800:896:995))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x15y28
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a324_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (723:823:924)(737:823:910))
          (PORT IN5 (850:965:1083)(819:912:1009))
          (PORT IN7 (1078:1219:1365)(1076:1210:1346))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x14y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (411:473:536)(404:459:514))
          (PORT IN5 (1237:1392:1551)(1272:1423:1578))
          (PORT IN6 (1064:1193:1323)(1058:1163:1272))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x17y30
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (534:613:694)(519:588:659))
          (PORT IN5 (1497:1671:1852)(1510:1672:1839))
          (PORT IN6 (719:817:917)(737:824:914))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x16y31
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (755:850:947)(779:868:958))
          (PORT IN5 (1456:1663:1874)(1524:1724:1926))
          (PORT IN6 (411:467:524)(390:439:489))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x17y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (602:686:770)(592:667:742))
          (PORT IN7 (586:670:755)(567:640:714))
          (PORT IN8 (581:664:748)(580:659:738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x16y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a330_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (747:839:933)(757:848:939))
          (PORT IN5 (610:700:792)(601:682:766))
          (PORT IN6 (1105:1238:1374)(1145:1270:1397))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x24y31
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (722:823:926)(727:821:917))
          (PORT IN7 (1521:1702:1887)(1568:1748:1931))
          (PORT IN8 (1542:1753:1969)(1618:1822:2031))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x21y34
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a332_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1088:1230:1375)(1138:1278:1421))
          (PORT IN7 (399:454:510)(386:433:482))
          (PORT IN8 (724:841:961)(717:818:921))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x24y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a334_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (934:1061:1191)(956:1076:1200))
          (PORT IN4 (964:1078:1195)(974:1074:1176))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x22y36
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (358:418:479)(336:383:431))
          (PORT IN3 (572:653:735)(580:656:734))
          (PORT IN4 (1203:1363:1525)(1223:1374:1528))
          (PORT IN5 (371:431:492)(351:400:450))
          (PORT IN8 (386:448:511)(364:408:454))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x28y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1426:1618:1813)(1531:1727:1926))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a336_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x16y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a337_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1004:1130:1260)(1031:1149:1268))
          (PORT IN4 (392:458:526)(372:426:481))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x28y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1126:1289:1456)(1168:1328:1491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a338_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1933:2168:2407)(1979:2209:2443))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a340_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x28y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a341_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1631:1839:2055)(1694:1895:2100))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a341_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1392:1578:1767)(1412:1574:1743))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a342_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_ORAND////    Pos: x18y32
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1239:1377:1518)(1230:1354:1482))
          (PORT IN3 (643:734:826)(643:725:809))
          (PORT IN4 (383:443:504)(355:402:450))
          (PORT IN5 (1216:1387:1562)(1241:1404:1569))
          (PORT IN8 (1272:1451:1634)(1291:1455:1622))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1492:1693:1898)(1597:1800:2006))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a344_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x28y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1423:1607:1795)(1477:1656:1842))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a346_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x12y34
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (603:689:777)(608:688:770))
          (PORT IN5 (1291:1465:1643)(1351:1521:1694))
          (PORT IN7 (946:1068:1191)(958:1080:1206))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x19y33
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1023:1171:1322)(1044:1185:1328))
          (PORT IN5 (946:1079:1213)(968:1087:1208))
          (PORT IN6 (760:866:974)(767:865:965))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x24y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1413:1585:1761)(1457:1623:1793))
          (PORT IN7 (1253:1421:1595)(1291:1454:1624))
          (PORT IN8 (1785:2003:2226)(1857:2075:2297))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x14y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1030:1181:1336)(1046:1190:1338))
          (PORT IN6 (566:637:709)(564:624:686))
          (PORT IN8 (1084:1221:1360)(1120:1251:1384))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x28y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (927:1051:1179)(955:1070:1189))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a351_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x16y30
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (534:617:701)(521:592:664))
          (PORT IN5 (1591:1793:2000)(1686:1879:2076))
          (PORT IN6 (782:886:991)(810:902:995))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x28y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a353_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1163:1322:1484)(1197:1349:1502))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a353_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x16y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (943:1067:1195)(949:1065:1184))
          (PORT IN7 (778:891:1007)(789:891:995))
          (PORT IN8 (572:653:735)(580:658:737))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x10y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1022:1173:1329)(1048:1190:1334))
          (PORT IN5 (582:659:737)(562:627:693))
          (PORT IN7 (972:1094:1219)(1016:1136:1257))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x15y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1241:1396:1554)(1281:1433:1589))
          (PORT IN5 (566:646:728)(559:633:709))
          (PORT IN7 (1122:1249:1379)(1151:1274:1400))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x14y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (729:834:942)(742:837:933))
          (PORT IN7 (1246:1408:1576)(1263:1415:1569))
          (PORT IN8 (730:841:955)(728:822:918))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x13y32
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (950:1071:1192)(999:1115:1233))
          (PORT IN6 (418:477:537)(403:454:506))
          (PORT IN8 (864:985:1107)(871:981:1094))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x22y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1248:1418:1591)(1288:1441:1597))
          (PORT IN5 (1699:1898:2099)(1765:1954:2147))
          (PORT IN7 (1110:1252:1398)(1170:1312:1457))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x14y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1109:1253:1400)(1174:1315:1458))
          (PORT IN6 (733:836:941)(750:844:939))
          (PORT IN8 (1814:2011:2213)(1909:2105:2306))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x20y30
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1175:1334:1495)(1190:1338:1488))
          (PORT IN5 (1245:1413:1584)(1257:1407:1563))
          (PORT IN6 (1093:1244:1398)(1148:1290:1434))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x24y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1079:1238:1399)(1076:1218:1363))
          (PORT IN6 (395:452:509)(366:411:457))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x13y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a368_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (934:1070:1208)(933:1055:1180))
          (PORT IN4 (1091:1236:1382)(1110:1248:1388))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x1y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a369_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2289:2491:2695)(2400:2576:2754))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a369_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x19y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a370_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1788:1964:2145)(1835:1993:2155))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a370_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (978:1071:1166)(1022:1109:1199))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a372_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a373_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1644:1830:2018)(1768:1946:2130))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a373_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1303:1449:1599)(1361:1505:1653))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a374_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a375_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1453:1621:1792)(1535:1694:1858))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a375_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1328:1465:1605)(1382:1509:1641))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a376_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a377_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (937:1043:1151)(972:1072:1174))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a377_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x37y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a379_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1212:1360:1511)(1240:1377:1519))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a379_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1241:1378:1517)(1280:1403:1532))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a380_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a381_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (976:1072:1168)(1008:1100:1192))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a381_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4028:4345:4673)(4266:4566:4874))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a404_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_/RAM_I1///    Pos: x34y33
 // C_////Bridge    Pos: x14y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a421_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1284:1435:1590)(1287:1434:1584))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x22y31
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a422_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1274:1435:1599)(1332:1486:1644))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x18y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a423_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (952:1078:1209)(991:1111:1232))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x24y35
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a424_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1393:1574:1757)(1458:1624:1791))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x20y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a425_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1117:1242:1369)(1177:1300:1426))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x18y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a426_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1437:1581:1726)(1482:1618:1754))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x14y30
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a427_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1391:1538:1688)(1420:1557:1694))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x20y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a428_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (906:1040:1177)(900:1020:1143))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x16y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a429_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (605:677:749)(603:665:729))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x16y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a430_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1202:1379:1559)(1237:1400:1567))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x11y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a431_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1478:1667:1861)(1528:1711:1897))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x18y31
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a432_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (875:995:1117)(918:1032:1150))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x19y30
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a433_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1229:1404:1582)(1304:1472:1643))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x17y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a434_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (548:634:720)(530:600:673))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x19y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a435_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1522:1724:1929)(1572:1778:1989))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x23y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a436_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (568:651:735)(550:622:696))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x21y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a437_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (737:832:927)(740:825:912))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x17y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a438_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (893:1026:1163)(927:1052:1180))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x17y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a439_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (371:424:479)(345:389:434))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x18y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a440_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1057:1188:1323)(1059:1180:1303))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x13y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a441_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (546:626:708)(541:614:687))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x18y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a442_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (552:633:717)(539:609:681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x12y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a443_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (534:621:709)(517:586:656))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x10y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a444_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1916:2137:2362)(2033:2239:2451))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x11y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a445_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1778:1970:2165)(1867:2044:2226))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x21y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a446_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (560:652:745)(531:601:672))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
)
// 
// 
// Min/Max-Timing
//          369/10      1  min:  100  max:  100
//          370/10      1  min:  100  max:  100
