$date
	Wed Aug 28 23:09:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module deco_dece_tb $end
$var wire 1 ! gd $end
$var wire 1 " g $end
$var wire 1 # fd $end
$var wire 1 $ f $end
$var wire 1 % ed $end
$var wire 1 & e $end
$var wire 1 ' dd $end
$var wire 1 ( d $end
$var wire 1 ) cd $end
$var wire 1 * c $end
$var wire 1 + bd $end
$var wire 1 , b $end
$var wire 1 - ad $end
$var wire 1 . a $end
$var reg 4 / bits [3:0] $end
$var reg 1 0 btn_in $end
$scope module deco_s_inst $end
$var wire 1 . a $end
$var wire 1 , b $end
$var wire 4 1 bin [3:0] $end
$var wire 1 * c $end
$var wire 1 ( d $end
$var wire 1 & e $end
$var wire 1 $ f $end
$var wire 1 " g $end
$upscope $end
$scope module decodificador_decenas_inst $end
$var wire 1 0 btn_in $end
$var wire 1 ! gd $end
$var wire 1 # fd $end
$var wire 1 % ed $end
$var wire 1 ' dd $end
$var wire 1 ) cd $end
$var wire 1 + bd $end
$var wire 1 - ad $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 1
00
b0 /
1.
1-
1,
0+
1*
0)
1(
1'
1&
1%
1$
1#
0"
1!
$end
#10000
0$
0*
1"
00
b1 /
b1 1
#20000
0.
0(
0&
0"
1*
00
b10 /
b10 1
#30000
1"
1(
1.
00
b11 /
b11 1
#40000
1&
1(
1$
1.
1*
00
b100 /
b100 1
#50000
0*
00
b101 /
b101 1
#60000
0(
0&
1*
00
b110 /
b110 1
#70000
1(
00
b111 /
b111 1
#80000
1,
0.
0(
1*
00
b1000 /
b1000 1
#90000
0,
1(
1&
1.
00
b1001 /
b1001 1
#100000
1(
1$
1"
0&
1.
00
b1010 /
b1010 1
#110000
0(
0$
0"
1,
00
b1011 /
b1011 1
#120000
1"
1,
1$
00
b1100 /
b1100 1
#130000
0,
1(
1&
00
b1101 /
b1101 1
#140000
1(
0&
00
b1110 /
b1110 1
#150000
0(
1,
00
b1111 /
b1111 1
#160000
