--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Top01.twx Top01.ncd -o Top01.twr Top01.pcf -ucf
Top01_ucf.ucf

Design file:              Top01.ncd
Physical constraint file: Top01.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CW0         |    1.574(R)|    0.198(R)|CLK_BUFGP         |   0.000|
CW1         |    0.975(R)|    0.501(R)|CLK_BUFGP         |   0.000|
CW2         |    1.285(R)|    0.249(R)|CLK_BUFGP         |   0.000|
DataBus<0>  |    0.375(R)|    0.797(R)|CLK_BUFGP         |   0.000|
DataBus<1>  |    0.581(R)|    0.631(R)|CLK_BUFGP         |   0.000|
DataBus<2>  |    0.823(R)|    0.453(R)|CLK_BUFGP         |   0.000|
DataBus<3>  |    0.850(R)|    0.575(R)|CLK_BUFGP         |   0.000|
SEL_ALU<0>  |    5.992(R)|   -0.507(R)|CLK_BUFGP         |   0.000|
SEL_ALU<1>  |    5.912(R)|   -0.985(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Anodo<0>    |    9.034(R)|CLK_BUFGP         |   0.000|
Anodo<1>    |    7.932(R)|CLK_BUFGP         |   0.000|
Anodo<2>    |    8.822(R)|CLK_BUFGP         |   0.000|
Anodo<3>    |    8.002(R)|CLK_BUFGP         |   0.000|
Catodo<0>   |   13.143(R)|CLK_BUFGP         |   0.000|
Catodo<1>   |   13.265(R)|CLK_BUFGP         |   0.000|
Catodo<2>   |   13.718(R)|CLK_BUFGP         |   0.000|
Catodo<3>   |   13.445(R)|CLK_BUFGP         |   0.000|
Catodo<4>   |   13.564(R)|CLK_BUFGP         |   0.000|
Catodo<5>   |   13.224(R)|CLK_BUFGP         |   0.000|
Catodo<6>   |   13.262(R)|CLK_BUFGP         |   0.000|
SalFZ       |    7.184(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.315|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SEL_ALU<0>     |Catodo<0>      |   13.193|
SEL_ALU<0>     |Catodo<1>      |   12.708|
SEL_ALU<0>     |Catodo<2>      |   13.256|
SEL_ALU<0>     |Catodo<3>      |   12.949|
SEL_ALU<0>     |Catodo<4>      |   13.007|
SEL_ALU<0>     |Catodo<5>      |   13.274|
SEL_ALU<0>     |Catodo<6>      |   12.655|
SEL_ALU<1>     |Catodo<0>      |   13.113|
SEL_ALU<1>     |Catodo<1>      |   13.214|
SEL_ALU<1>     |Catodo<2>      |   13.667|
SEL_ALU<1>     |Catodo<3>      |   13.394|
SEL_ALU<1>     |Catodo<4>      |   13.513|
SEL_ALU<1>     |Catodo<5>      |   13.194|
SEL_ALU<1>     |Catodo<6>      |   13.211|
---------------+---------------+---------+


Analysis completed Fri Nov 24 09:12:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



