// Seed: 4042812868
module module_0 (
    input tri1 id_0,
    input wor  id_1#(.id_3(1 == id_3))
);
  wand id_4, id_5, id_6, id_7;
  assign id_3 = ~^id_7;
  id_8(
      .id_0((1)), .id_1(1), .id_2(id_6), .id_3(1), .id_4(1)
  ); id_9(
      1
  );
  supply0 id_10 = id_0(1, id_5);
  wire id_11, id_12;
  assign id_10 = id_0;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    output tri id_7,
    input tri1 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    output uwire id_12,
    output logic id_13,
    output tri id_14
);
  always id_13 <= 1;
  module_0(
      id_8, id_11
  );
  wire id_16;
endmodule
