Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Nov 16 18:51:53 2019
| Host         : MasterYao running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.801        0.000                      0                 1602        0.044        0.000                      0                 1602        4.020        0.000                       0                   699  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.801        0.000                      0                 1513        0.044        0.000                      0                 1513        4.020        0.000                       0                   699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.837        0.000                      0                   89        0.758        0.000                      0                   89  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 design_1_i/processor_0/inst/a1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 2.656ns (34.505%)  route 5.042ns (65.495%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.647     2.941    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_1_i/processor_0/inst/a1_reg[3]/Q
                         net (fo=31, routed)          1.399     4.858    design_1_i/processor_0/inst/a1_reg_n_0_[3]
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/processor_0/inst/out_data1__149_carry_i_13/O
                         net (fo=2, routed)           0.415     5.397    design_1_i/processor_0/inst/out_data1__149_carry_i_13_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.521 r  design_1_i/processor_0/inst/out_data1__149_carry_i_8/O
                         net (fo=2, routed)           0.447     5.968    design_1_i/processor_0/inst/out_data1__149_carry_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.092 f  design_1_i/processor_0/inst/out_data1__149_carry_i_1/O
                         net (fo=4, routed)           0.575     6.667    design_1_i/processor_0/inst/out_data1__149_carry_i_1_n_0
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.120     6.787 r  design_1_i/processor_0/inst/out_data1__149_carry_i_2/O
                         net (fo=1, routed)           0.000     6.787    design_1_i/processor_0/inst/out_data1__149_carry_i_2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.188 r  design_1_i/processor_0/inst/out_data1__149_carry/O[3]
                         net (fo=2, routed)           0.732     7.921    design_1_i/processor_0/inst/out_data1__149_carry_n_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.227 r  design_1_i/processor_0/inst/out_data0__87_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.227    design_1_i/processor_0/inst/out_data0__87_carry__0_i_3_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.867 r  design_1_i/processor_0/inst/out_data0__87_carry__0/O[3]
                         net (fo=20, routed)          0.968     9.835    design_1_i/processor_0/inst/out_data00_out[7]
    SLICE_X37Y87         LUT5 (Prop_lut5_I4_O)        0.299    10.134 r  design_1_i/processor_0/inst/out_data[26]_i_1/O
                         net (fo=1, routed)           0.505    10.639    design_1_i/processor_0/inst/p_0_in[26]
    SLICE_X33Y87         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.475    12.654    design_1_i/processor_0/inst/clk
    SLICE_X33Y87         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[26]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X33Y87         FDCE (Setup_fdce_C_D)       -0.289    12.440    design_1_i/processor_0/inst/out_data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 design_1_i/processor_0/inst/a1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 3.004ns (38.202%)  route 4.859ns (61.798%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.647     2.941    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_1_i/processor_0/inst/a1_reg[3]/Q
                         net (fo=31, routed)          1.399     4.858    design_1_i/processor_0/inst/a1_reg_n_0_[3]
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/processor_0/inst/out_data1__149_carry_i_13/O
                         net (fo=2, routed)           0.415     5.397    design_1_i/processor_0/inst/out_data1__149_carry_i_13_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.521 r  design_1_i/processor_0/inst/out_data1__149_carry_i_8/O
                         net (fo=2, routed)           0.447     5.968    design_1_i/processor_0/inst/out_data1__149_carry_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.092 f  design_1_i/processor_0/inst/out_data1__149_carry_i_1/O
                         net (fo=4, routed)           0.575     6.667    design_1_i/processor_0/inst/out_data1__149_carry_i_1_n_0
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.120     6.787 r  design_1_i/processor_0/inst/out_data1__149_carry_i_2/O
                         net (fo=1, routed)           0.000     6.787    design_1_i/processor_0/inst/out_data1__149_carry_i_2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.188 r  design_1_i/processor_0/inst/out_data1__149_carry/O[3]
                         net (fo=2, routed)           0.732     7.921    design_1_i/processor_0/inst/out_data1__149_carry_n_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.227 r  design_1_i/processor_0/inst/out_data0__87_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.227    design_1_i/processor_0/inst/out_data0__87_carry__0_i_3_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.867 r  design_1_i/processor_0/inst/out_data0__87_carry__0/O[3]
                         net (fo=20, routed)          0.790     9.657    design_1_i/processor_0/inst/out_data00_out[7]
    SLICE_X38Y87         LUT2 (Prop_lut2_I0_O)        0.299     9.956 r  design_1_i/processor_0/inst/out_data[31]_i_6/O
                         net (fo=4, routed)           0.501    10.456    design_1_i/processor_0/inst/out_data[31]_i_6_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.348    10.804 r  design_1_i/processor_0/inst/out_data[15]_i_1/O
                         net (fo=1, routed)           0.000    10.804    design_1_i/processor_0/inst/p_0_in[15]
    SLICE_X40Y89         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.477    12.656    design_1_i/processor_0/inst/clk
    SLICE_X40Y89         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[15]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y89         FDCE (Setup_fdce_C_D)        0.029    12.760    design_1_i/processor_0/inst/out_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 design_1_i/processor_0/inst/a1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 3.004ns (38.233%)  route 4.853ns (61.767%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.647     2.941    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_1_i/processor_0/inst/a1_reg[3]/Q
                         net (fo=31, routed)          1.399     4.858    design_1_i/processor_0/inst/a1_reg_n_0_[3]
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/processor_0/inst/out_data1__149_carry_i_13/O
                         net (fo=2, routed)           0.415     5.397    design_1_i/processor_0/inst/out_data1__149_carry_i_13_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.521 r  design_1_i/processor_0/inst/out_data1__149_carry_i_8/O
                         net (fo=2, routed)           0.447     5.968    design_1_i/processor_0/inst/out_data1__149_carry_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.092 f  design_1_i/processor_0/inst/out_data1__149_carry_i_1/O
                         net (fo=4, routed)           0.575     6.667    design_1_i/processor_0/inst/out_data1__149_carry_i_1_n_0
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.120     6.787 r  design_1_i/processor_0/inst/out_data1__149_carry_i_2/O
                         net (fo=1, routed)           0.000     6.787    design_1_i/processor_0/inst/out_data1__149_carry_i_2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.188 r  design_1_i/processor_0/inst/out_data1__149_carry/O[3]
                         net (fo=2, routed)           0.732     7.921    design_1_i/processor_0/inst/out_data1__149_carry_n_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.227 r  design_1_i/processor_0/inst/out_data0__87_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.227    design_1_i/processor_0/inst/out_data0__87_carry__0_i_3_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.867 r  design_1_i/processor_0/inst/out_data0__87_carry__0/O[3]
                         net (fo=20, routed)          0.790     9.657    design_1_i/processor_0/inst/out_data00_out[7]
    SLICE_X38Y87         LUT2 (Prop_lut2_I0_O)        0.299     9.956 r  design_1_i/processor_0/inst/out_data[31]_i_6/O
                         net (fo=4, routed)           0.494    10.450    design_1_i/processor_0/inst/out_data[31]_i_6_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.348    10.798 r  design_1_i/processor_0/inst/out_data[31]_i_2/O
                         net (fo=1, routed)           0.000    10.798    design_1_i/processor_0/inst/p_0_in[31]
    SLICE_X38Y89         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.477    12.656    design_1_i/processor_0/inst/clk
    SLICE_X38Y89         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[31]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X38Y89         FDCE (Setup_fdce_C_D)        0.079    12.844    design_1_i/processor_0/inst/out_data_reg[31]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 design_1_i/processor_0/inst/a1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.656ns (35.815%)  route 4.760ns (64.185%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.647     2.941    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_1_i/processor_0/inst/a1_reg[3]/Q
                         net (fo=31, routed)          1.399     4.858    design_1_i/processor_0/inst/a1_reg_n_0_[3]
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/processor_0/inst/out_data1__149_carry_i_13/O
                         net (fo=2, routed)           0.415     5.397    design_1_i/processor_0/inst/out_data1__149_carry_i_13_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.521 r  design_1_i/processor_0/inst/out_data1__149_carry_i_8/O
                         net (fo=2, routed)           0.447     5.968    design_1_i/processor_0/inst/out_data1__149_carry_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.092 f  design_1_i/processor_0/inst/out_data1__149_carry_i_1/O
                         net (fo=4, routed)           0.575     6.667    design_1_i/processor_0/inst/out_data1__149_carry_i_1_n_0
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.120     6.787 r  design_1_i/processor_0/inst/out_data1__149_carry_i_2/O
                         net (fo=1, routed)           0.000     6.787    design_1_i/processor_0/inst/out_data1__149_carry_i_2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.188 r  design_1_i/processor_0/inst/out_data1__149_carry/O[3]
                         net (fo=2, routed)           0.732     7.921    design_1_i/processor_0/inst/out_data1__149_carry_n_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.227 r  design_1_i/processor_0/inst/out_data0__87_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.227    design_1_i/processor_0/inst/out_data0__87_carry__0_i_3_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.867 r  design_1_i/processor_0/inst/out_data0__87_carry__0/O[3]
                         net (fo=20, routed)          0.707     9.574    design_1_i/processor_0/inst/out_data00_out[7]
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.299     9.873 r  design_1_i/processor_0/inst/out_data[25]_i_1/O
                         net (fo=1, routed)           0.484    10.357    design_1_i/processor_0/inst/p_0_in[25]
    SLICE_X35Y88         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.477    12.656    design_1_i/processor_0/inst/clk
    SLICE_X35Y88         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[25]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X35Y88         FDCE (Setup_fdce_C_D)       -0.255    12.476    design_1_i/processor_0/inst/out_data_reg[25]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 design_1_i/processor_0/inst/a1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 2.663ns (35.084%)  route 4.927ns (64.916%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.647     2.941    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_1_i/processor_0/inst/a1_reg[3]/Q
                         net (fo=31, routed)          1.399     4.858    design_1_i/processor_0/inst/a1_reg_n_0_[3]
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/processor_0/inst/out_data1__149_carry_i_13/O
                         net (fo=2, routed)           0.415     5.397    design_1_i/processor_0/inst/out_data1__149_carry_i_13_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.521 r  design_1_i/processor_0/inst/out_data1__149_carry_i_8/O
                         net (fo=2, routed)           0.447     5.968    design_1_i/processor_0/inst/out_data1__149_carry_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.092 f  design_1_i/processor_0/inst/out_data1__149_carry_i_1/O
                         net (fo=4, routed)           0.575     6.667    design_1_i/processor_0/inst/out_data1__149_carry_i_1_n_0
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.120     6.787 r  design_1_i/processor_0/inst/out_data1__149_carry_i_2/O
                         net (fo=1, routed)           0.000     6.787    design_1_i/processor_0/inst/out_data1__149_carry_i_2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.188 r  design_1_i/processor_0/inst/out_data1__149_carry/O[3]
                         net (fo=2, routed)           0.732     7.921    design_1_i/processor_0/inst/out_data1__149_carry_n_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.227 r  design_1_i/processor_0/inst/out_data0__87_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.227    design_1_i/processor_0/inst/out_data0__87_carry__0_i_3_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.867 r  design_1_i/processor_0/inst/out_data0__87_carry__0/O[3]
                         net (fo=20, routed)          0.790     9.657    design_1_i/processor_0/inst/out_data00_out[7]
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.306     9.963 r  design_1_i/processor_0/inst/out_data[16]_i_1/O
                         net (fo=1, routed)           0.569    10.531    design_1_i/processor_0/inst/p_0_in[16]
    SLICE_X33Y87         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.475    12.654    design_1_i/processor_0/inst/clk
    SLICE_X33Y87         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[16]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X33Y87         FDCE (Setup_fdce_C_D)       -0.067    12.662    design_1_i/processor_0/inst/out_data_reg[16]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 design_1_i/processor_0/inst/a1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 3.004ns (38.987%)  route 4.701ns (61.013%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.647     2.941    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_1_i/processor_0/inst/a1_reg[3]/Q
                         net (fo=31, routed)          1.399     4.858    design_1_i/processor_0/inst/a1_reg_n_0_[3]
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/processor_0/inst/out_data1__149_carry_i_13/O
                         net (fo=2, routed)           0.415     5.397    design_1_i/processor_0/inst/out_data1__149_carry_i_13_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.521 r  design_1_i/processor_0/inst/out_data1__149_carry_i_8/O
                         net (fo=2, routed)           0.447     5.968    design_1_i/processor_0/inst/out_data1__149_carry_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.092 f  design_1_i/processor_0/inst/out_data1__149_carry_i_1/O
                         net (fo=4, routed)           0.575     6.667    design_1_i/processor_0/inst/out_data1__149_carry_i_1_n_0
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.120     6.787 r  design_1_i/processor_0/inst/out_data1__149_carry_i_2/O
                         net (fo=1, routed)           0.000     6.787    design_1_i/processor_0/inst/out_data1__149_carry_i_2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.188 r  design_1_i/processor_0/inst/out_data1__149_carry/O[3]
                         net (fo=2, routed)           0.732     7.921    design_1_i/processor_0/inst/out_data1__149_carry_n_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.227 r  design_1_i/processor_0/inst/out_data0__87_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.227    design_1_i/processor_0/inst/out_data0__87_carry__0_i_3_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.867 r  design_1_i/processor_0/inst/out_data0__87_carry__0/O[3]
                         net (fo=20, routed)          0.790     9.657    design_1_i/processor_0/inst/out_data00_out[7]
    SLICE_X38Y87         LUT2 (Prop_lut2_I0_O)        0.299     9.956 r  design_1_i/processor_0/inst/out_data[31]_i_6/O
                         net (fo=4, routed)           0.342    10.298    design_1_i/processor_0/inst/out_data[31]_i_6_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.348    10.646 r  design_1_i/processor_0/inst/out_data[7]_i_1/O
                         net (fo=1, routed)           0.000    10.646    design_1_i/processor_0/inst/p_0_in[7]
    SLICE_X39Y87         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.475    12.654    design_1_i/processor_0/inst/clk
    SLICE_X39Y87         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[7]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X39Y87         FDCE (Setup_fdce_C_D)        0.031    12.794    design_1_i/processor_0/inst/out_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 design_1_i/processor_0/inst/a1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 3.004ns (39.028%)  route 4.693ns (60.972%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.647     2.941    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_1_i/processor_0/inst/a1_reg[3]/Q
                         net (fo=31, routed)          1.399     4.858    design_1_i/processor_0/inst/a1_reg_n_0_[3]
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/processor_0/inst/out_data1__149_carry_i_13/O
                         net (fo=2, routed)           0.415     5.397    design_1_i/processor_0/inst/out_data1__149_carry_i_13_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.521 r  design_1_i/processor_0/inst/out_data1__149_carry_i_8/O
                         net (fo=2, routed)           0.447     5.968    design_1_i/processor_0/inst/out_data1__149_carry_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.092 f  design_1_i/processor_0/inst/out_data1__149_carry_i_1/O
                         net (fo=4, routed)           0.575     6.667    design_1_i/processor_0/inst/out_data1__149_carry_i_1_n_0
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.120     6.787 r  design_1_i/processor_0/inst/out_data1__149_carry_i_2/O
                         net (fo=1, routed)           0.000     6.787    design_1_i/processor_0/inst/out_data1__149_carry_i_2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.188 r  design_1_i/processor_0/inst/out_data1__149_carry/O[3]
                         net (fo=2, routed)           0.732     7.921    design_1_i/processor_0/inst/out_data1__149_carry_n_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.227 r  design_1_i/processor_0/inst/out_data0__87_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.227    design_1_i/processor_0/inst/out_data0__87_carry__0_i_3_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.867 r  design_1_i/processor_0/inst/out_data0__87_carry__0/O[3]
                         net (fo=20, routed)          0.790     9.657    design_1_i/processor_0/inst/out_data00_out[7]
    SLICE_X38Y87         LUT2 (Prop_lut2_I0_O)        0.299     9.956 r  design_1_i/processor_0/inst/out_data[31]_i_6/O
                         net (fo=4, routed)           0.334    10.290    design_1_i/processor_0/inst/out_data[31]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.348    10.638 r  design_1_i/processor_0/inst/out_data[23]_i_1/O
                         net (fo=1, routed)           0.000    10.638    design_1_i/processor_0/inst/p_0_in[23]
    SLICE_X38Y87         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.475    12.654    design_1_i/processor_0/inst/clk
    SLICE_X38Y87         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[23]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X38Y87         FDCE (Setup_fdce_C_D)        0.079    12.842    design_1_i/processor_0/inst/out_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 design_1_i/processor_0/inst/a1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 2.787ns (36.617%)  route 4.824ns (63.383%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.647     2.941    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_1_i/processor_0/inst/a1_reg[3]/Q
                         net (fo=31, routed)          1.399     4.858    design_1_i/processor_0/inst/a1_reg_n_0_[3]
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/processor_0/inst/out_data1__149_carry_i_13/O
                         net (fo=2, routed)           0.415     5.397    design_1_i/processor_0/inst/out_data1__149_carry_i_13_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.521 r  design_1_i/processor_0/inst/out_data1__149_carry_i_8/O
                         net (fo=2, routed)           0.447     5.968    design_1_i/processor_0/inst/out_data1__149_carry_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.092 f  design_1_i/processor_0/inst/out_data1__149_carry_i_1/O
                         net (fo=4, routed)           0.575     6.667    design_1_i/processor_0/inst/out_data1__149_carry_i_1_n_0
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.120     6.787 r  design_1_i/processor_0/inst/out_data1__149_carry_i_2/O
                         net (fo=1, routed)           0.000     6.787    design_1_i/processor_0/inst/out_data1__149_carry_i_2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.188 r  design_1_i/processor_0/inst/out_data1__149_carry/O[3]
                         net (fo=2, routed)           0.732     7.921    design_1_i/processor_0/inst/out_data1__149_carry_n_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.227 r  design_1_i/processor_0/inst/out_data0__87_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.227    design_1_i/processor_0/inst/out_data0__87_carry__0_i_3_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.867 r  design_1_i/processor_0/inst/out_data0__87_carry__0/O[3]
                         net (fo=20, routed)          0.707     9.574    design_1_i/processor_0/inst/out_data00_out[7]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.306     9.880 r  design_1_i/processor_0/inst/out_data[27]_i_4/O
                         net (fo=3, routed)           0.549    10.428    design_1_i/processor_0/inst/out_data[27]_i_4_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.552 r  design_1_i/processor_0/inst/out_data[11]_i_1/O
                         net (fo=1, routed)           0.000    10.552    design_1_i/processor_0/inst/p_0_in[11]
    SLICE_X36Y88         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.476    12.655    design_1_i/processor_0/inst/clk
    SLICE_X36Y88         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[11]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X36Y88         FDCE (Setup_fdce_C_D)        0.079    12.843    design_1_i/processor_0/inst/out_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 design_1_i/processor_0/inst/a1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 2.787ns (37.060%)  route 4.733ns (62.941%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.647     2.941    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_1_i/processor_0/inst/a1_reg[3]/Q
                         net (fo=31, routed)          1.399     4.858    design_1_i/processor_0/inst/a1_reg_n_0_[3]
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/processor_0/inst/out_data1__149_carry_i_13/O
                         net (fo=2, routed)           0.415     5.397    design_1_i/processor_0/inst/out_data1__149_carry_i_13_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.521 r  design_1_i/processor_0/inst/out_data1__149_carry_i_8/O
                         net (fo=2, routed)           0.447     5.968    design_1_i/processor_0/inst/out_data1__149_carry_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.092 f  design_1_i/processor_0/inst/out_data1__149_carry_i_1/O
                         net (fo=4, routed)           0.575     6.667    design_1_i/processor_0/inst/out_data1__149_carry_i_1_n_0
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.120     6.787 r  design_1_i/processor_0/inst/out_data1__149_carry_i_2/O
                         net (fo=1, routed)           0.000     6.787    design_1_i/processor_0/inst/out_data1__149_carry_i_2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.188 r  design_1_i/processor_0/inst/out_data1__149_carry/O[3]
                         net (fo=2, routed)           0.732     7.921    design_1_i/processor_0/inst/out_data1__149_carry_n_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.227 r  design_1_i/processor_0/inst/out_data0__87_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.227    design_1_i/processor_0/inst/out_data0__87_carry__0_i_3_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.867 r  design_1_i/processor_0/inst/out_data0__87_carry__0/O[3]
                         net (fo=20, routed)          0.707     9.574    design_1_i/processor_0/inst/out_data00_out[7]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.306     9.880 r  design_1_i/processor_0/inst/out_data[27]_i_4/O
                         net (fo=3, routed)           0.458    10.337    design_1_i/processor_0/inst/out_data[27]_i_4_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.461 r  design_1_i/processor_0/inst/out_data[19]_i_1/O
                         net (fo=1, routed)           0.000    10.461    design_1_i/processor_0/inst/p_0_in[19]
    SLICE_X37Y87         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.475    12.654    design_1_i/processor_0/inst/clk
    SLICE_X37Y87         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[19]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X37Y87         FDCE (Setup_fdce_C_D)        0.029    12.792    design_1_i/processor_0/inst/out_data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 design_1_i/processor_0/inst/a1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 2.787ns (37.476%)  route 4.650ns (62.524%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.647     2.941    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_1_i/processor_0/inst/a1_reg[3]/Q
                         net (fo=31, routed)          1.399     4.858    design_1_i/processor_0/inst/a1_reg_n_0_[3]
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/processor_0/inst/out_data1__149_carry_i_13/O
                         net (fo=2, routed)           0.415     5.397    design_1_i/processor_0/inst/out_data1__149_carry_i_13_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.521 r  design_1_i/processor_0/inst/out_data1__149_carry_i_8/O
                         net (fo=2, routed)           0.447     5.968    design_1_i/processor_0/inst/out_data1__149_carry_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.092 f  design_1_i/processor_0/inst/out_data1__149_carry_i_1/O
                         net (fo=4, routed)           0.575     6.667    design_1_i/processor_0/inst/out_data1__149_carry_i_1_n_0
    SLICE_X47Y88         LUT1 (Prop_lut1_I0_O)        0.120     6.787 r  design_1_i/processor_0/inst/out_data1__149_carry_i_2/O
                         net (fo=1, routed)           0.000     6.787    design_1_i/processor_0/inst/out_data1__149_carry_i_2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.188 r  design_1_i/processor_0/inst/out_data1__149_carry/O[3]
                         net (fo=2, routed)           0.732     7.921    design_1_i/processor_0/inst/out_data1__149_carry_n_4
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.227 r  design_1_i/processor_0/inst/out_data0__87_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.227    design_1_i/processor_0/inst/out_data0__87_carry__0_i_3_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.867 r  design_1_i/processor_0/inst/out_data0__87_carry__0/O[3]
                         net (fo=20, routed)          0.707     9.574    design_1_i/processor_0/inst/out_data00_out[7]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.306     9.880 r  design_1_i/processor_0/inst/out_data[27]_i_4/O
                         net (fo=3, routed)           0.374    10.254    design_1_i/processor_0/inst/out_data[27]_i_4_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.378 r  design_1_i/processor_0/inst/out_data[27]_i_1/O
                         net (fo=1, routed)           0.000    10.378    design_1_i/processor_0/inst/p_0_in[27]
    SLICE_X36Y88         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.476    12.655    design_1_i/processor_0/inst/clk
    SLICE_X36Y88         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[27]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X36Y88         FDCE (Setup_fdce_C_D)        0.081    12.845    design_1_i/processor_0/inst/out_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  2.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.006%)  route 0.179ns (55.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.179     1.312    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.574     0.910    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y88         FDRE                                         r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.110     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.840     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.575     0.911    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.637%)  route 0.234ns (62.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.234     1.367    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.804%)  route 0.167ns (54.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.557     0.893    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.167     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.174     1.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.556     0.892    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.113     1.146    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X34Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.821     1.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.264     0.923    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.110     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.572     0.908    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.110     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.840     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.110     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.041    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    design_1_i/mem256X8_0/inst/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    design_1_i/mem256X8_0/inst/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y91    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y88    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y91    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y90    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y86    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y90    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y90    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.580ns (21.942%)  route 2.063ns (78.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.572     4.965    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/rst_n
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.089 f  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2/O
                         net (fo=4, routed)           0.491     5.580    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2_n_0
    SLICE_X30Y84         FDCE                                         f  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.519     7.698    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk
    SLICE_X30Y84         FDCE                                         r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.927    
                         clock uncertainty           -0.154     7.773    
    SLICE_X30Y84         FDCE (Recov_fdce_C_CLR)     -0.356     7.417    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.580ns (21.942%)  route 2.063ns (78.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.572     4.965    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/rst_n
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.089 f  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2/O
                         net (fo=4, routed)           0.491     5.580    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2_n_0
    SLICE_X30Y84         FDCE                                         f  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.519     7.698    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk
    SLICE_X30Y84         FDCE                                         r  design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.927    
                         clock uncertainty           -0.154     7.773    
    SLICE_X30Y84         FDCE (Recov_fdce_C_CLR)     -0.314     7.459    design_1_i/mem_control_0/inst/mem_control_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/a1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.612ns (14.838%)  route 3.513ns (85.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.021     4.414    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.156     4.570 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          2.491     7.062    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X48Y86         FDCE                                         f  design_1_i/processor_0/inst/a1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.472    12.651    design_1_i/processor_0/inst/clk
    SLICE_X48Y86         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[1]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.636    12.090    design_1_i/processor_0/inst/a1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.090    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/a2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.612ns (14.838%)  route 3.513ns (85.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.021     4.414    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.156     4.570 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          2.491     7.062    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X48Y86         FDCE                                         f  design_1_i/processor_0/inst/a2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.472    12.651    design_1_i/processor_0/inst/clk
    SLICE_X48Y86         FDCE                                         r  design_1_i/processor_0/inst/a2_reg[0]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.636    12.090    design_1_i/processor_0/inst/a2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.090    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.612ns (14.994%)  route 3.470ns (85.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.021     4.414    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.156     4.570 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          2.448     7.019    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X41Y87         FDCE                                         f  design_1_i/processor_0/inst/out_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.475    12.654    design_1_i/processor_0/inst/clk
    SLICE_X41Y87         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[6]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X41Y87         FDCE (Recov_fdce_C_CLR)     -0.636    12.093    design_1_i/processor_0/inst/out_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.612ns (15.177%)  route 3.420ns (84.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.021     4.414    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.156     4.570 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          2.399     6.969    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X37Y89         FDCE                                         f  design_1_i/processor_0/inst/out_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.477    12.656    design_1_i/processor_0/inst/clk
    SLICE_X37Y89         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[30]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X37Y89         FDCE (Recov_fdce_C_CLR)     -0.636    12.095    design_1_i/processor_0/inst/out_data_reg[30]
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/b4_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.612ns (15.023%)  route 3.462ns (84.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.021     4.414    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.156     4.570 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          2.440     7.011    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X38Y88         FDCE                                         f  design_1_i/processor_0/inst/b4_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.476    12.655    design_1_i/processor_0/inst/clk
    SLICE_X38Y88         FDCE                                         r  design_1_i/processor_0/inst/b4_reg[3]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.592    12.138    design_1_i/processor_0/inst/b4_reg[3]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/b4_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.612ns (15.023%)  route 3.462ns (84.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.021     4.414    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.156     4.570 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          2.440     7.011    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X38Y88         FDCE                                         f  design_1_i/processor_0/inst/b4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.476    12.655    design_1_i/processor_0/inst/clk
    SLICE_X38Y88         FDCE                                         r  design_1_i/processor_0/inst/b4_reg[2]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.550    12.180    design_1_i/processor_0/inst/b4_reg[2]
  -------------------------------------------------------------------
                         required time                         12.180    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.612ns (15.433%)  route 3.353ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.021     4.414    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.156     4.570 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          2.332     6.902    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X35Y88         FDCE                                         f  design_1_i/processor_0/inst/out_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.477    12.656    design_1_i/processor_0/inst/clk
    SLICE_X35Y88         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[12]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.636    12.095    design_1_i/processor_0/inst/out_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.612ns (15.433%)  route 3.353ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.021     4.414    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.156     4.570 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          2.332     6.902    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X35Y88         FDCE                                         f  design_1_i/processor_0/inst/out_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         1.477    12.656    design_1_i/processor_0/inst/clk
    SLICE_X35Y88         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[14]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.636    12.095    design_1_i/processor_0/inst/out_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  5.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/a1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.188ns (28.860%)  route 0.463ns (71.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.335     1.363    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.047     1.410 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          0.128     1.538    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X36Y85         FDCE                                         f  design_1_i/processor_0/inst/a1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.819     1.185    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[0]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.141     0.780    design_1_i/processor_0/inst/a1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/a1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.188ns (28.860%)  route 0.463ns (71.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.335     1.363    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.047     1.410 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          0.128     1.538    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X36Y85         FDCE                                         f  design_1_i/processor_0/inst/a1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.819     1.185    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[2]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.141     0.780    design_1_i/processor_0/inst/a1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/a1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.188ns (28.860%)  route 0.463ns (71.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.335     1.363    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.047     1.410 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          0.128     1.538    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X36Y85         FDCE                                         f  design_1_i/processor_0/inst/a1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.819     1.185    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a1_reg[3]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.141     0.780    design_1_i/processor_0/inst/a1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/a2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.188ns (28.860%)  route 0.463ns (71.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.335     1.363    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.047     1.410 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          0.128     1.538    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X36Y85         FDCE                                         f  design_1_i/processor_0/inst/a2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.819     1.185    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a2_reg[1]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.141     0.780    design_1_i/processor_0/inst/a2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/a2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.188ns (28.860%)  route 0.463ns (71.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.335     1.363    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.047     1.410 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          0.128     1.538    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X36Y85         FDCE                                         f  design_1_i/processor_0/inst/a2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.819     1.185    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a2_reg[2]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.141     0.780    design_1_i/processor_0/inst/a2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/a3_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.188ns (28.860%)  route 0.463ns (71.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.335     1.363    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.047     1.410 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          0.128     1.538    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X36Y85         FDCE                                         f  design_1_i/processor_0/inst/a3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.819     1.185    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a3_reg[0]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.141     0.780    design_1_i/processor_0/inst/a3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/a3_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.188ns (28.860%)  route 0.463ns (71.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.335     1.363    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.047     1.410 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          0.128     1.538    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X36Y85         FDCE                                         f  design_1_i/processor_0/inst/a3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.819     1.185    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/a3_reg[1]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.141     0.780    design_1_i/processor_0/inst/a3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/b3_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.188ns (28.860%)  route 0.463ns (71.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.335     1.363    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.047     1.410 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          0.128     1.538    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X36Y85         FDCE                                         f  design_1_i/processor_0/inst/b3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.819     1.185    design_1_i/processor_0/inst/clk
    SLICE_X36Y85         FDCE                                         r  design_1_i/processor_0/inst/b3_reg[3]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.141     0.780    design_1_i/processor_0/inst/b3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/out_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.188ns (26.635%)  route 0.518ns (73.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.335     1.363    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.047     1.410 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          0.182     1.592    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X36Y84         FDCE                                         f  design_1_i/processor_0/inst/out_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.818     1.184    design_1_i/processor_0/inst/clk
    SLICE_X36Y84         FDCE                                         r  design_1_i/processor_0/inst/out_data_reg[1]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X36Y84         FDCE (Remov_fdce_C_CLR)     -0.141     0.779    design_1_i/processor_0/inst/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processor_0/inst/pc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.188ns (23.489%)  route 0.612ns (76.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.335     1.363    design_1_i/processor_0/inst/rst
    SLICE_X38Y85         LUT1 (Prop_lut1_I0_O)        0.047     1.410 f  design_1_i/processor_0/inst/w_en_i_2/O
                         net (fo=87, routed)          0.277     1.687    design_1_i/processor_0/inst/w_en_i_2_n_0
    SLICE_X34Y85         FDCE                                         f  design_1_i/processor_0/inst/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=699, routed)         0.820     1.186    design_1_i/processor_0/inst/clk
    SLICE_X34Y85         FDCE                                         r  design_1_i/processor_0/inst/pc_reg[0]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y85         FDCE (Remov_fdce_C_CLR)     -0.141     0.781    design_1_i/processor_0/inst/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.906    





