# This section sets the variables used in the Makefile
CC = gcc
CFLAGS = -g -Wall
LIBS = -lm

# This section defines the targets and dependencies
all: target1 target2 target3
target1: dependency1.o dependency2.o
	$(CC) $(CFLAGS) dependency1.o dependency2.o -o target1 $(LIBS)

target2: dependency3.o dependency4.o
	$(CC) $(CFLAGS) dependency3.o dependency4.o -o target2 $(LIBS)

target3: dependency5.o dependency6.o
	$(CC) $(CFLAGS) dependency5.o dependency6.o -o target3 $(LIBS)

# This section defines the rules for creating object files
# and handling their dependencies
dependency1.o: dependency1.c
	$(CC) $(CFLAGS) -c dependency1.c -o dependency1.o
dependency2.o: dependency2.c
	$(CC) $(CFLAGS) -c dependency2.c -o dependency2.o
dependency3.o: dependency3.c
	$(CC) $(CFLAGS) -c dependency3.c -o dependency3.o
dependency4.o: dependency4.c
	$(CC) $(CFLAGS) -c dependency4.c -o dependency4.o
dependency5.o: dependency5.c
	$(CC) $(CFLAGS) -c dependency5.c -o dependency5.o
dependency6.o: dependency6.c
	$(CC) $(CFLAGS) -c dependency6.c -o dependency6.o

# This section cleans up any generated files
clean:
	rm -f dependency1.o dependency2.o dependency3.o dependency4.o dependency5.o dependency6.o target1 target2 target3

# This section defines phony targets, which are targets that
# are not actually files but are used for convenience
.PHONY: all clean