// Seed: 1580545958
macromodule module_0;
  assign id_1 = id_1 ^ id_1 + {1, id_1, 1, 1};
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  notif1 (id_1, id_3, id_4);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  wire id_8;
  assign id_5 = id_3;
endmodule
