<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: cpu/checker/cpu.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>cpu/checker/cpu.hh</h1><a href="checker_2cpu_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2011 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span>
<a name="l00004"></a>00004 <span class="comment"> * All rights reserved</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00007"></a>00007 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00008"></a>00008 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00009"></a>00009 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00010"></a>00010 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00011"></a>00011 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00012"></a>00012 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00013"></a>00013 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span>
<a name="l00016"></a>00016 <span class="comment"> * All rights reserved.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00019"></a>00019 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00020"></a>00020 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00021"></a>00021 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00022"></a>00022 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00023"></a>00023 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00024"></a>00024 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00025"></a>00025 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00026"></a>00026 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00027"></a>00027 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00030"></a>00030 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00032"></a>00032 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00033"></a>00033 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00034"></a>00034 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00035"></a>00035 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00036"></a>00036 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00037"></a>00037 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00038"></a>00038 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00039"></a>00039 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00040"></a>00040 <span class="comment"> *</span>
<a name="l00041"></a>00041 <span class="comment"> * Authors: Kevin Lim</span>
<a name="l00042"></a>00042 <span class="comment"> */</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef __CPU_CHECKER_CPU_HH__</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define __CPU_CHECKER_CPU_HH__</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &lt;list&gt;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &lt;map&gt;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &lt;queue&gt;</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;arch/types.hh&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;<a class="code" href="statistics_8hh.html">base/statistics.hh</a>&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="base__dyn__inst_8hh.html">cpu/base_dyn_inst.hh</a>&quot;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &quot;<a class="code" href="pc__event_8hh.html">cpu/pc_event.hh</a>&quot;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &quot;<a class="code" href="simple__thread_8hh.html">cpu/simple_thread.hh</a>&quot;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor">#include &quot;debug/Checker.hh&quot;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;params/CheckerCPU.hh&quot;</span>
<a name="l00060"></a>00060 <span class="preprocessor">#include &quot;<a class="code" href="eventq_8hh.html">sim/eventq.hh</a>&quot;</span>
<a name="l00061"></a>00061 
<a name="l00062"></a>00062 <span class="comment">// forward declarations</span>
<a name="l00063"></a>00063 <span class="keyword">namespace </span>TheISA
<a name="l00064"></a>00064 {
<a name="l00065"></a>00065     <span class="keyword">class </span>TLB;
<a name="l00066"></a>00066 }
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 <span class="keyword">template</span> &lt;<span class="keyword">class</span>&gt;
<a name="l00069"></a>00069 <span class="keyword">class </span><a class="code" href="classBaseDynInst.html">BaseDynInst</a>;
<a name="l00070"></a>00070 <span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;
<a name="l00071"></a>00071 <span class="keyword">class </span><a class="code" href="classRequest.html">Request</a>;
<a name="l00072"></a>00072 
<a name="l00089"></a><a class="code" href="classCheckerCPU.html">00089</a> <span class="keyword">class </span><a class="code" href="classCheckerCPU_1_1CheckerCPU.html">CheckerCPU</a> : <span class="keyword">public</span> <a class="code" href="classBaseCPU.html">BaseCPU</a>
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091   <span class="keyword">protected</span>:
<a name="l00092"></a><a class="code" href="classCheckerCPU.html#a4617f528417b8f55f809ae0988284c9b">00092</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">TheISA::MachInst</a> <a class="code" href="classCheckerCPU.html#a4617f528417b8f55f809ae0988284c9b">MachInst</a>;
<a name="l00093"></a><a class="code" href="classCheckerCPU.html#a75484259f1855aabc8d74c6eb1cfe186">00093</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a06fae4f187c7c94b8b0046dd6802be48">TheISA::FloatReg</a> <a class="code" href="classCheckerCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a>;
<a name="l00094"></a><a class="code" href="classCheckerCPU.html#aab5eeae86499f9bfe15ef79360eccc64">00094</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a6905e424d12491fe126e1a22a9c8d655">TheISA::FloatRegBits</a> <a class="code" href="classCheckerCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a>;
<a name="l00095"></a><a class="code" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">00095</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">TheISA::MiscReg</a> <a class="code" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>;
<a name="l00096"></a>00096 
<a name="l00098"></a><a class="code" href="classCheckerCPU.html#a96ec6a422ac492d05f8b3edc5b58532b">00098</a>     <a class="code" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a> <a class="code" href="classCheckerCPU.html#a96ec6a422ac492d05f8b3edc5b58532b">masterId</a>;
<a name="l00099"></a>00099   <span class="keyword">public</span>:
<a name="l00100"></a>00100     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a02fd73d861ef2e4aabb38c0c9ff82947">init</a>();
<a name="l00101"></a>00101 
<a name="l00102"></a><a class="code" href="classCheckerCPU.html#a56bf98a1e02b979e88cbf64420995961">00102</a>     <span class="keyword">typedef</span> CheckerCPUParams <a class="code" href="classCheckerCPU.html#a56bf98a1e02b979e88cbf64420995961">Params</a>;
<a name="l00103"></a>00103     <a class="code" href="classCheckerCPU.html#a35dbdd3a266a1df157875f0f7c5b5f66">CheckerCPU</a>(<a class="code" href="classCheckerCPU.html#a56bf98a1e02b979e88cbf64420995961">Params</a> *<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>);
<a name="l00104"></a>00104     <span class="keyword">virtual</span> <a class="code" href="classCheckerCPU.html#ac259e064f2f0d74835ec2b38dd175ef4">~CheckerCPU</a>();
<a name="l00105"></a>00105 
<a name="l00106"></a>00106     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a87165dd3c0f61d17b5decfdd925b3fcd">setSystem</a>(<a class="code" href="classSystem.html">System</a> *<a class="code" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744" title="initialize section">system</a>);
<a name="l00107"></a>00107 
<a name="l00108"></a>00108     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a925d02a64d6c947d4ba3bb96bef728ff">setIcachePort</a>(<a class="code" href="classMasterPort.html">MasterPort</a> *<a class="code" href="classBaseCPU.html#ada744b98d4371502b5cb7c4f036f1344">icache_port</a>);
<a name="l00109"></a>00109 
<a name="l00110"></a>00110     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a8d77cc755c7a424f4eb80130fb627012">setDcachePort</a>(<a class="code" href="classMasterPort.html">MasterPort</a> *<a class="code" href="classBaseCPU.html#a9c199cadc0aca1c84868beea5d4402e7">dcache_port</a>);
<a name="l00111"></a>00111 
<a name="l00112"></a><a class="code" href="classCheckerCPU.html#a041a57fcad534c1bed3702a0f8f3a6b1">00112</a>     <a class="code" href="classMasterPort.html">MasterPort</a> &amp;<a class="code" href="classCheckerCPU.html#a041a57fcad534c1bed3702a0f8f3a6b1">getDataPort</a>()
<a name="l00113"></a>00113     {
<a name="l00114"></a>00114         <span class="comment">// the checker does not have ports on its own so return the</span>
<a name="l00115"></a>00115         <span class="comment">// data port of the actual CPU core</span>
<a name="l00116"></a>00116         assert(<a class="code" href="classCheckerCPU.html#a2bbddd281625b8b4d716708925673445">dcachePort</a>);
<a name="l00117"></a>00117         <span class="keywordflow">return</span> *<a class="code" href="classCheckerCPU.html#a2bbddd281625b8b4d716708925673445">dcachePort</a>;
<a name="l00118"></a>00118     }
<a name="l00119"></a>00119 
<a name="l00120"></a><a class="code" href="classCheckerCPU.html#ab8ce6baf7cb0aaaf4ca346896a86fa03">00120</a>     <a class="code" href="classMasterPort.html">MasterPort</a> &amp;<a class="code" href="classCheckerCPU.html#ab8ce6baf7cb0aaaf4ca346896a86fa03">getInstPort</a>()
<a name="l00121"></a>00121     {
<a name="l00122"></a>00122         <span class="comment">// the checker does not have ports on its own so return the</span>
<a name="l00123"></a>00123         <span class="comment">// data port of the actual CPU core</span>
<a name="l00124"></a>00124         assert(<a class="code" href="classCheckerCPU.html#ad3e6f54baa0db8d477f7d4fe986dbc3c">icachePort</a>);
<a name="l00125"></a>00125         <span class="keywordflow">return</span> *<a class="code" href="classCheckerCPU.html#ad3e6f54baa0db8d477f7d4fe986dbc3c">icachePort</a>;
<a name="l00126"></a>00126     }
<a name="l00127"></a>00127 
<a name="l00128"></a>00128   <span class="keyword">protected</span>:
<a name="l00129"></a>00129 
<a name="l00130"></a><a class="code" href="classCheckerCPU.html#a9b2cb3a230c37a5bb09eca1375e1a5bf">00130</a>     <a class="code" href="classstd_1_1vector.html">std::vector&lt;Process*&gt;</a> <a class="code" href="classCheckerCPU.html#a9b2cb3a230c37a5bb09eca1375e1a5bf">workload</a>;
<a name="l00131"></a>00131 
<a name="l00132"></a><a class="code" href="classCheckerCPU.html#a200e57ff6183b27a87839eda56674e28">00132</a>     <a class="code" href="classSystem.html">System</a> *<a class="code" href="classCheckerCPU.html#a200e57ff6183b27a87839eda56674e28">systemPtr</a>;
<a name="l00133"></a>00133 
<a name="l00134"></a><a class="code" href="classCheckerCPU.html#ad3e6f54baa0db8d477f7d4fe986dbc3c">00134</a>     <a class="code" href="classMasterPort.html">MasterPort</a> *<a class="code" href="classCheckerCPU.html#ad3e6f54baa0db8d477f7d4fe986dbc3c">icachePort</a>;
<a name="l00135"></a><a class="code" href="classCheckerCPU.html#a2bbddd281625b8b4d716708925673445">00135</a>     <a class="code" href="classMasterPort.html">MasterPort</a> *<a class="code" href="classCheckerCPU.html#a2bbddd281625b8b4d716708925673445">dcachePort</a>;
<a name="l00136"></a>00136 
<a name="l00137"></a><a class="code" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">00137</a>     <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>;
<a name="l00138"></a>00138 
<a name="l00139"></a><a class="code" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">00139</a>     TheISA::TLB *<a class="code" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a>;
<a name="l00140"></a><a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78">00140</a>     TheISA::TLB *<a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>;
<a name="l00141"></a>00141 
<a name="l00142"></a>00142     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classCheckerCPU.html#a7e2d118d430dcbebd896ba39811ef03b">dbg_vtophys</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00143"></a>00143 
<a name="l00144"></a><a class="code" href="unionCheckerCPU_1_1Result.html">00144</a>     <span class="keyword">union </span><a class="code" href="unionCheckerCPU_1_1Result.html">Result</a> {
<a name="l00145"></a><a class="code" href="unionCheckerCPU_1_1Result.html#a88f9f5e1216d6aaa43434facecd25bc4">00145</a>         uint64_t <a class="code" href="unionCheckerCPU_1_1Result.html#a88f9f5e1216d6aaa43434facecd25bc4">integer</a>;
<a name="l00146"></a><a class="code" href="unionCheckerCPU_1_1Result.html#a57291299e530453fdec37a931c728239">00146</a>         <span class="keywordtype">double</span> <a class="code" href="unionCheckerCPU_1_1Result.html#a57291299e530453fdec37a931c728239">dbl</a>;
<a name="l00147"></a><a class="code" href="unionCheckerCPU_1_1Result.html#a30a5b4d2249237f50ab1a3d705ed91ed">00147</a>         <span class="keywordtype">void</span> <span class="keyword">set</span>(uint64_t <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>) { <a class="code" href="unionCheckerCPU_1_1Result.html#a88f9f5e1216d6aaa43434facecd25bc4">integer</a> = <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>; }
<a name="l00148"></a><a class="code" href="unionCheckerCPU_1_1Result.html#ae0ede19c410ba9c2044cd103cdc8c6c5">00148</a>         <span class="keywordtype">void</span> <span class="keyword">set</span>(<span class="keywordtype">double</span> <a class="code" href="namespaceArmISA.html#a780d191da4f56c853452d790bddbacb1">d</a>) { <a class="code" href="unionCheckerCPU_1_1Result.html#a57291299e530453fdec37a931c728239">dbl</a> = <a class="code" href="namespaceArmISA.html#a780d191da4f56c853452d790bddbacb1">d</a>; }
<a name="l00149"></a><a class="code" href="unionCheckerCPU_1_1Result.html#a48451357be4a53c83f1bdd243df37d2a">00149</a>         <span class="keywordtype">void</span> <span class="keyword">get</span>(uint64_t&amp; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>) { <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = <a class="code" href="unionCheckerCPU_1_1Result.html#a88f9f5e1216d6aaa43434facecd25bc4">integer</a>; }
<a name="l00150"></a><a class="code" href="unionCheckerCPU_1_1Result.html#a47bb6359bb9f1642a6bf2b64725658ae">00150</a>         <span class="keywordtype">void</span> <span class="keyword">get</span>(<span class="keywordtype">double</span>&amp; <a class="code" href="namespaceArmISA.html#a780d191da4f56c853452d790bddbacb1">d</a>) { <a class="code" href="namespaceArmISA.html#a780d191da4f56c853452d790bddbacb1">d</a> = <a class="code" href="unionCheckerCPU_1_1Result.html#a57291299e530453fdec37a931c728239">dbl</a>; }
<a name="l00151"></a>00151     };
<a name="l00152"></a>00152 
<a name="l00153"></a>00153     <span class="comment">// ISAs like ARM can have multiple destination registers to check,</span>
<a name="l00154"></a>00154     <span class="comment">// keep them all in a std::queue</span>
<a name="l00155"></a><a class="code" href="classCheckerCPU.html#a54109cef8003daf3b366cc9890001d80">00155</a>     std::queue&lt;Result&gt; <a class="code" href="classCheckerCPU.html#a54109cef8003daf3b366cc9890001d80">result</a>;
<a name="l00156"></a>00156 
<a name="l00157"></a>00157     <span class="comment">// Pointer to the one memory request.</span>
<a name="l00158"></a><a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">00158</a>     <a class="code" href="classRequest.html">RequestPtr</a> <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l00159"></a>00159 
<a name="l00160"></a><a class="code" href="classCheckerCPU.html#abd80e0d70258dae9a743c9930a385163">00160</a>     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classCheckerCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>;
<a name="l00161"></a><a class="code" href="classCheckerCPU.html#a52d6d2514fb5ccecad4788d57738f544">00161</a>     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classCheckerCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a>;
<a name="l00162"></a>00162 
<a name="l00163"></a>00163     <span class="comment">// number of simulated instructions</span>
<a name="l00164"></a><a class="code" href="classCheckerCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">00164</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a>;
<a name="l00165"></a><a class="code" href="classCheckerCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">00165</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">startNumInst</a>;
<a name="l00166"></a>00166 
<a name="l00167"></a><a class="code" href="classCheckerCPU.html#a7abed4832bdda0e4a4770ac6946d9e24">00167</a>     std::queue&lt;int&gt; <a class="code" href="classCheckerCPU.html#a7abed4832bdda0e4a4770ac6946d9e24">miscRegIdxs</a>;
<a name="l00168"></a>00168 
<a name="l00169"></a>00169   <span class="keyword">public</span>:
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     <span class="comment">// Primary thread being run.</span>
<a name="l00172"></a><a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">00172</a>     <a class="code" href="classSimpleThread.html">SimpleThread</a> *<a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>;
<a name="l00173"></a>00173 
<a name="l00174"></a><a class="code" href="classCheckerCPU.html#a95b7e95d0558cd03d69613142fff9137">00174</a>     TheISA::TLB* <a class="code" href="classCheckerCPU.html#a95b7e95d0558cd03d69613142fff9137">getITBPtr</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a>; }
<a name="l00175"></a><a class="code" href="classCheckerCPU.html#a2fe6a07c44bc2a4d83b86bea605ba971">00175</a>     TheISA::TLB* <a class="code" href="classCheckerCPU.html#a2fe6a07c44bc2a4d83b86bea605ba971">getDTBPtr</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>; }
<a name="l00176"></a>00176 
<a name="l00177"></a><a class="code" href="classCheckerCPU.html#abdcc0de01ff3d8d22a40e0b966acb463">00177</a>     <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#abdcc0de01ff3d8d22a40e0b966acb463">totalInsts</a>()<span class="keyword"> const</span>
<a name="l00178"></a>00178 <span class="keyword">    </span>{
<a name="l00179"></a>00179         <span class="keywordflow">return</span> 0;
<a name="l00180"></a>00180     }
<a name="l00181"></a>00181 
<a name="l00182"></a><a class="code" href="classCheckerCPU.html#adfb528b512cf037ade8dc8e22bf8a7bd">00182</a>     <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#adfb528b512cf037ade8dc8e22bf8a7bd">totalOps</a>()<span class="keyword"> const</span>
<a name="l00183"></a>00183 <span class="keyword">    </span>{
<a name="l00184"></a>00184         <span class="keywordflow">return</span> 0;
<a name="l00185"></a>00185     }
<a name="l00186"></a>00186 
<a name="l00187"></a>00187     <span class="comment">// number of simulated loads</span>
<a name="l00188"></a><a class="code" href="classCheckerCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">00188</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">numLoad</a>;
<a name="l00189"></a><a class="code" href="classCheckerCPU.html#abc2dac603f413be8cd5f63b5c0b2d48d">00189</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#abc2dac603f413be8cd5f63b5c0b2d48d">startNumLoad</a>;
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#ad6272f80ae37e8331e3969b3f072a801">serialize</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>);
<a name="l00192"></a>00192     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#af100c4e9feabf3cd918619c88c718387">unserialize</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> *cp, <span class="keyword">const</span> std::string &amp;section);
<a name="l00193"></a>00193 
<a name="l00194"></a>00194     <span class="comment">// These functions are only used in CPU models that split</span>
<a name="l00195"></a>00195     <span class="comment">// effective address computation from the actual memory access.</span>
<a name="l00196"></a><a class="code" href="classCheckerCPU.html#a2f9742f8d2bcf6a31ebfc121fd9d5fbc">00196</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a2f9742f8d2bcf6a31ebfc121fd9d5fbc">setEA</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> EA) { <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;SimpleCPU::setEA() not implemented\n&quot;</span>); }
<a name="l00197"></a><a class="code" href="classCheckerCPU.html#a840be0f7fe0a7a50b37b0552fe6ca506">00197</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classCheckerCPU.html#a840be0f7fe0a7a50b37b0552fe6ca506">getEA</a>()        { <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;SimpleCPU::getEA() not implemented\n&quot;</span>); }
<a name="l00198"></a>00198 
<a name="l00199"></a>00199     <span class="comment">// The register accessor methods provide the index of the</span>
<a name="l00200"></a>00200     <span class="comment">// instruction&apos;s operand (e.g., 0 or 1), not the architectural</span>
<a name="l00201"></a>00201     <span class="comment">// register index, to simplify the implementation of register</span>
<a name="l00202"></a>00202     <span class="comment">// renaming.  We find the architectural register index by indexing</span>
<a name="l00203"></a>00203     <span class="comment">// into the instruction&apos;s own operand index table.  Note that a</span>
<a name="l00204"></a>00204     <span class="comment">// raw pointer to the StaticInst is provided instead of a</span>
<a name="l00205"></a>00205     <span class="comment">// ref-counted StaticInstPtr to redice overhead.  This is fine as</span>
<a name="l00206"></a>00206     <span class="comment">// long as these methods don&apos;t copy the pointer into any long-term</span>
<a name="l00207"></a>00207     <span class="comment">// storage (which is pretty hard to imagine they would have reason</span>
<a name="l00208"></a>00208     <span class="comment">// to do).</span>
<a name="l00209"></a>00209 
<a name="l00210"></a><a class="code" href="classCheckerCPU.html#a9e7b0a4d5373c48902425c9456b19e7e">00210</a>     uint64_t <a class="code" href="classCheckerCPU.html#a9e7b0a4d5373c48902425c9456b19e7e">readIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00211"></a>00211     {
<a name="l00212"></a>00212         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a21c850cd41ab977a2cf3450fe66ec25a">readIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx));
<a name="l00213"></a>00213     }
<a name="l00214"></a>00214 
<a name="l00215"></a><a class="code" href="classCheckerCPU.html#a717c88c8c56d79c9ed554ba5992bd8c3">00215</a>     <a class="code" href="classCheckerCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> <a class="code" href="classCheckerCPU.html#a717c88c8c56d79c9ed554ba5992bd8c3">readFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00216"></a>00216     {
<a name="l00217"></a>00217         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00218"></a>00218         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a2f97d83baef4fbda00b7f7f62779752f">readFloatReg</a>(reg_idx);
<a name="l00219"></a>00219     }
<a name="l00220"></a>00220 
<a name="l00221"></a><a class="code" href="classCheckerCPU.html#a39d93624e4481f4a210f2c46ea6b15b0">00221</a>     <a class="code" href="classCheckerCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> <a class="code" href="classCheckerCPU.html#a39d93624e4481f4a210f2c46ea6b15b0">readFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00222"></a>00222     {
<a name="l00223"></a>00223         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00224"></a>00224         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a4998e6615f835676762af364eff198e3">readFloatRegBits</a>(reg_idx);
<a name="l00225"></a>00225     }
<a name="l00226"></a>00226 
<a name="l00227"></a><a class="code" href="classCheckerCPU.html#a25532f176443f0ec538a3b833c55f4a0">00227</a>     uint64_t <a class="code" href="classCheckerCPU.html#a25532f176443f0ec538a3b833c55f4a0">readCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00228"></a>00228     {
<a name="l00229"></a>00229         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322">TheISA::CC_Reg_Base</a>;
<a name="l00230"></a>00230         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ac3d147c535052bfb1f8e8fe0697168d7">readCCReg</a>(reg_idx);
<a name="l00231"></a>00231     }
<a name="l00232"></a>00232 
<a name="l00233"></a>00233     <span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt;
<a name="l00234"></a><a class="code" href="classCheckerCPU.html#accfdfc918ee73975e86b08cf8a528479">00234</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#accfdfc918ee73975e86b08cf8a528479">setResult</a>(T <a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>)
<a name="l00235"></a>00235     {
<a name="l00236"></a>00236         <a class="code" href="unionCheckerCPU_1_1Result.html">Result</a> instRes;
<a name="l00237"></a>00237         instRes.<a class="code" href="unionCheckerCPU_1_1Result.html#a30a5b4d2249237f50ab1a3d705ed91ed">set</a>(t);
<a name="l00238"></a>00238         <a class="code" href="classCheckerCPU.html#a54109cef8003daf3b366cc9890001d80">result</a>.push(instRes);
<a name="l00239"></a>00239     }
<a name="l00240"></a>00240 
<a name="l00241"></a><a class="code" href="classCheckerCPU.html#a654e99f2be7cd298378462ce9651bb44">00241</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a654e99f2be7cd298378462ce9651bb44">setIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx, uint64_t <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00242"></a>00242     {
<a name="l00243"></a>00243         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#abc264e8ee37c6bd7d7b5759b97c34356">setIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx), val);
<a name="l00244"></a>00244         setResult&lt;uint64_t&gt;(val);
<a name="l00245"></a>00245     }
<a name="l00246"></a>00246 
<a name="l00247"></a><a class="code" href="classCheckerCPU.html#addc8b4b6511725bf8ff48bd09ef22892">00247</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#addc8b4b6511725bf8ff48bd09ef22892">setFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="classCheckerCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00248"></a>00248     {
<a name="l00249"></a>00249         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00250"></a>00250         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ab6fd8e55b81c173f448ec0c42bc28b99">setFloatReg</a>(reg_idx, val);
<a name="l00251"></a>00251         setResult&lt;double&gt;(val);
<a name="l00252"></a>00252     }
<a name="l00253"></a>00253 
<a name="l00254"></a><a class="code" href="classCheckerCPU.html#a80a516966713c873cf964af7538dbd37">00254</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a80a516966713c873cf964af7538dbd37">setFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx,
<a name="l00255"></a>00255                                 <a class="code" href="classCheckerCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00256"></a>00256     {
<a name="l00257"></a>00257         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00258"></a>00258         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a618651078f08ecd328dfe3312f0f2ea7">setFloatRegBits</a>(reg_idx, val);
<a name="l00259"></a>00259         setResult&lt;uint64_t&gt;(val);
<a name="l00260"></a>00260     }
<a name="l00261"></a>00261 
<a name="l00262"></a><a class="code" href="classCheckerCPU.html#afeb2b876cf6b29215cf9d6d56ba8863b">00262</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#afeb2b876cf6b29215cf9d6d56ba8863b">setCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx, uint64_t <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00263"></a>00263     {
<a name="l00264"></a>00264         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322">TheISA::CC_Reg_Base</a>;
<a name="l00265"></a>00265         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#afd6c42b1888ad21a4382078ca7a86d09">setCCReg</a>(reg_idx, val);
<a name="l00266"></a>00266         setResult&lt;uint64_t&gt;(val);
<a name="l00267"></a>00267     }
<a name="l00268"></a>00268 
<a name="l00269"></a><a class="code" href="classCheckerCPU.html#a254cecc48d457ea298b08a8bb009f9cf">00269</a>     <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#a254cecc48d457ea298b08a8bb009f9cf">readPredicate</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a254cecc48d457ea298b08a8bb009f9cf">readPredicate</a>(); }
<a name="l00270"></a><a class="code" href="classCheckerCPU.html#a137a8c6cced89c2ff8387900439436b4">00270</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a137a8c6cced89c2ff8387900439436b4">setPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00271"></a>00271     {
<a name="l00272"></a>00272         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a137a8c6cced89c2ff8387900439436b4">setPredicate</a>(val);
<a name="l00273"></a>00273     }
<a name="l00274"></a>00274 
<a name="l00275"></a><a class="code" href="classCheckerCPU.html#a827fb3454585cf4c620f4fd341966317">00275</a>     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> <a class="code" href="classCheckerCPU.html#a827fb3454585cf4c620f4fd341966317">pcState</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(); }
<a name="l00276"></a><a class="code" href="classCheckerCPU.html#a5e9cfc754c9ef9b7db875ce89871944e">00276</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00277"></a>00277     {
<a name="l00278"></a>00278         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classChecker.html">Checker</a>, <span class="stringliteral">&quot;Changing PC to %s, old PC %s.\n&quot;</span>,
<a name="l00279"></a>00279                          val, <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>());
<a name="l00280"></a>00280         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(val);
<a name="l00281"></a>00281     }
<a name="l00282"></a><a class="code" href="classCheckerCPU.html#a53c92716db281ae16ffb693c6d7803c7">00282</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classCheckerCPU.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>(); }
<a name="l00283"></a><a class="code" href="classCheckerCPU.html#aceec6e28772f91b3cc921c0e3927b0c2">00283</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classCheckerCPU.html#aceec6e28772f91b3cc921c0e3927b0c2">nextInstAddr</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#aceec6e28772f91b3cc921c0e3927b0c2">nextInstAddr</a>(); }
<a name="l00284"></a><a class="code" href="classCheckerCPU.html#a1a21696f33a7d38f251687ae0b5e9718">00284</a>     <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classCheckerCPU.html#a1a21696f33a7d38f251687ae0b5e9718">microPC</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a1a21696f33a7d38f251687ae0b5e9718">microPC</a>(); }
<a name="l00286"></a>00286 
<a name="l00287"></a><a class="code" href="classCheckerCPU.html#a7b5ac6af9c2c19d7c1b442b8a3aebbc6">00287</a>     <a class="code" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> <a class="code" href="classCheckerCPU.html#a7b5ac6af9c2c19d7c1b442b8a3aebbc6">readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00288"></a>00288     {
<a name="l00289"></a>00289         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(misc_reg);
<a name="l00290"></a>00290     }
<a name="l00291"></a>00291 
<a name="l00292"></a><a class="code" href="classCheckerCPU.html#a5a8c6c487e8da143d26188258b04f1cc">00292</a>     <a class="code" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> <a class="code" href="classCheckerCPU.html#a5a8c6c487e8da143d26188258b04f1cc">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00293"></a>00293     {
<a name="l00294"></a>00294         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a71d44ee14eeab530a09bc7d68d97ece2">readMiscReg</a>(misc_reg);
<a name="l00295"></a>00295     }
<a name="l00296"></a>00296 
<a name="l00297"></a><a class="code" href="classCheckerCPU.html#a763517aaea2f3decbc1ef9d064216b6f">00297</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a763517aaea2f3decbc1ef9d064216b6f">setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00298"></a>00298     {
<a name="l00299"></a>00299         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classChecker.html">Checker</a>, <span class="stringliteral">&quot;Setting misc reg %d with no effect to check later\n&quot;</span>, misc_reg);
<a name="l00300"></a>00300         <a class="code" href="classCheckerCPU.html#a7abed4832bdda0e4a4770ac6946d9e24">miscRegIdxs</a>.push(misc_reg);
<a name="l00301"></a>00301         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(misc_reg, val);
<a name="l00302"></a>00302     }
<a name="l00303"></a>00303 
<a name="l00304"></a><a class="code" href="classCheckerCPU.html#a1877dde4f3eb17a8b7d33ea40176c148">00304</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a1877dde4f3eb17a8b7d33ea40176c148">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00305"></a>00305     {
<a name="l00306"></a>00306         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classChecker.html">Checker</a>, <span class="stringliteral">&quot;Setting misc reg %d with effect to check later\n&quot;</span>, misc_reg);
<a name="l00307"></a>00307         <a class="code" href="classCheckerCPU.html#a7abed4832bdda0e4a4770ac6946d9e24">miscRegIdxs</a>.push(misc_reg);
<a name="l00308"></a>00308         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a9b618db833e56fbb32246fe25716846f">setMiscReg</a>(misc_reg, val);
<a name="l00309"></a>00309     }
<a name="l00310"></a>00310 
<a name="l00311"></a><a class="code" href="classCheckerCPU.html#ac6d0dc1a63cede82f4242d43236a98db">00311</a>     <a class="code" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> <a class="code" href="classCheckerCPU.html#ac6d0dc1a63cede82f4242d43236a98db">readMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00312"></a>00312     {
<a name="l00313"></a>00313         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>;
<a name="l00314"></a>00314         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a71d44ee14eeab530a09bc7d68d97ece2">readMiscReg</a>(reg_idx);
<a name="l00315"></a>00315     }
<a name="l00316"></a>00316 
<a name="l00317"></a><a class="code" href="classCheckerCPU.html#a6cfad8f780bab7feb893941cb0d46160">00317</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a6cfad8f780bab7feb893941cb0d46160">setMiscRegOperand</a>(
<a name="l00318"></a>00318             <span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx, <span class="keyword">const</span> <a class="code" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00319"></a>00319     {
<a name="l00320"></a>00320         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>;
<a name="l00321"></a>00321         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classCheckerCPU.html#a1877dde4f3eb17a8b7d33ea40176c148">setMiscReg</a>(reg_idx, val);
<a name="l00322"></a>00322     }
<a name="l00323"></a>00323 
<a name="l00324"></a>00324 <span class="preprocessor">#if THE_ISA == MIPS_ISA</span>
<a name="l00325"></a><a class="code" href="classCheckerCPU.html#a77cf978e7a92e33083fcc62cb7ead74d">00325</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="classCheckerCPU.html#a77cf978e7a92e33083fcc62cb7ead74d">readRegOtherThread</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00326"></a>00326     {
<a name="l00327"></a>00327         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MIPS MT not defined for CheckerCPU.\n&quot;</span>);
<a name="l00328"></a>00328         <span class="keywordflow">return</span> 0;
<a name="l00329"></a>00329     }
<a name="l00330"></a>00330 
<a name="l00331"></a><a class="code" href="classCheckerCPU.html#af05ac53fdafd8a612ca89f90b0c12910">00331</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#af05ac53fdafd8a612ca89f90b0c12910">setRegOtherThread</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">TheISA::MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00332"></a>00332     {
<a name="l00333"></a>00333         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MIPS MT not defined for CheckerCPU.\n&quot;</span>);
<a name="l00334"></a>00334     }
<a name="l00335"></a>00335 <span class="preprocessor">#endif</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span>
<a name="l00338"></a>00338 
<a name="l00339"></a><a class="code" href="classCheckerCPU.html#a24cf06d21848d1a0b10efd6f1571d729">00339</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a24cf06d21848d1a0b10efd6f1571d729">recordPCChange</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00340"></a>00340     {
<a name="l00341"></a>00341        <a class="code" href="classCheckerCPU.html#ab07cf1e394193718234cec904fc62402">changedPC</a> = <span class="keyword">true</span>;
<a name="l00342"></a>00342        <a class="code" href="classCheckerCPU.html#a0881ee85f2e8edfb21d616268ddbc181">newPCState</a> = val;
<a name="l00343"></a>00343     }
<a name="l00344"></a>00344 
<a name="l00345"></a><a class="code" href="classCheckerCPU.html#a2d698ff909513b48a1263f8a5440e067">00345</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a2d698ff909513b48a1263f8a5440e067">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, uint64_t asn)
<a name="l00346"></a>00346     {
<a name="l00347"></a>00347         this-&gt;<a class="code" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a>-&gt;demapPage(vaddr, asn);
<a name="l00348"></a>00348         this-&gt;<a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>-&gt;demapPage(vaddr, asn);
<a name="l00349"></a>00349     }
<a name="l00350"></a>00350 
<a name="l00351"></a><a class="code" href="classCheckerCPU.html#ac8a36d45a839b07f50b73f1eee119615">00351</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#ac8a36d45a839b07f50b73f1eee119615">demapInstPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, uint64_t asn)
<a name="l00352"></a>00352     {
<a name="l00353"></a>00353         this-&gt;<a class="code" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a>-&gt;demapPage(vaddr, asn);
<a name="l00354"></a>00354     }
<a name="l00355"></a>00355 
<a name="l00356"></a><a class="code" href="classCheckerCPU.html#a26789603cc94992d18f8ddedfff96acf">00356</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a26789603cc94992d18f8ddedfff96acf">demapDataPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, uint64_t asn)
<a name="l00357"></a>00357     {
<a name="l00358"></a>00358         this-&gt;<a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>-&gt;demapPage(vaddr, asn);
<a name="l00359"></a>00359     }
<a name="l00360"></a>00360 
<a name="l00361"></a>00361     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classCheckerCPU.html#a66191b2d8a45050b7df3c3efa7bb07c6">readMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>, uint8_t *data, <span class="keywordtype">unsigned</span> size, <span class="keywordtype">unsigned</span> <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>);
<a name="l00362"></a>00362     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classCheckerCPU.html#ad46c5edeb1ee9b60445f3e26364e2c5e">writeMem</a>(uint8_t *data, <span class="keywordtype">unsigned</span> size,
<a name="l00363"></a>00363                    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>, uint64_t *res);
<a name="l00364"></a>00364 
<a name="l00365"></a><a class="code" href="classCheckerCPU.html#abbe779fa43c72cd485ddb736ab17ff61">00365</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#abbe779fa43c72cd485ddb736ab17ff61">setStCondFailures</a>(<span class="keywordtype">unsigned</span> sc_failures)
<a name="l00366"></a>00366     {}
<a name="l00368"></a>00368 
<a name="l00369"></a><a class="code" href="classCheckerCPU.html#a5f42e07ae335dff417664e91518c7f1e">00369</a>     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classCheckerCPU.html#a5f42e07ae335dff417664e91518c7f1e">hwrei</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a5f42e07ae335dff417664e91518c7f1e">hwrei</a>(); }
<a name="l00370"></a><a class="code" href="classCheckerCPU.html#a461205960be9d52e9beda48a77e9c600">00370</a>     <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#a461205960be9d52e9beda48a77e9c600">simPalCheck</a>(<span class="keywordtype">int</span> palFunc) { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a461205960be9d52e9beda48a77e9c600">simPalCheck</a>(palFunc); }
<a name="l00371"></a><a class="code" href="classCheckerCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">00371</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">wakeup</a>() { }
<a name="l00372"></a>00372     <span class="comment">// Assume that the normal CPU&apos;s call to syscall was successful.</span>
<a name="l00373"></a>00373     <span class="comment">// The checker&apos;s state would have already been updated by the syscall.</span>
<a name="l00374"></a><a class="code" href="classCheckerCPU.html#a3ef5bd684f938b4a925d4a9e7e1d4f94">00374</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a3ef5bd684f938b4a925d4a9e7e1d4f94">syscall</a>(uint64_t callnum) { }
<a name="l00375"></a>00375 
<a name="l00376"></a><a class="code" href="classCheckerCPU.html#a70b275e63748ddd6da7d2171c540ccff">00376</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a70b275e63748ddd6da7d2171c540ccff">handleError</a>()
<a name="l00377"></a>00377     {
<a name="l00378"></a>00378         <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#a69729b3e0649fedb790e5fa822712b63">exitOnError</a>)
<a name="l00379"></a>00379             <a class="code" href="classCheckerCPU.html#a516e77319e399949d9137957cd9970d0">dumpAndExit</a>();
<a name="l00380"></a>00380     }
<a name="l00381"></a>00381 
<a name="l00382"></a>00382     <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#ab6e89553924f128af246935e240b11a4">checkFlags</a>(<a class="code" href="classRequest.html">Request</a> *unverified_req, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vAddr,
<a name="l00383"></a>00383                     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pAddr, <span class="keywordtype">int</span> <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>);
<a name="l00384"></a>00384 
<a name="l00385"></a>00385     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a516e77319e399949d9137957cd9970d0">dumpAndExit</a>();
<a name="l00386"></a>00386 
<a name="l00387"></a><a class="code" href="classCheckerCPU.html#ad33756f3e96ee445dca8d69b1dd8709c">00387</a>     <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classCheckerCPU.html#ad33756f3e96ee445dca8d69b1dd8709c">tcBase</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>; }
<a name="l00388"></a><a class="code" href="classCheckerCPU.html#aed48fbbf4ee8e6fbb3ea13b1bbc23e2d">00388</a>     <a class="code" href="classSimpleThread.html">SimpleThread</a> *<a class="code" href="classCheckerCPU.html#aed48fbbf4ee8e6fbb3ea13b1bbc23e2d">threadBase</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>; }
<a name="l00389"></a>00389 
<a name="l00390"></a><a class="code" href="classCheckerCPU.html#ae44d4afdef854be5de937985e00e162c">00390</a>     <a class="code" href="unionCheckerCPU_1_1Result.html">Result</a> <a class="code" href="classCheckerCPU.html#ae44d4afdef854be5de937985e00e162c">unverifiedResult</a>;
<a name="l00391"></a><a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">00391</a>     <a class="code" href="classRequest.html">Request</a> *<a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>;
<a name="l00392"></a><a class="code" href="classCheckerCPU.html#a6840f1942d66e27328010652fcc83cc4">00392</a>     uint8_t *<a class="code" href="classCheckerCPU.html#a6840f1942d66e27328010652fcc83cc4">unverifiedMemData</a>;
<a name="l00393"></a>00393 
<a name="l00394"></a><a class="code" href="classCheckerCPU.html#ab07cf1e394193718234cec904fc62402">00394</a>     <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#ab07cf1e394193718234cec904fc62402">changedPC</a>;
<a name="l00395"></a><a class="code" href="classCheckerCPU.html#a4f3f7f9c8e8331d34afcddc9d9cf1db7">00395</a>     <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#a4f3f7f9c8e8331d34afcddc9d9cf1db7">willChangePC</a>;
<a name="l00396"></a><a class="code" href="classCheckerCPU.html#a0881ee85f2e8edfb21d616268ddbc181">00396</a>     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> <a class="code" href="classCheckerCPU.html#a0881ee85f2e8edfb21d616268ddbc181">newPCState</a>;
<a name="l00397"></a><a class="code" href="classCheckerCPU.html#a69729b3e0649fedb790e5fa822712b63">00397</a>     <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#a69729b3e0649fedb790e5fa822712b63">exitOnError</a>;
<a name="l00398"></a><a class="code" href="classCheckerCPU.html#a5c4b1a378d5b47717f50008b307ed1fb">00398</a>     <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#a5c4b1a378d5b47717f50008b307ed1fb">updateOnError</a>;
<a name="l00399"></a><a class="code" href="classCheckerCPU.html#af590e28bcadd292986518887f8ba3498">00399</a>     <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#af590e28bcadd292986518887f8ba3498">warnOnlyOnLoadError</a>;
<a name="l00400"></a>00400 
<a name="l00401"></a><a class="code" href="classCheckerCPU.html#a258f3535e74a3e37e7c1afe9611266d2">00401</a>     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classCheckerCPU.html#a258f3535e74a3e37e7c1afe9611266d2">youngestSN</a>;
<a name="l00402"></a>00402 };
<a name="l00403"></a>00403 
<a name="l00410"></a>00410 <span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;
<a name="l00411"></a><a class="code" href="classChecker.html">00411</a> <span class="keyword">class </span><a class="code" href="classChecker.html">Checker</a> : <span class="keyword">public</span> <a class="code" href="classCheckerCPU.html">CheckerCPU</a>
<a name="l00412"></a>00412 {
<a name="l00413"></a>00413   <span class="keyword">private</span>:
<a name="l00414"></a><a class="code" href="classChecker.html#a028ce10889c5f6450239d9e9a7347976">00414</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> <a class="code" href="namespaceThePipeline.html#a992959fefcd659c6ba422aa4de14677c">Impl::DynInstPtr</a> <a class="code" href="classRefCountingPtr.html">DynInstPtr</a>;
<a name="l00415"></a>00415 
<a name="l00416"></a>00416   <span class="keyword">public</span>:
<a name="l00417"></a><a class="code" href="classChecker.html#a5e269456f6adf2d73f7c41acd1b626e9">00417</a>     <a class="code" href="classChecker.html#a5e269456f6adf2d73f7c41acd1b626e9">Checker</a>(<a class="code" href="classCheckerCPU.html#a56bf98a1e02b979e88cbf64420995961">Params</a> *<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>)
<a name="l00418"></a>00418         : <a class="code" href="classCheckerCPU_1_1CheckerCPU.html">CheckerCPU</a>(p), <a class="code" href="classChecker.html#af852d5346faaffd68d81b10fee071300">updateThisCycle</a>(false), <a class="code" href="classChecker.html#a2d37ecd523121ea3770b0b2c4264dce4">unverifiedInst</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>)
<a name="l00419"></a>00419     { }
<a name="l00420"></a>00420 
<a name="l00421"></a>00421     <span class="keywordtype">void</span> <a class="code" href="classChecker.html#a05f299b443f8cc73a93d61572edc0218">switchOut</a>();
<a name="l00422"></a>00422     <span class="keywordtype">void</span> <a class="code" href="classChecker.html#ac82d2b8d331b2e8e6854a95d2917dfa2">takeOverFrom</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *oldCPU);
<a name="l00423"></a>00423 
<a name="l00424"></a>00424     <span class="keywordtype">void</span> <a class="code" href="classChecker.html#a9ff8fd374877c2ff6c10178aaad00852">advancePC</a>(<a class="code" href="classRefCountingPtr.html">Fault</a> fault);
<a name="l00425"></a>00425 
<a name="l00426"></a>00426     <span class="keywordtype">void</span> <a class="code" href="classChecker.html#af7588193b0187186501d440f02645196">verify</a>(<a class="code" href="classChecker.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;inst);
<a name="l00427"></a>00427 
<a name="l00428"></a>00428     <span class="keywordtype">void</span> <a class="code" href="classChecker.html#afacc503db5e7b6c0dd9925071a6f2732">validateInst</a>(<a class="code" href="classChecker.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;inst);
<a name="l00429"></a>00429     <span class="keywordtype">void</span> <a class="code" href="classChecker.html#ae48ab62afce87955bf9c238afb16e035">validateExecution</a>(<a class="code" href="classChecker.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;inst);
<a name="l00430"></a>00430     <span class="keywordtype">void</span> <a class="code" href="classChecker.html#ab6bf9488b2aaa90f5c6ca2491c852d30">validateState</a>();
<a name="l00431"></a>00431 
<a name="l00432"></a>00432     <span class="keywordtype">void</span> <a class="code" href="classChecker.html#afa9c0925515db4634c3902c386239f3c">copyResult</a>(<a class="code" href="classChecker.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;inst, uint64_t mismatch_val, <span class="keywordtype">int</span> start_idx);
<a name="l00433"></a>00433     <span class="keywordtype">void</span> <a class="code" href="classChecker.html#a7e1306bfefe8be093795acd567266c94">handlePendingInt</a>();
<a name="l00434"></a>00434 
<a name="l00435"></a>00435   <span class="keyword">private</span>:
<a name="l00436"></a><a class="code" href="classChecker.html#a761ba7749af782d41357ddb6bffb7bd7">00436</a>     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a70b275e63748ddd6da7d2171c540ccff">handleError</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> &amp;inst)
<a name="l00437"></a>00437     {
<a name="l00438"></a>00438         <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#a69729b3e0649fedb790e5fa822712b63">exitOnError</a>) {
<a name="l00439"></a>00439             <a class="code" href="classCheckerCPU.html#a516e77319e399949d9137957cd9970d0">dumpAndExit</a>(inst);
<a name="l00440"></a>00440         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#a5c4b1a378d5b47717f50008b307ed1fb">updateOnError</a>) {
<a name="l00441"></a>00441             <a class="code" href="classChecker.html#af852d5346faaffd68d81b10fee071300">updateThisCycle</a> = <span class="keyword">true</span>;
<a name="l00442"></a>00442         }
<a name="l00443"></a>00443     }
<a name="l00444"></a>00444 
<a name="l00445"></a>00445     <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a516e77319e399949d9137957cd9970d0">dumpAndExit</a>(<a class="code" href="classChecker.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;inst);
<a name="l00446"></a>00446 
<a name="l00447"></a><a class="code" href="classChecker.html#af852d5346faaffd68d81b10fee071300">00447</a>     <span class="keywordtype">bool</span> <a class="code" href="classChecker.html#af852d5346faaffd68d81b10fee071300">updateThisCycle</a>;
<a name="l00448"></a>00448 
<a name="l00449"></a><a class="code" href="classChecker.html#a2d37ecd523121ea3770b0b2c4264dce4">00449</a>     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> <a class="code" href="classChecker.html#a2d37ecd523121ea3770b0b2c4264dce4">unverifiedInst</a>;
<a name="l00450"></a>00450 
<a name="l00451"></a><a class="code" href="classChecker.html#ae10a391d02ce1ef67ee13cd82b7d46e5">00451</a>     <a class="code" href="classstd_1_1list.html">std::list&lt;DynInstPtr&gt;</a> <a class="code" href="classChecker.html#ae10a391d02ce1ef67ee13cd82b7d46e5">instList</a>;
<a name="l00452"></a><a class="code" href="classChecker.html#a4da46d72d68fcd5bfe65dc701c358379">00452</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> <a class="code" href="classstd_1_1list.html">std::list&lt;DynInstPtr&gt;::iterator</a> <a class="code" href="classChecker.html#a4da46d72d68fcd5bfe65dc701c358379">InstListIt</a>;
<a name="l00453"></a>00453     <span class="keywordtype">void</span> <a class="code" href="classChecker.html#a80587b4fe043bbe1995536cb3b361588">dumpInsts</a>();
<a name="l00454"></a>00454 };
<a name="l00455"></a>00455 
<a name="l00456"></a>00456 <span class="preprocessor">#endif // __CPU_CHECKER_CPU_HH__</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
