(pcb "C:\Users\Andrea\Documents\Retrocomputer\Olivetti Prodest\Olivetti Prodest 128S\PC128S_expansion\PC128S_ExtROM\PC128S_ExtROM.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  190500 -64325.5  197231 -134262  140589 -134262  140589 -64262
            190500 -64325.5)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x25_P2.54mm_Vertical
      (place J2 149000 -67674.5 front 0 (PN Conn_01x25))
      (place J1 144000 -67674.5 front 0 (PN Conn_01x25))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C2 179070 -74549 front 270 (PN 100n))
      (place C1 176848 -86741 front 180 (PN 100n))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (place J5 180658 -96075.5 front 90 (PN Conn_01x03_Male))
      (place J4 180658 -102108 front 90 (PN Conn_01x03_Male))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U2 174625 -73025 front 270 (PN 74LS139))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (place J3 185928 -114808 front 0 (PN Conn_02x05_Counter_Clockwise))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U1 155575 -96393 front 0 (PN 27C512))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x25_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -62750  1800 1800))
      (outline (path signal 50  -1800 -62750  1800 -62750))
      (outline (path signal 50  -1800 1800  -1800 -62750))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -62290))
      (outline (path signal 120  -1330 -1270  -1330 -62290))
      (outline (path signal 120  -1330 -62290  1330 -62290))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -62230  -1270 635))
      (outline (path signal 100  1270 -62230  -1270 -62230))
      (outline (path signal 100  1270 1270  1270 -62230))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 25 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 24 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 23 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 22 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 21 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (outline (path signal 50  -1800 -6850  -1800 1800))
      (outline (path signal 50  1750 -6850  -1800 -6850))
      (outline (path signal 50  1750 1800  1750 -6850))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -6350  -1270 1270))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 635  1270 -6350))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -14500  4350 1800))
      (outline (path signal 50  -1800 -14500  4350 -14500))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  3870 -14030))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -13970  -1270 0))
      (outline (path signal 100  3810 -13970  -1270 -13970))
      (outline (path signal 100  3810 1270  3810 -13970))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J2-24 J1-24 J1-19 C2-2 J5-3 U2-8 U2-2 C1-2 U1-14 U1-20)
    )
    (net +5V
      (pins J2-2 J1-2 C2-1 J4-1 U2-16 C1-1 U1-28)
    )
    (net AA14
      (pins J1-17 U1-27)
    )
    (net D2
      (pins J2-21 U1-13)
    )
    (net A13
      (pins J1-7 U1-26)
    )
    (net D1
      (pins J2-22 U1-12)
    )
    (net A8
      (pins J1-6 U1-25)
    )
    (net D0
      (pins J2-20 U1-11)
    )
    (net A9
      (pins J2-6 U1-24)
    )
    (net A0
      (pins J2-19 U1-10)
    )
    (net A11
      (pins J2-5 U1-23)
    )
    (net A1
      (pins J2-18 U1-9)
    )
    (net A2
      (pins J2-17 U1-8)
    )
    (net A10
      (pins J2-3 U1-21)
    )
    (net A3
      (pins J2-16 U1-7)
    )
    (net A4
      (pins J2-15 U1-6)
    )
    (net D7
      (pins J2-7 U1-19)
    )
    (net A5
      (pins J2-14 U1-5)
    )
    (net D6
      (pins J2-8 U1-18)
    )
    (net A6
      (pins J2-13 U1-4)
    )
    (net D5
      (pins J2-9 U1-17)
    )
    (net A7
      (pins J2-12 U1-3)
    )
    (net D4
      (pins J2-10 U1-16)
    )
    (net A12
      (pins J1-8 U1-2)
    )
    (net D3
      (pins J2-4 U1-15)
    )
    (net AA15
      (pins J1-5 J5-1 U2-3)
    )
    (net ScreenGND
      (pins J2-25 J2-1 J1-25 J1-1)
    )
    (net PB6
      (pins J1-21 J3-9)
    )
    (net PB7
      (pins J1-20 J3-7)
    )
    (net n8MHZ
      (pins J1-18 J3-6)
    )
    (net nINFD
      (pins J1-16 J3-4)
    )
    (net nINFC
      (pins J1-15 J3-2)
    )
    (net nNMI
      (pins J1-13 J3-8)
    )
    (net RW
      (pins J1-12 J3-5)
    )
    (net PHI2
      (pins J1-9 J3-3)
    )
    (net nRST
      (pins J1-4 J3-1)
    )
    (net AT13
      (pins J1-3 U2-1)
    )
    (net PB5
      (pins J1-22 J3-11)
    )
    (net nIRQ
      (pins J1-14 J3-10)
    )
    (net LPTSTP
      (pins J2-11 J3-12)
    )
    (net OE
      (pins U2-6 U1-22)
    )
    (net A15Sel
      (pins J5-2 J4-3)
    )
    (net A15
      (pins J4-2 U1-1)
    )
    (class kicad_default "" +5V A0 A1 A10 A11 A12 A13 A15 A15Sel A2 A3 A4
      A5 A6 A7 A8 A9 AA14 AA15 AT13 D0 D1 D2 D3 D4 D5 D6 D7 GND LPTSTP "Net-(J1-Pad10)"
      "Net-(J1-Pad11)" "Net-(J1-Pad23)" "Net-(J2-Pad23)" "Net-(U2-Pad4)" "Net-(U2-Pad5)"
      "Net-(U2-Pad7)" OE PB5 PB6 PB7 PHI2 RW ScreenGND n8MHZ nINFC nINFD nIRQ
      nNMI nRST
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
