Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 15 12:31:09 2020
| Host         : mars01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file flow_led_top_control_sets_placed.rpt
| Design       : flow_led_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------+------------------+------------------+----------------+
|      Clock Signal     |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+----------------+------------------+------------------+----------------+
|  IN_CLK_50M_IBUF_BUFG |                |                  |                1 |              2 |
|  IN_CLK_50M_IBUF_BUFG | LED[7]_i_2_n_0 | p_0_in           |                1 |             16 |
|  IN_CLK_50M_IBUF_BUFG |                | cnt[0]_i_1_n_0   |                7 |             52 |
+-----------------------+----------------+------------------+------------------+----------------+


