
\def\mytitle{Platformio ASSIGNMENT }
\def\myauthor{Vooribindi Chandini}
\def\mycontact{chandini.vooribindi@gmail.com}
\def\mymodule{IITH-Future Wireless Communication}

%\documentclass[journal,12pt,twocolumn]{IEEEtran}
\usepackage{graphicx} 
\usepackage{enumitem}
\usepackage{tikz}
\usepackage{circuitikz}
\usepackage{karnaugh-map}
\usepackage{tabularx}
\title{\mytitle}
\author{\myauthor\\\mycontact\\IITH\hspace{0.3em}-\hspace{0.3em}\mymodule}
\begin{document}
\maketitle

\hfill(GATE EE 2023)
\begin{enumerate}
    \item  Neglecting the delays due to the logic gates in the circuit shown in figure, the 
decimal equivalent of the binary sequence [ABCD] of initial logic states, which 
will not change with clock, is 

\end{enumerate}
 \begin{figure}[H]
        \centering
        \includegraphics[width = \columnwidth]{figs/ec2023.jpeg}
        \caption{D-Flip-flop}
        \label{ec2023.jpeg}
    \end{figure}  
    
\begin{center}
Fig. 1 
\end{center}

\end{document}
