Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 25 12:53:59 2025
| Host         : dvirhersh_comp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: cntl_0 (HIGH)

 There are 153 register/latch pins with no clock driven by root clock pin: pclk_0 (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: design_1_i/clock_devider_0/U0/clk_out_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Horiz/count_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Horiz/count_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Horiz/count_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Horiz/count_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Horiz/count_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Horiz/count_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Verti/count_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Verti/count_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Verti/count_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Verti/count_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Verti/count_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Verti/count_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Verti/count_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Verti/count_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Verti/count_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/vga_top_0/U0/VGA_Verti/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3833 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 19 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.640        0.000                      0                  293        0.151        0.000                      0                  293        4.500        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.640        0.000                      0                  293        0.151        0.000                      0                  293        4.500        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 2.826ns (49.418%)  route 2.893ns (50.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.863     5.465    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.919 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.020     8.940    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.807     9.871    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.124     9.995 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.482    10.477    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.601 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.583    11.184    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X10Y43         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.693    15.115    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X10Y43         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y43         FDSE (Setup_fdse_C_S)       -0.524    14.823    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 2.826ns (49.418%)  route 2.893ns (50.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.863     5.465    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.919 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.020     8.940    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.807     9.871    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.124     9.995 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.482    10.477    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.601 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.583    11.184    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X10Y43         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.693    15.115    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X10Y43         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[2]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y43         FDSE (Setup_fdse_C_S)       -0.524    14.823    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.826ns (49.600%)  route 2.872ns (50.400%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.863     5.465    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.919 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.020     8.940    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.807     9.871    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.124     9.995 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.482    10.477    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.601 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.562    11.163    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X8Y45          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.692    15.114    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y45          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
                         clock pessimism              0.283    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X8Y45          FDSE (Setup_fdse_C_S)       -0.524    14.838    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.826ns (49.600%)  route 2.872ns (50.400%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.863     5.465    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.919 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.020     8.940    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.807     9.871    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.124     9.995 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.482    10.477    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.601 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.562    11.163    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X8Y45          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.692    15.114    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y45          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/C
                         clock pessimism              0.283    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X8Y45          FDSE (Setup_fdse_C_S)       -0.524    14.838    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.826ns (49.600%)  route 2.872ns (50.400%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.863     5.465    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.919 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.020     8.940    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.807     9.871    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.124     9.995 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.482    10.477    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.601 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.562    11.163    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X8Y45          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.692    15.114    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y45          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/C
                         clock pessimism              0.283    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X8Y45          FDSE (Setup_fdse_C_S)       -0.524    14.838    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.826ns (49.600%)  route 2.872ns (50.400%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.863     5.465    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.919 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.020     8.940    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.807     9.871    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.124     9.995 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.482    10.477    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.601 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.562    11.163    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X8Y45          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.692    15.114    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y45          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/C
                         clock pessimism              0.283    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X8Y45          FDSE (Setup_fdse_C_S)       -0.524    14.838    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 2.826ns (50.004%)  route 2.826ns (49.996%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.863     5.465    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.919 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.020     8.940    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.807     9.871    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.124     9.995 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.482    10.477    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.601 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.516    11.117    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.693    15.115    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y45         FDSE (Setup_fdse_C_S)       -0.524    14.823    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 2.826ns (50.004%)  route 2.826ns (49.996%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.863     5.465    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.919 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.020     8.940    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.807     9.871    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.124     9.995 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.482    10.477    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.601 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.516    11.117    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.693    15.115    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y45         FDSE (Setup_fdse_C_S)       -0.524    14.823    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 2.826ns (50.004%)  route 2.826ns (49.996%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.863     5.465    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.919 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.020     8.940    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.807     9.871    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.124     9.995 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.482    10.477    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.601 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.516    11.117    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.693    15.115    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y45         FDSE (Setup_fdse_C_S)       -0.524    14.823    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 2.826ns (50.004%)  route 2.826ns (49.996%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.863     5.465    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.919 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[1]
                         net (fo=2, routed)           1.020     8.940    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[1]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.807     9.871    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.124     9.995 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.482    10.477    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.601 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.516    11.117    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.693    15.115    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[23]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y45         FDSE (Setup_fdse_C_S)       -0.524    14.823    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.641     1.561    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X11Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.141     1.702 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/Q
                         net (fo=2, routed)           0.098     1.800    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg_n_0_[10]
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[11]_i_1/O
                         net (fo=1, routed)           0.000     1.845    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[11]_i_1_n_0
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.916     2.081    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
                         clock pessimism             -0.507     1.574    
    SLICE_X10Y45         FDSE (Hold_fdse_C_D)         0.120     1.694    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.640     1.560    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.701 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.116     1.817    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[10]
    SLICE_X8Y42          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.915     2.080    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y42          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.075     1.648    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.641     1.561    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X9Y44          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.131     1.833    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg_n_0_[0]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.045     1.878 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000     1.878    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in__0__0[3]
    SLICE_X8Y44          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.916     2.081    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y44          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
                         clock pessimism             -0.507     1.574    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.120     1.694    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.668     1.588    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X7Y40          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[0]/Q
                         net (fo=7, routed)           0.132     1.860    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[0]
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.045     1.905 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[4]_i_1/O
                         net (fo=2, routed)           0.000     1.905    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[4]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.945     2.110    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X6Y40          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[4]/C
                         clock pessimism             -0.509     1.601    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.120     1.721    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.640     1.560    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y40          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/Q
                         net (fo=1, routed)           0.082     1.806    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[12]
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.045     1.851 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[13]_i_1/O
                         net (fo=1, routed)           0.000     1.851    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[13]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.915     2.080    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X9Y40          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X9Y40          FDRE (Hold_fdre_C_D)         0.091     1.664    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.641     1.561    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X11Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.141     1.702 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[21]/Q
                         net (fo=1, routed)           0.148     1.850    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg_n_0_[21]
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.895 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[22]_i_1/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[22]_i_1_n_0
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.916     2.081    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X10Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/C
                         clock pessimism             -0.507     1.574    
    SLICE_X10Y45         FDSE (Hold_fdse_C_D)         0.121     1.695    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.640     1.560    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y41          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.148     1.708 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[6]/Q
                         net (fo=1, routed)           0.090     1.798    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[6]
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.101     1.899 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.899    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[7]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.915     2.080    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y41          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/C
                         clock pessimism             -0.520     1.560    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.131     1.691    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.641     1.561    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X11Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.128     1.689 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[27]/Q
                         net (fo=1, routed)           0.086     1.775    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg_n_0_[27]
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.102     1.877 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[28]_i_1/O
                         net (fo=1, routed)           0.000     1.877    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[28]_i_1_n_0
    SLICE_X11Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.916     2.081    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X11Y45         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[28]/C
                         clock pessimism             -0.520     1.561    
    SLICE_X11Y45         FDSE (Hold_fdse_C_D)         0.107     1.668    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.700%)  route 0.116ns (35.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.641     1.561    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y44          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/Q
                         net (fo=5, routed)           0.116     1.841    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg_n_0_[3]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.049     1.890 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000     1.890    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in__0__0[4]
    SLICE_X9Y44          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.916     2.081    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X9Y44          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/C
                         clock pessimism             -0.507     1.574    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.107     1.681    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.640     1.560    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y41          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.148     1.708 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[3]/Q
                         net (fo=1, routed)           0.084     1.792    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[3]
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.099     1.891 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.891    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[4]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.915     2.080    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X8Y41          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[4]/C
                         clock pessimism             -0.520     1.560    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.121     1.681    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_0_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y97    design_1_i/clock_devider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y93    design_1_i/clock_devider_0/U0/counter_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y94    design_1_i/clock_devider_0/U0/counter_value_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y94    design_1_i/clock_devider_0/U0/counter_value_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y94    design_1_i/clock_devider_0/U0/counter_value_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y95    design_1_i/clock_devider_0/U0/counter_value_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y95    design_1_i/clock_devider_0/U0/counter_value_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y95    design_1_i/clock_devider_0/U0/counter_value_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y93    design_1_i/clock_devider_0/U0/counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y94    design_1_i/clock_devider_0/U0/counter_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y94    design_1_i/clock_devider_0/U0/counter_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y94    design_1_i/clock_devider_0/U0/counter_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y95    design_1_i/clock_devider_0/U0/counter_value_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y95    design_1_i/clock_devider_0/U0/counter_value_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y95    design_1_i/clock_devider_0/U0/counter_value_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y95    design_1_i/clock_devider_0/U0/counter_value_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y96    design_1_i/clock_devider_0/U0/counter_value_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y96    design_1_i/clock_devider_0/U0/counter_value_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y42     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y40     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y41     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y41     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C



