
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cfc  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08005db8  08005db8  00006db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e84  08005e84  0000706c  2**0
                  CONTENTS
  4 .ARM          00000000  08005e84  08005e84  0000706c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e84  08005e84  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e84  08005e84  00006e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e88  08005e88  00006e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08005e8c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  2000006c  08005ef8  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08005ef8  0000724c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012563  00000000  00000000  00007094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b78  00000000  00000000  000195f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  0001c170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e18  00000000  00000000  0001d388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018116  00000000  00000000  0001e1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000164b7  00000000  00000000  000362b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000983f2  00000000  00000000  0004c76d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4b5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004178  00000000  00000000  000e4ba4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000e8d1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000006c 	.word	0x2000006c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005da0 	.word	0x08005da0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000070 	.word	0x20000070
 8000100:	08005da0 	.word	0x08005da0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <capTouch_Init>:

#include "AT42QT1070.h"


uint8_t capTouch_Init(QT1070 *capTouch, I2C_HandleTypeDef *hi2c, TIM_HandleTypeDef *htimDelay,
					GPIO_TypeDef **capTouchResetPort, uint16_t capTouchResetPin, uint8_t keyEnFlags) {
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	b089      	sub	sp, #36	@ 0x24
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800022a:	231f      	movs	r3, #31
 800022c:	18fb      	adds	r3, r7, r3
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]

	// Assign handlers and GPIO pins for specific instance
	capTouch->hi2c = hi2c;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]

	capTouch->delayTimer = htimDelay;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	605a      	str	r2, [r3, #4]

	capTouch->resetPort = capTouchResetPort;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	683a      	ldr	r2, [r7, #0]
 8000242:	609a      	str	r2, [r3, #8]
	capTouch->resetPin = capTouchResetPin;
 8000244:	68fa      	ldr	r2, [r7, #12]
 8000246:	2330      	movs	r3, #48	@ 0x30
 8000248:	2108      	movs	r1, #8
 800024a:	185b      	adds	r3, r3, r1
 800024c:	19db      	adds	r3, r3, r7
 800024e:	881b      	ldrh	r3, [r3, #0]
 8000250:	8193      	strh	r3, [r2, #12]

	// Hardware reset device
	// Assumes active-high hardware configuration
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_SET);
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	689b      	ldr	r3, [r3, #8]
 8000256:	6818      	ldr	r0, [r3, #0]
 8000258:	68fb      	ldr	r3, [r7, #12]
 800025a:	899b      	ldrh	r3, [r3, #12]
 800025c:	2201      	movs	r2, #1
 800025e:	0019      	movs	r1, r3
 8000260:	f002 fa71 	bl	8002746 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_RESET);
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	689b      	ldr	r3, [r3, #8]
 8000268:	6818      	ldr	r0, [r3, #0]
 800026a:	68fb      	ldr	r3, [r7, #12]
 800026c:	899b      	ldrh	r3, [r3, #12]
 800026e:	2200      	movs	r2, #0
 8000270:	0019      	movs	r1, r3
 8000272:	f002 fa68 	bl	8002746 <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(capTouch->delayTimer);
 8000276:	68fb      	ldr	r3, [r7, #12]
 8000278:	685b      	ldr	r3, [r3, #4]
 800027a:	0018      	movs	r0, r3
 800027c:	f004 ff52 	bl	8005124 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(capTouch->delayTimer);							// Begin timer counting
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	0018      	movs	r0, r3
 8000286:	f004 ff01 	bl	800508c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(capTouch->delayTimer);	// Get initial timer value to compare to
 800028a:	68fb      	ldr	r3, [r7, #12]
 800028c:	685b      	ldr	r3, [r3, #4]
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000292:	61bb      	str	r3, [r7, #24]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(capTouch->delayTimer) - timerVal <= (65535 / 2)){ }
 8000294:	46c0      	nop			@ (mov r8, r8)
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	685b      	ldr	r3, [r3, #4]
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800029e:	69bb      	ldr	r3, [r7, #24]
 80002a0:	1ad2      	subs	r2, r2, r3
 80002a2:	2380      	movs	r3, #128	@ 0x80
 80002a4:	021b      	lsls	r3, r3, #8
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d3f5      	bcc.n	8000296 <capTouch_Init+0x7a>

	// Verify device ID
	uint8_t deviceIDRet = 0x00;
 80002aa:	2517      	movs	r5, #23
 80002ac:	197b      	adds	r3, r7, r5
 80002ae:	2200      	movs	r2, #0
 80002b0:	701a      	strb	r2, [r3, #0]
	halRet = capTouch_ReadDeviceID(capTouch, &deviceIDRet);
 80002b2:	261f      	movs	r6, #31
 80002b4:	19bc      	adds	r4, r7, r6
 80002b6:	197a      	adds	r2, r7, r5
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	0011      	movs	r1, r2
 80002bc:	0018      	movs	r0, r3
 80002be:	f000 f855 	bl	800036c <capTouch_ReadDeviceID>
 80002c2:	0003      	movs	r3, r0
 80002c4:	7023      	strb	r3, [r4, #0]

	if(deviceIDRet != DEVICE_ID || halRet != HAL_OK) {
 80002c6:	197b      	adds	r3, r7, r5
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80002cc:	d103      	bne.n	80002d6 <capTouch_Init+0xba>
 80002ce:	19bb      	adds	r3, r7, r6
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <capTouch_Init+0xbe>
		return 1;
 80002d6:	2301      	movs	r3, #1
 80002d8:	e043      	b.n	8000362 <capTouch_Init+0x146>
	}

	capTouch->deviceID = deviceIDRet;
 80002da:	2317      	movs	r3, #23
 80002dc:	18fb      	adds	r3, r7, r3
 80002de:	781a      	ldrb	r2, [r3, #0]
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	739a      	strb	r2, [r3, #14]

	// Force Device Recalibration
	halRet = capTouch_Recalibrate(capTouch);
 80002e4:	251f      	movs	r5, #31
 80002e6:	197c      	adds	r4, r7, r5
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	0018      	movs	r0, r3
 80002ec:	f000 f880 	bl	80003f0 <capTouch_Recalibrate>
 80002f0:	0003      	movs	r3, r0
 80002f2:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 80002f4:	197b      	adds	r3, r7, r5
 80002f6:	781b      	ldrb	r3, [r3, #0]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <capTouch_Init+0xe4>
		return 2;
 80002fc:	2302      	movs	r3, #2
 80002fe:	e030      	b.n	8000362 <capTouch_Init+0x146>
	}

	// Wait until calibration sequence completes
	while(capTouch_checkCal(capTouch)) {}
 8000300:	46c0      	nop			@ (mov r8, r8)
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	0018      	movs	r0, r3
 8000306:	f000 f895 	bl	8000434 <capTouch_checkCal>
 800030a:	1e03      	subs	r3, r0, #0
 800030c:	d1f9      	bne.n	8000302 <capTouch_Init+0xe6>

	// Get initial reading of channels
	halRet = capTouch_readChannels(capTouch);
 800030e:	251f      	movs	r5, #31
 8000310:	197c      	adds	r4, r7, r5
 8000312:	68fb      	ldr	r3, [r7, #12]
 8000314:	0018      	movs	r0, r3
 8000316:	f000 f8d1 	bl	80004bc <capTouch_readChannels>
 800031a:	0003      	movs	r3, r0
 800031c:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 800031e:	197b      	adds	r3, r7, r5
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <capTouch_Init+0x10e>
		return 3;
 8000326:	2303      	movs	r3, #3
 8000328:	e01b      	b.n	8000362 <capTouch_Init+0x146>
	}

	halRet = capTouch_enableKeys(capTouch, keyEnFlags);
 800032a:	251f      	movs	r5, #31
 800032c:	197c      	adds	r4, r7, r5
 800032e:	2334      	movs	r3, #52	@ 0x34
 8000330:	2208      	movs	r2, #8
 8000332:	189b      	adds	r3, r3, r2
 8000334:	19db      	adds	r3, r3, r7
 8000336:	781a      	ldrb	r2, [r3, #0]
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	0011      	movs	r1, r2
 800033c:	0018      	movs	r0, r3
 800033e:	f000 f901 	bl	8000544 <capTouch_enableKeys>
 8000342:	0003      	movs	r3, r0
 8000344:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8000346:	197b      	adds	r3, r7, r5
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <capTouch_Init+0x136>
		return 4;
 800034e:	2304      	movs	r3, #4
 8000350:	e007      	b.n	8000362 <capTouch_Init+0x146>
	}
	capTouch->keys = keyEnFlags;
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	2234      	movs	r2, #52	@ 0x34
 8000356:	2108      	movs	r1, #8
 8000358:	1852      	adds	r2, r2, r1
 800035a:	19d2      	adds	r2, r2, r7
 800035c:	7812      	ldrb	r2, [r2, #0]
 800035e:	73da      	strb	r2, [r3, #15]

	return 0;
 8000360:	2300      	movs	r3, #0

}
 8000362:	0018      	movs	r0, r3
 8000364:	46bd      	mov	sp, r7
 8000366:	b009      	add	sp, #36	@ 0x24
 8000368:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800036c <capTouch_ReadDeviceID>:

HAL_StatusTypeDef capTouch_ReadDeviceID(QT1070 *capTouch, uint8_t *dataBuff) {
 800036c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800036e:	b087      	sub	sp, #28
 8000370:	af02      	add	r7, sp, #8
 8000372:	6078      	str	r0, [r7, #4]
 8000374:	6039      	str	r1, [r7, #0]

	uint8_t deviceIDRet_I2C = 0x00;
 8000376:	230e      	movs	r3, #14
 8000378:	18fb      	adds	r3, r7, r3
 800037a:	2200      	movs	r2, #0
 800037c:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800037e:	250f      	movs	r5, #15
 8000380:	197b      	adds	r3, r7, r5
 8000382:	2200      	movs	r2, #0
 8000384:	701a      	strb	r2, [r3, #0]

	uint8_t capTouch_DeviceIDReg_TX[1] = {capTouch_DeviceIDReg};
 8000386:	210c      	movs	r1, #12
 8000388:	187b      	adds	r3, r7, r1
 800038a:	4a18      	ldr	r2, [pc, #96]	@ (80003ec <capTouch_ReadDeviceID+0x80>)
 800038c:	7812      	ldrb	r2, [r2, #0]
 800038e:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	6818      	ldr	r0, [r3, #0]
 8000394:	197c      	adds	r4, r7, r5
 8000396:	187a      	adds	r2, r7, r1
 8000398:	2301      	movs	r3, #1
 800039a:	425b      	negs	r3, r3
 800039c:	9300      	str	r3, [sp, #0]
 800039e:	2301      	movs	r3, #1
 80003a0:	2136      	movs	r1, #54	@ 0x36
 80003a2:	f002 fae3 	bl	800296c <HAL_I2C_Master_Transmit>
 80003a6:	0003      	movs	r3, r0
 80003a8:	7023      	strb	r3, [r4, #0]
										&(capTouch_DeviceIDReg_TX[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80003aa:	197b      	adds	r3, r7, r5
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d002      	beq.n	80003b8 <capTouch_ReadDeviceID+0x4c>
		return halRet;
 80003b2:	197b      	adds	r3, r7, r5
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	e014      	b.n	80003e2 <capTouch_ReadDeviceID+0x76>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &deviceIDRet_I2C, 1, HAL_MAX_DELAY);
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	6818      	ldr	r0, [r3, #0]
 80003bc:	250f      	movs	r5, #15
 80003be:	197c      	adds	r4, r7, r5
 80003c0:	260e      	movs	r6, #14
 80003c2:	19ba      	adds	r2, r7, r6
 80003c4:	2301      	movs	r3, #1
 80003c6:	425b      	negs	r3, r3
 80003c8:	9300      	str	r3, [sp, #0]
 80003ca:	2301      	movs	r3, #1
 80003cc:	2136      	movs	r1, #54	@ 0x36
 80003ce:	f002 fbf7 	bl	8002bc0 <HAL_I2C_Master_Receive>
 80003d2:	0003      	movs	r3, r0
 80003d4:	7023      	strb	r3, [r4, #0]

	*dataBuff = deviceIDRet_I2C;
 80003d6:	19bb      	adds	r3, r7, r6
 80003d8:	781a      	ldrb	r2, [r3, #0]
 80003da:	683b      	ldr	r3, [r7, #0]
 80003dc:	701a      	strb	r2, [r3, #0]

	return halRet;
 80003de:	197b      	adds	r3, r7, r5
 80003e0:	781b      	ldrb	r3, [r3, #0]

}
 80003e2:	0018      	movs	r0, r3
 80003e4:	46bd      	mov	sp, r7
 80003e6:	b005      	add	sp, #20
 80003e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003ea:	46c0      	nop			@ (mov r8, r8)
 80003ec:	08005db8 	.word	0x08005db8

080003f0 <capTouch_Recalibrate>:

HAL_StatusTypeDef capTouch_Recalibrate(QT1070 *capTouch) {
 80003f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003f2:	b087      	sub	sp, #28
 80003f4:	af02      	add	r7, sp, #8
 80003f6:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80003f8:	210f      	movs	r1, #15
 80003fa:	187b      	adds	r3, r7, r1
 80003fc:	2200      	movs	r2, #0
 80003fe:	701a      	strb	r2, [r3, #0]
	/*
	 * Writing any non-zero value to the calibrate register
	 * will enter a recalibration mode
	 */

	uint8_t deviceCal[2] = {capTouch_CalibrateReg, 0xFF};
 8000400:	260c      	movs	r6, #12
 8000402:	19bb      	adds	r3, r7, r6
 8000404:	22c8      	movs	r2, #200	@ 0xc8
 8000406:	4252      	negs	r2, r2
 8000408:	801a      	strh	r2, [r3, #0]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	6818      	ldr	r0, [r3, #0]
 800040e:	000d      	movs	r5, r1
 8000410:	187c      	adds	r4, r7, r1
 8000412:	19ba      	adds	r2, r7, r6
 8000414:	2301      	movs	r3, #1
 8000416:	425b      	negs	r3, r3
 8000418:	9300      	str	r3, [sp, #0]
 800041a:	2302      	movs	r3, #2
 800041c:	2136      	movs	r1, #54	@ 0x36
 800041e:	f002 faa5 	bl	800296c <HAL_I2C_Master_Transmit>
 8000422:	0003      	movs	r3, r0
 8000424:	7023      	strb	r3, [r4, #0]
									deviceCal, 2, HAL_MAX_DELAY);

	return halRet;
 8000426:	197b      	adds	r3, r7, r5
 8000428:	781b      	ldrb	r3, [r3, #0]

}
 800042a:	0018      	movs	r0, r3
 800042c:	46bd      	mov	sp, r7
 800042e:	b005      	add	sp, #20
 8000430:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000434 <capTouch_checkCal>:

uint8_t capTouch_checkCal(QT1070 *capTouch) {
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	b087      	sub	sp, #28
 8000438:	af02      	add	r7, sp, #8
 800043a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 800043c:	210f      	movs	r1, #15
 800043e:	187b      	adds	r3, r7, r1
 8000440:	2200      	movs	r2, #0
 8000442:	701a      	strb	r2, [r3, #0]

	uint8_t detectionStatusRet = 0x00;
 8000444:	230d      	movs	r3, #13
 8000446:	18fb      	adds	r3, r7, r3
 8000448:	2200      	movs	r2, #0
 800044a:	701a      	strb	r2, [r3, #0]
	uint8_t calibrationFlag;

	uint8_t capTouch_DetectionStatusReg_I2C[1] = {capTouch_DetectionStatusReg};
 800044c:	260c      	movs	r6, #12
 800044e:	19bb      	adds	r3, r7, r6
 8000450:	4a19      	ldr	r2, [pc, #100]	@ (80004b8 <capTouch_checkCal+0x84>)
 8000452:	7812      	ldrb	r2, [r2, #0]
 8000454:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	6818      	ldr	r0, [r3, #0]
 800045a:	000d      	movs	r5, r1
 800045c:	187c      	adds	r4, r7, r1
 800045e:	19ba      	adds	r2, r7, r6
 8000460:	2301      	movs	r3, #1
 8000462:	425b      	negs	r3, r3
 8000464:	9300      	str	r3, [sp, #0]
 8000466:	2301      	movs	r3, #1
 8000468:	2136      	movs	r1, #54	@ 0x36
 800046a:	f002 fa7f 	bl	800296c <HAL_I2C_Master_Transmit>
 800046e:	0003      	movs	r3, r0
 8000470:	7023      	strb	r3, [r4, #0]
									&(capTouch_DetectionStatusReg_I2C[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000472:	197b      	adds	r3, r7, r5
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d002      	beq.n	8000480 <capTouch_checkCal+0x4c>
		return halRet;
 800047a:	197b      	adds	r3, r7, r5
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	e016      	b.n	80004ae <capTouch_checkCal+0x7a>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &detectionStatusRet, 1, HAL_MAX_DELAY);
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	6818      	ldr	r0, [r3, #0]
 8000484:	230f      	movs	r3, #15
 8000486:	18fc      	adds	r4, r7, r3
 8000488:	250d      	movs	r5, #13
 800048a:	197a      	adds	r2, r7, r5
 800048c:	2301      	movs	r3, #1
 800048e:	425b      	negs	r3, r3
 8000490:	9300      	str	r3, [sp, #0]
 8000492:	2301      	movs	r3, #1
 8000494:	2136      	movs	r1, #54	@ 0x36
 8000496:	f002 fb93 	bl	8002bc0 <HAL_I2C_Master_Receive>
 800049a:	0003      	movs	r3, r0
 800049c:	7023      	strb	r3, [r4, #0]

	calibrationFlag = (detectionStatusRet & 0b10000000) >> 7;
 800049e:	197b      	adds	r3, r7, r5
 80004a0:	781a      	ldrb	r2, [r3, #0]
 80004a2:	210e      	movs	r1, #14
 80004a4:	187b      	adds	r3, r7, r1
 80004a6:	09d2      	lsrs	r2, r2, #7
 80004a8:	701a      	strb	r2, [r3, #0]

	return calibrationFlag;
 80004aa:	187b      	adds	r3, r7, r1
 80004ac:	781b      	ldrb	r3, [r3, #0]

}
 80004ae:	0018      	movs	r0, r3
 80004b0:	46bd      	mov	sp, r7
 80004b2:	b005      	add	sp, #20
 80004b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)
 80004b8:	08005dbc 	.word	0x08005dbc

080004bc <capTouch_readChannels>:

HAL_StatusTypeDef capTouch_readChannels(QT1070 *capTouch) {
 80004bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004be:	b087      	sub	sp, #28
 80004c0:	af02      	add	r7, sp, #8
 80004c2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004c4:	210f      	movs	r1, #15
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2200      	movs	r2, #0
 80004ca:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatusRet = 0x00;
 80004cc:	230e      	movs	r3, #14
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	2200      	movs	r2, #0
 80004d2:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatReg[1] = {capTouch_KeyStatusReg};
 80004d4:	260c      	movs	r6, #12
 80004d6:	19bb      	adds	r3, r7, r6
 80004d8:	4a19      	ldr	r2, [pc, #100]	@ (8000540 <capTouch_readChannels+0x84>)
 80004da:	7812      	ldrb	r2, [r2, #0]
 80004dc:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	6818      	ldr	r0, [r3, #0]
 80004e2:	000d      	movs	r5, r1
 80004e4:	187c      	adds	r4, r7, r1
 80004e6:	19ba      	adds	r2, r7, r6
 80004e8:	2301      	movs	r3, #1
 80004ea:	425b      	negs	r3, r3
 80004ec:	9300      	str	r3, [sp, #0]
 80004ee:	2301      	movs	r3, #1
 80004f0:	2136      	movs	r1, #54	@ 0x36
 80004f2:	f002 fa3b 	bl	800296c <HAL_I2C_Master_Transmit>
 80004f6:	0003      	movs	r3, r0
 80004f8:	7023      	strb	r3, [r4, #0]
									&(keyStatReg[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80004fa:	197b      	adds	r3, r7, r5
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d002      	beq.n	8000508 <capTouch_readChannels+0x4c>
		return halRet;
 8000502:	197b      	adds	r3, r7, r5
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	e017      	b.n	8000538 <capTouch_readChannels+0x7c>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &keyStatusRet, 1, HAL_MAX_DELAY);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	6818      	ldr	r0, [r3, #0]
 800050c:	250f      	movs	r5, #15
 800050e:	197c      	adds	r4, r7, r5
 8000510:	260e      	movs	r6, #14
 8000512:	19ba      	adds	r2, r7, r6
 8000514:	2301      	movs	r3, #1
 8000516:	425b      	negs	r3, r3
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	2301      	movs	r3, #1
 800051c:	2136      	movs	r1, #54	@ 0x36
 800051e:	f002 fb4f 	bl	8002bc0 <HAL_I2C_Master_Receive>
 8000522:	0003      	movs	r3, r0
 8000524:	7023      	strb	r3, [r4, #0]

	capTouch->keyStat = keyStatusRet & 0b01111111;
 8000526:	19bb      	adds	r3, r7, r6
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	227f      	movs	r2, #127	@ 0x7f
 800052c:	4013      	ands	r3, r2
 800052e:	b2da      	uxtb	r2, r3
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	741a      	strb	r2, [r3, #16]

	return halRet;
 8000534:	197b      	adds	r3, r7, r5
 8000536:	781b      	ldrb	r3, [r3, #0]

}
 8000538:	0018      	movs	r0, r3
 800053a:	46bd      	mov	sp, r7
 800053c:	b005      	add	sp, #20
 800053e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000540:	08005dc0 	.word	0x08005dc0

08000544 <capTouch_enableKeys>:

HAL_StatusTypeDef capTouch_enableKeys(QT1070 *capTouch, uint8_t dataBuff) {
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	b08b      	sub	sp, #44	@ 0x2c
 8000548:	af02      	add	r7, sp, #8
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	000a      	movs	r2, r1
 800054e:	1cfb      	adds	r3, r7, #3
 8000550:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000552:	241e      	movs	r4, #30
 8000554:	193b      	adds	r3, r7, r4
 8000556:	2200      	movs	r2, #0
 8000558:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800055a:	2314      	movs	r3, #20
 800055c:	18fb      	adds	r3, r7, r3
 800055e:	4a39      	ldr	r2, [pc, #228]	@ (8000644 <capTouch_enableKeys+0x100>)
 8000560:	6811      	ldr	r1, [r2, #0]
 8000562:	6019      	str	r1, [r3, #0]
 8000564:	8891      	ldrh	r1, [r2, #4]
 8000566:	8099      	strh	r1, [r3, #4]
 8000568:	7992      	ldrb	r2, [r2, #6]
 800056a:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 800056c:	260c      	movs	r6, #12
 800056e:	19bb      	adds	r3, r7, r6
 8000570:	4a35      	ldr	r2, [pc, #212]	@ (8000648 <capTouch_enableKeys+0x104>)
 8000572:	6811      	ldr	r1, [r2, #0]
 8000574:	6019      	str	r1, [r3, #0]
 8000576:	8891      	ldrh	r1, [r2, #4]
 8000578:	8099      	strh	r1, [r3, #4]
 800057a:	7992      	ldrb	r2, [r2, #6]
 800057c:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	6818      	ldr	r0, [r3, #0]
 8000582:	0025      	movs	r5, r4
 8000584:	193c      	adds	r4, r7, r4
 8000586:	19ba      	adds	r2, r7, r6
 8000588:	2301      	movs	r3, #1
 800058a:	425b      	negs	r3, r3
 800058c:	9300      	str	r3, [sp, #0]
 800058e:	2301      	movs	r3, #1
 8000590:	2136      	movs	r1, #54	@ 0x36
 8000592:	f002 f9eb 	bl	800296c <HAL_I2C_Master_Transmit>
 8000596:	0003      	movs	r3, r0
 8000598:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800059a:	197b      	adds	r3, r7, r5
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d002      	beq.n	80005a8 <capTouch_enableKeys+0x64>
		return halRet;
 80005a2:	197b      	adds	r3, r7, r5
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	e049      	b.n	800063c <capTouch_enableKeys+0xf8>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	6818      	ldr	r0, [r3, #0]
 80005ac:	251e      	movs	r5, #30
 80005ae:	197c      	adds	r4, r7, r5
 80005b0:	2314      	movs	r3, #20
 80005b2:	18fa      	adds	r2, r7, r3
 80005b4:	2301      	movs	r3, #1
 80005b6:	425b      	negs	r3, r3
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2307      	movs	r3, #7
 80005bc:	2136      	movs	r1, #54	@ 0x36
 80005be:	f002 faff 	bl	8002bc0 <HAL_I2C_Master_Receive>
 80005c2:	0003      	movs	r3, r0
 80005c4:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80005c6:	197b      	adds	r3, r7, r5
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d002      	beq.n	80005d4 <capTouch_enableKeys+0x90>
		return halRet;
 80005ce:	197b      	adds	r3, r7, r5
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	e033      	b.n	800063c <capTouch_enableKeys+0xf8>

	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80005d4:	231f      	movs	r3, #31
 80005d6:	18fb      	adds	r3, r7, r3
 80005d8:	2200      	movs	r2, #0
 80005da:	701a      	strb	r2, [r3, #0]
 80005dc:	e01c      	b.n	8000618 <capTouch_enableKeys+0xd4>
//			avgRet[i] = avgRet[i] | 0b00100000;
//		}

		// New value to pass only changes bits 2-6.
		// If bit i of dataBuff = 0, set these bits to 0, else leave them.
		avgRet[i] = (avgRet[i] >> 2) * ((dataBuff >> i) & 0b00000001);
 80005de:	201f      	movs	r0, #31
 80005e0:	183b      	adds	r3, r7, r0
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2414      	movs	r4, #20
 80005e6:	193a      	adds	r2, r7, r4
 80005e8:	5cd3      	ldrb	r3, [r2, r3]
 80005ea:	089b      	lsrs	r3, r3, #2
 80005ec:	b2da      	uxtb	r2, r3
 80005ee:	1cfb      	adds	r3, r7, #3
 80005f0:	7819      	ldrb	r1, [r3, #0]
 80005f2:	183b      	adds	r3, r7, r0
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	4119      	asrs	r1, r3
 80005f8:	000b      	movs	r3, r1
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	2101      	movs	r1, #1
 80005fe:	400b      	ands	r3, r1
 8000600:	b2d9      	uxtb	r1, r3
 8000602:	183b      	adds	r3, r7, r0
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	434a      	muls	r2, r1
 8000608:	b2d1      	uxtb	r1, r2
 800060a:	193a      	adds	r2, r7, r4
 800060c:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i <= 6; i++) {
 800060e:	183b      	adds	r3, r7, r0
 8000610:	781a      	ldrb	r2, [r3, #0]
 8000612:	183b      	adds	r3, r7, r0
 8000614:	3201      	adds	r2, #1
 8000616:	701a      	strb	r2, [r3, #0]
 8000618:	231f      	movs	r3, #31
 800061a:	18fb      	adds	r3, r7, r3
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	2b06      	cmp	r3, #6
 8000620:	d9dd      	bls.n	80005de <capTouch_enableKeys+0x9a>

	}

	halRet = capTouch_SetAveragingFactor(capTouch, avgRet);
 8000622:	251e      	movs	r5, #30
 8000624:	197c      	adds	r4, r7, r5
 8000626:	2314      	movs	r3, #20
 8000628:	18fa      	adds	r2, r7, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	0011      	movs	r1, r2
 800062e:	0018      	movs	r0, r3
 8000630:	f000 f80c 	bl	800064c <capTouch_SetAveragingFactor>
 8000634:	0003      	movs	r3, r0
 8000636:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000638:	197b      	adds	r3, r7, r5
 800063a:	781b      	ldrb	r3, [r3, #0]

}
 800063c:	0018      	movs	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	b009      	add	sp, #36	@ 0x24
 8000642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000644:	08005dc4 	.word	0x08005dc4
 8000648:	08005dcc 	.word	0x08005dcc

0800064c <capTouch_SetAveragingFactor>:

HAL_StatusTypeDef capTouch_SetAveragingFactor(QT1070 *capTouch, uint8_t *dataBuff) {
 800064c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800064e:	b08b      	sub	sp, #44	@ 0x2c
 8000650:	af02      	add	r7, sp, #8
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000656:	241e      	movs	r4, #30
 8000658:	193b      	adds	r3, r7, r4
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800065e:	2314      	movs	r3, #20
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	4a5d      	ldr	r2, [pc, #372]	@ (80007d8 <capTouch_SetAveragingFactor+0x18c>)
 8000664:	6811      	ldr	r1, [r2, #0]
 8000666:	6019      	str	r1, [r3, #0]
 8000668:	8891      	ldrh	r1, [r2, #4]
 800066a:	8099      	strh	r1, [r3, #4]
 800066c:	7992      	ldrb	r2, [r2, #6]
 800066e:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000670:	260c      	movs	r6, #12
 8000672:	19bb      	adds	r3, r7, r6
 8000674:	4a59      	ldr	r2, [pc, #356]	@ (80007dc <capTouch_SetAveragingFactor+0x190>)
 8000676:	6811      	ldr	r1, [r2, #0]
 8000678:	6019      	str	r1, [r3, #0]
 800067a:	8891      	ldrh	r1, [r2, #4]
 800067c:	8099      	strh	r1, [r3, #4]
 800067e:	7992      	ldrb	r2, [r2, #6]
 8000680:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	6818      	ldr	r0, [r3, #0]
 8000686:	0025      	movs	r5, r4
 8000688:	193c      	adds	r4, r7, r4
 800068a:	19ba      	adds	r2, r7, r6
 800068c:	2301      	movs	r3, #1
 800068e:	425b      	negs	r3, r3
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2301      	movs	r3, #1
 8000694:	2136      	movs	r1, #54	@ 0x36
 8000696:	f002 f969 	bl	800296c <HAL_I2C_Master_Transmit>
 800069a:	0003      	movs	r3, r0
 800069c:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800069e:	197b      	adds	r3, r7, r5
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d002      	beq.n	80006ac <capTouch_SetAveragingFactor+0x60>
		return halRet;
 80006a6:	197b      	adds	r3, r7, r5
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	e090      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	6818      	ldr	r0, [r3, #0]
 80006b0:	251e      	movs	r5, #30
 80006b2:	197c      	adds	r4, r7, r5
 80006b4:	2314      	movs	r3, #20
 80006b6:	18fa      	adds	r2, r7, r3
 80006b8:	2301      	movs	r3, #1
 80006ba:	425b      	negs	r3, r3
 80006bc:	9300      	str	r3, [sp, #0]
 80006be:	2307      	movs	r3, #7
 80006c0:	2136      	movs	r1, #54	@ 0x36
 80006c2:	f002 fa7d 	bl	8002bc0 <HAL_I2C_Master_Receive>
 80006c6:	0003      	movs	r3, r0
 80006c8:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80006ca:	197b      	adds	r3, r7, r5
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d002      	beq.n	80006d8 <capTouch_SetAveragingFactor+0x8c>
		return halRet;
 80006d2:	197b      	adds	r3, r7, r5
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	e07a      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>


	// 2-byte buffer to specify register address and new averaging factor
	uint8_t avgRegNew[2] = {0x00, 0x00};
 80006d8:	2308      	movs	r3, #8
 80006da:	18fb      	adds	r3, r7, r3
 80006dc:	2200      	movs	r2, #0
 80006de:	801a      	strh	r2, [r3, #0]
	uint8_t avgNew = 0x00;
 80006e0:	231d      	movs	r3, #29
 80006e2:	18fb      	adds	r3, r7, r3
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80006e8:	231f      	movs	r3, #31
 80006ea:	18fb      	adds	r3, r7, r3
 80006ec:	2200      	movs	r2, #0
 80006ee:	701a      	strb	r2, [r3, #0]
 80006f0:	e041      	b.n	8000776 <capTouch_SetAveragingFactor+0x12a>
		 * Bits 0-1 contain adjacent key suppression information,
		 * which is independent of the averaging factor.
		 */

		// Clear bits 2-6
		avgNew = avgRet[i] & 0b00000011;
 80006f2:	241f      	movs	r4, #31
 80006f4:	193b      	adds	r3, r7, r4
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	2214      	movs	r2, #20
 80006fa:	18ba      	adds	r2, r7, r2
 80006fc:	5cd2      	ldrb	r2, [r2, r3]
 80006fe:	201d      	movs	r0, #29
 8000700:	183b      	adds	r3, r7, r0
 8000702:	2103      	movs	r1, #3
 8000704:	400a      	ands	r2, r1
 8000706:	701a      	strb	r2, [r3, #0]
		// Set bits 2-6 with new averaging factor
		uint8_t avgMask = ((dataBuff[i]) << 2);
 8000708:	193b      	adds	r3, r7, r4
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	683a      	ldr	r2, [r7, #0]
 800070e:	18d3      	adds	r3, r2, r3
 8000710:	781a      	ldrb	r2, [r3, #0]
 8000712:	251c      	movs	r5, #28
 8000714:	197b      	adds	r3, r7, r5
 8000716:	0092      	lsls	r2, r2, #2
 8000718:	701a      	strb	r2, [r3, #0]
		avgNew = avgNew | avgMask;
 800071a:	183b      	adds	r3, r7, r0
 800071c:	1839      	adds	r1, r7, r0
 800071e:	197a      	adds	r2, r7, r5
 8000720:	7809      	ldrb	r1, [r1, #0]
 8000722:	7812      	ldrb	r2, [r2, #0]
 8000724:	430a      	orrs	r2, r1
 8000726:	701a      	strb	r2, [r3, #0]
//			halRet = HAL_ERROR;
//			return halRet;
//		}
		// ^^ Kills memory

		avgRegNew[0] = avgRegs[i];
 8000728:	193b      	adds	r3, r7, r4
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	220c      	movs	r2, #12
 800072e:	18ba      	adds	r2, r7, r2
 8000730:	5cd2      	ldrb	r2, [r2, r3]
 8000732:	2108      	movs	r1, #8
 8000734:	187b      	adds	r3, r7, r1
 8000736:	701a      	strb	r2, [r3, #0]
		avgRegNew[1] = avgNew;
 8000738:	187b      	adds	r3, r7, r1
 800073a:	183a      	adds	r2, r7, r0
 800073c:	7812      	ldrb	r2, [r2, #0]
 800073e:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	6818      	ldr	r0, [r3, #0]
 8000744:	251e      	movs	r5, #30
 8000746:	197c      	adds	r4, r7, r5
 8000748:	187a      	adds	r2, r7, r1
 800074a:	2301      	movs	r3, #1
 800074c:	425b      	negs	r3, r3
 800074e:	9300      	str	r3, [sp, #0]
 8000750:	2302      	movs	r3, #2
 8000752:	2136      	movs	r1, #54	@ 0x36
 8000754:	f002 f90a 	bl	800296c <HAL_I2C_Master_Transmit>
 8000758:	0003      	movs	r3, r0
 800075a:	7023      	strb	r3, [r4, #0]
									avgRegNew, 2, HAL_MAX_DELAY);
		if(halRet != HAL_OK)
 800075c:	197b      	adds	r3, r7, r5
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d002      	beq.n	800076a <capTouch_SetAveragingFactor+0x11e>
			return halRet;
 8000764:	197b      	adds	r3, r7, r5
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	e031      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	for(i = 0; i <= 6; i++) {
 800076a:	211f      	movs	r1, #31
 800076c:	187b      	adds	r3, r7, r1
 800076e:	781a      	ldrb	r2, [r3, #0]
 8000770:	187b      	adds	r3, r7, r1
 8000772:	3201      	adds	r2, #1
 8000774:	701a      	strb	r2, [r3, #0]
 8000776:	231f      	movs	r3, #31
 8000778:	18fb      	adds	r3, r7, r3
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	2b06      	cmp	r3, #6
 800077e:	d9b8      	bls.n	80006f2 <capTouch_SetAveragingFactor+0xa6>

	}

	// Debug check that avg register values have been set successfully
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	6818      	ldr	r0, [r3, #0]
 8000784:	251e      	movs	r5, #30
 8000786:	197c      	adds	r4, r7, r5
 8000788:	230c      	movs	r3, #12
 800078a:	18fa      	adds	r2, r7, r3
 800078c:	2301      	movs	r3, #1
 800078e:	425b      	negs	r3, r3
 8000790:	9300      	str	r3, [sp, #0]
 8000792:	2301      	movs	r3, #1
 8000794:	2136      	movs	r1, #54	@ 0x36
 8000796:	f002 f8e9 	bl	800296c <HAL_I2C_Master_Transmit>
 800079a:	0003      	movs	r3, r0
 800079c:	7023      	strb	r3, [r4, #0]
									&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800079e:	197b      	adds	r3, r7, r5
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d002      	beq.n	80007ac <capTouch_SetAveragingFactor+0x160>
		return halRet;
 80007a6:	197b      	adds	r3, r7, r5
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	e010      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6818      	ldr	r0, [r3, #0]
 80007b0:	251e      	movs	r5, #30
 80007b2:	197c      	adds	r4, r7, r5
 80007b4:	2314      	movs	r3, #20
 80007b6:	18fa      	adds	r2, r7, r3
 80007b8:	2301      	movs	r3, #1
 80007ba:	425b      	negs	r3, r3
 80007bc:	9300      	str	r3, [sp, #0]
 80007be:	2307      	movs	r3, #7
 80007c0:	2136      	movs	r1, #54	@ 0x36
 80007c2:	f002 f9fd 	bl	8002bc0 <HAL_I2C_Master_Receive>
 80007c6:	0003      	movs	r3, r0
 80007c8:	7023      	strb	r3, [r4, #0]

	return halRet;
 80007ca:	197b      	adds	r3, r7, r5
 80007cc:	781b      	ldrb	r3, [r3, #0]

}
 80007ce:	0018      	movs	r0, r3
 80007d0:	46bd      	mov	sp, r7
 80007d2:	b009      	add	sp, #36	@ 0x24
 80007d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007d6:	46c0      	nop			@ (mov r8, r8)
 80007d8:	08005dc4 	.word	0x08005dc4
 80007dc:	08005dcc 	.word	0x08005dcc

080007e0 <capTouch_SetDetectionIntegrator>:

HAL_StatusTypeDef capTouch_SetDetectionIntegrator(QT1070 *capTouch, uint8_t *dataBuff) {
 80007e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007e2:	b08b      	sub	sp, #44	@ 0x2c
 80007e4:	af02      	add	r7, sp, #8
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80007ea:	231e      	movs	r3, #30
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]

	uint8_t detIntRegs[7] = {capTouch_DetInteg0Reg, capTouch_DetInteg1Reg, capTouch_DetInteg2Reg,
 80007f2:	2314      	movs	r3, #20
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	4a31      	ldr	r2, [pc, #196]	@ (80008bc <capTouch_SetDetectionIntegrator+0xdc>)
 80007f8:	6811      	ldr	r1, [r2, #0]
 80007fa:	6019      	str	r1, [r3, #0]
 80007fc:	8891      	ldrh	r1, [r2, #4]
 80007fe:	8099      	strh	r1, [r3, #4]
 8000800:	7992      	ldrb	r2, [r2, #6]
 8000802:	719a      	strb	r2, [r3, #6]
						capTouch_DetInteg3Reg, capTouch_DetInteg4Reg, capTouch_DetInteg5Reg, capTouch_DetInteg6Reg};

	// 2-byte buffer to specify register address and new averaging factor
	uint8_t detIntRegNew[2] = {0x00, 0x00};
 8000804:	2310      	movs	r3, #16
 8000806:	18fb      	adds	r3, r7, r3
 8000808:	2200      	movs	r2, #0
 800080a:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 800080c:	231f      	movs	r3, #31
 800080e:	18fb      	adds	r3, r7, r3
 8000810:	2200      	movs	r2, #0
 8000812:	701a      	strb	r2, [r3, #0]
 8000814:	e022      	b.n	800085c <capTouch_SetDetectionIntegrator+0x7c>

		detIntRegNew[0] = detIntRegs[i];
 8000816:	251f      	movs	r5, #31
 8000818:	197b      	adds	r3, r7, r5
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	2214      	movs	r2, #20
 800081e:	18ba      	adds	r2, r7, r2
 8000820:	5cd2      	ldrb	r2, [r2, r3]
 8000822:	2110      	movs	r1, #16
 8000824:	187b      	adds	r3, r7, r1
 8000826:	701a      	strb	r2, [r3, #0]
		detIntRegNew[1] = dataBuff[i];
 8000828:	197b      	adds	r3, r7, r5
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	683a      	ldr	r2, [r7, #0]
 800082e:	18d3      	adds	r3, r2, r3
 8000830:	781a      	ldrb	r2, [r3, #0]
 8000832:	187b      	adds	r3, r7, r1
 8000834:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	6818      	ldr	r0, [r3, #0]
 800083a:	231e      	movs	r3, #30
 800083c:	18fc      	adds	r4, r7, r3
 800083e:	187a      	adds	r2, r7, r1
 8000840:	2301      	movs	r3, #1
 8000842:	425b      	negs	r3, r3
 8000844:	9300      	str	r3, [sp, #0]
 8000846:	2302      	movs	r3, #2
 8000848:	2136      	movs	r1, #54	@ 0x36
 800084a:	f002 f88f 	bl	800296c <HAL_I2C_Master_Transmit>
 800084e:	0003      	movs	r3, r0
 8000850:	7023      	strb	r3, [r4, #0]
	for(i = 0; i <= 6; i++) {
 8000852:	197b      	adds	r3, r7, r5
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	197b      	adds	r3, r7, r5
 8000858:	3201      	adds	r2, #1
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	231f      	movs	r3, #31
 800085e:	18fb      	adds	r3, r7, r3
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b06      	cmp	r3, #6
 8000864:	d9d7      	bls.n	8000816 <capTouch_SetDetectionIntegrator+0x36>
										detIntRegNew, 2, HAL_MAX_DELAY);

	}

	// Debug check that avg register values have been set successfully
	uint8_t detIntRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000866:	2608      	movs	r6, #8
 8000868:	19bb      	adds	r3, r7, r6
 800086a:	4a15      	ldr	r2, [pc, #84]	@ (80008c0 <capTouch_SetDetectionIntegrator+0xe0>)
 800086c:	6811      	ldr	r1, [r2, #0]
 800086e:	6019      	str	r1, [r3, #0]
 8000870:	8891      	ldrh	r1, [r2, #4]
 8000872:	8099      	strh	r1, [r3, #4]
 8000874:	7992      	ldrb	r2, [r2, #6]
 8000876:	719a      	strb	r2, [r3, #6]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	6818      	ldr	r0, [r3, #0]
 800087c:	251e      	movs	r5, #30
 800087e:	197c      	adds	r4, r7, r5
 8000880:	2314      	movs	r3, #20
 8000882:	18fa      	adds	r2, r7, r3
 8000884:	2301      	movs	r3, #1
 8000886:	425b      	negs	r3, r3
 8000888:	9300      	str	r3, [sp, #0]
 800088a:	2301      	movs	r3, #1
 800088c:	2136      	movs	r1, #54	@ 0x36
 800088e:	f002 f86d 	bl	800296c <HAL_I2C_Master_Transmit>
 8000892:	0003      	movs	r3, r0
 8000894:	7023      	strb	r3, [r4, #0]
									&(detIntRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, detIntRet, 7, HAL_MAX_DELAY);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6818      	ldr	r0, [r3, #0]
 800089a:	197c      	adds	r4, r7, r5
 800089c:	19ba      	adds	r2, r7, r6
 800089e:	2301      	movs	r3, #1
 80008a0:	425b      	negs	r3, r3
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	2307      	movs	r3, #7
 80008a6:	2136      	movs	r1, #54	@ 0x36
 80008a8:	f002 f98a 	bl	8002bc0 <HAL_I2C_Master_Receive>
 80008ac:	0003      	movs	r3, r0
 80008ae:	7023      	strb	r3, [r4, #0]

	return halRet;
 80008b0:	197b      	adds	r3, r7, r5
 80008b2:	781b      	ldrb	r3, [r3, #0]

}
 80008b4:	0018      	movs	r0, r3
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b009      	add	sp, #36	@ 0x24
 80008ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008bc:	08005dd4 	.word	0x08005dd4
 80008c0:	08005dc4 	.word	0x08005dc4

080008c4 <initRTCInternalAlarm>:
 */

#include "../Inc/alarm.h"


void initRTCInternalAlarm(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b099      	sub	sp, #100	@ 0x64
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]

	RTC_AlarmTypeDef internalAlarm_init = {0};
 80008d0:	2438      	movs	r4, #56	@ 0x38
 80008d2:	193b      	adds	r3, r7, r4
 80008d4:	0018      	movs	r0, r3
 80008d6:	2328      	movs	r3, #40	@ 0x28
 80008d8:	001a      	movs	r2, r3
 80008da:	2100      	movs	r1, #0
 80008dc:	f005 fa2a 	bl	8005d34 <memset>
	internalAlarm_init.AlarmTime.Hours = currTime->Hours;
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	781a      	ldrb	r2, [r3, #0]
 80008e4:	0021      	movs	r1, r4
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	701a      	strb	r2, [r3, #0]
	internalAlarm_init.AlarmTime.Minutes = currTime->Minutes + 1;
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	785b      	ldrb	r3, [r3, #1]
 80008ee:	3301      	adds	r3, #1
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	705a      	strb	r2, [r3, #1]
	internalAlarm_init.AlarmTime.Seconds = currTime->Seconds;
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	789a      	ldrb	r2, [r3, #2]
 80008fa:	187b      	adds	r3, r7, r1
 80008fc:	709a      	strb	r2, [r3, #2]
	internalAlarm_init.AlarmTime.SubSeconds = currTime->SubSeconds;
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	685a      	ldr	r2, [r3, #4]
 8000902:	187b      	adds	r3, r7, r1
 8000904:	605a      	str	r2, [r3, #4]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	78da      	ldrb	r2, [r3, #3]
 800090a:	187b      	adds	r3, r7, r1
 800090c:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	78da      	ldrb	r2, [r3, #3]
 8000912:	187b      	adds	r3, r7, r1
 8000914:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000916:	0008      	movs	r0, r1
 8000918:	183b      	adds	r3, r7, r0
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
	internalAlarm_init.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800091e:	183b      	adds	r3, r7, r0
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
	internalAlarm_init.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000924:	183b      	adds	r3, r7, r0
 8000926:	4a11      	ldr	r2, [pc, #68]	@ (800096c <initRTCInternalAlarm+0xa8>)
 8000928:	615a      	str	r2, [r3, #20]
								  |RTC_ALARMMASK_SECONDS;
	internalAlarm_init.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800092a:	183b      	adds	r3, r7, r0
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
	internalAlarm_init.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000930:	183b      	adds	r3, r7, r0
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
	internalAlarm_init.AlarmDateWeekDay = 0x1;
 8000936:	183b      	adds	r3, r7, r0
 8000938:	2220      	movs	r2, #32
 800093a:	2101      	movs	r1, #1
 800093c:	5499      	strb	r1, [r3, r2]
	internalAlarm_init.Alarm = internalAlarm;
 800093e:	0001      	movs	r1, r0
 8000940:	187b      	adds	r3, r7, r1
 8000942:	2280      	movs	r2, #128	@ 0x80
 8000944:	0052      	lsls	r2, r2, #1
 8000946:	625a      	str	r2, [r3, #36]	@ 0x24

	HAL_RTC_SetAlarm_IT(hrtc, &internalAlarm_init, RTCTimeFormat);
 8000948:	1879      	adds	r1, r7, r1
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	2200      	movs	r2, #0
 800094e:	0018      	movs	r0, r3
 8000950:	f003 ff24 	bl	800479c <HAL_RTC_SetAlarm_IT>

	RTC_AlarmTypeDef internalAlarm_initTest;
	HAL_RTC_GetAlarm(hrtc, &internalAlarm_initTest, internalAlarm, RTCTimeFormat);
 8000954:	2380      	movs	r3, #128	@ 0x80
 8000956:	005a      	lsls	r2, r3, #1
 8000958:	2310      	movs	r3, #16
 800095a:	18f9      	adds	r1, r7, r3
 800095c:	68f8      	ldr	r0, [r7, #12]
 800095e:	2300      	movs	r3, #0
 8000960:	f004 f85c 	bl	8004a1c <HAL_RTC_GetAlarm>


}
 8000964:	46c0      	nop			@ (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	b019      	add	sp, #100	@ 0x64
 800096a:	bd90      	pop	{r4, r7, pc}
 800096c:	80800080 	.word	0x80800080

08000970 <getRTCTime>:

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 800097c:	68b9      	ldr	r1, [r7, #8]
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	2200      	movs	r2, #0
 8000982:	0018      	movs	r0, r3
 8000984:	f003 fdce 	bl	8004524 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 8000988:	6879      	ldr	r1, [r7, #4]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	2200      	movs	r2, #0
 800098e:	0018      	movs	r0, r3
 8000990:	f003 feb6 	bl	8004700 <HAL_RTC_GetDate>

}
 8000994:	46c0      	nop			@ (mov r8, r8)
 8000996:	46bd      	mov	sp, r7
 8000998:	b004      	add	sp, #16
 800099a:	bd80      	pop	{r7, pc}

0800099c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800099c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800099e:	b08d      	sub	sp, #52	@ 0x34
 80009a0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a2:	f001 fbeb 	bl	800217c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a6:	f000 f923 	bl	8000bf0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009aa:	f000 faf7 	bl	8000f9c <MX_GPIO_Init>
  MX_RTC_Init();
 80009ae:	f000 f9d3 	bl	8000d58 <MX_RTC_Init>
  MX_I2C1_Init();
 80009b2:	f000 f991 	bl	8000cd8 <MX_I2C1_Init>
  MX_TIM14_Init();
 80009b6:	f000 facb 	bl	8000f50 <MX_TIM14_Init>
  MX_TIM2_Init();
 80009ba:	f000 fa69 	bl	8000e90 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Set Smooth Calibration Value

  HAL_RTCEx_SetSmoothCalib(&hrtc, RTC_SMOOTHCALIB_PERIOD_8SEC,
 80009be:	4b78      	ldr	r3, [pc, #480]	@ (8000ba0 <main+0x204>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	2280      	movs	r2, #128	@ 0x80
 80009c4:	01d1      	lsls	r1, r2, #7
 80009c6:	4877      	ldr	r0, [pc, #476]	@ (8000ba4 <main+0x208>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	f004 fa1c 	bl	8004e06 <HAL_RTCEx_SetSmoothCalib>
    							RTC_SMOOTHCALIB_PLUSPULSES_RESET, rtcCalVal);

  uint8_t initRet = 0;
 80009ce:	2317      	movs	r3, #23
 80009d0:	18fb      	adds	r3, r7, r3
 80009d2:	2200      	movs	r2, #0
 80009d4:	701a      	strb	r2, [r3, #0]

  // Init the internal RTC alarm time to track the current time
  initRTCInternalAlarm(&hrtc, &currTime, &currDate);
 80009d6:	4a74      	ldr	r2, [pc, #464]	@ (8000ba8 <main+0x20c>)
 80009d8:	4974      	ldr	r1, [pc, #464]	@ (8000bac <main+0x210>)
 80009da:	4b72      	ldr	r3, [pc, #456]	@ (8000ba4 <main+0x208>)
 80009dc:	0018      	movs	r0, r3
 80009de:	f7ff ff71 	bl	80008c4 <initRTCInternalAlarm>

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 80009e2:	2380      	movs	r3, #128	@ 0x80
 80009e4:	009c      	lsls	r4, r3, #2
 80009e6:	2380      	movs	r3, #128	@ 0x80
 80009e8:	00dd      	lsls	r5, r3, #3
 80009ea:	2680      	movs	r6, #128	@ 0x80
 80009ec:	2240      	movs	r2, #64	@ 0x40
 80009ee:	4694      	mov	ip, r2
 80009f0:	2380      	movs	r3, #128	@ 0x80
 80009f2:	011a      	lsls	r2, r3, #4
 80009f4:	4b6e      	ldr	r3, [pc, #440]	@ (8000bb0 <main+0x214>)
 80009f6:	6819      	ldr	r1, [r3, #0]
 80009f8:	4b6e      	ldr	r3, [pc, #440]	@ (8000bb4 <main+0x218>)
 80009fa:	6818      	ldr	r0, [r3, #0]
 80009fc:	4b6e      	ldr	r3, [pc, #440]	@ (8000bb8 <main+0x21c>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	9304      	str	r3, [sp, #16]
 8000a02:	9003      	str	r0, [sp, #12]
 8000a04:	9102      	str	r1, [sp, #8]
 8000a06:	4b6d      	ldr	r3, [pc, #436]	@ (8000bbc <main+0x220>)
 8000a08:	9301      	str	r3, [sp, #4]
 8000a0a:	9200      	str	r2, [sp, #0]
 8000a0c:	4663      	mov	r3, ip
 8000a0e:	0032      	movs	r2, r6
 8000a10:	0029      	movs	r1, r5
 8000a12:	0020      	movs	r0, r4
 8000a14:	f000 ffce 	bl	80019b4 <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);


	HAL_StatusTypeDef halRet = updateAndDisplayTime();
 8000a18:	2216      	movs	r2, #22
 8000a1a:	18bc      	adds	r4, r7, r2
 8000a1c:	f000 fba0 	bl	8001160 <updateAndDisplayTime>
 8000a20:	0003      	movs	r3, r0
 8000a22:	7023      	strb	r3, [r4, #0]

    /*
     * Initialize capacitive touch sensor
     */

    initRet = capTouch_Init(&capTouch, &hi2c1, timerDelay,
 8000a24:	4b62      	ldr	r3, [pc, #392]	@ (8000bb0 <main+0x214>)
 8000a26:	681d      	ldr	r5, [r3, #0]
 8000a28:	2380      	movs	r3, #128	@ 0x80
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	4a64      	ldr	r2, [pc, #400]	@ (8000bc0 <main+0x224>)
 8000a2e:	7812      	ldrb	r2, [r2, #0]
 8000a30:	2117      	movs	r1, #23
 8000a32:	187c      	adds	r4, r7, r1
 8000a34:	4e63      	ldr	r6, [pc, #396]	@ (8000bc4 <main+0x228>)
 8000a36:	4964      	ldr	r1, [pc, #400]	@ (8000bc8 <main+0x22c>)
 8000a38:	4864      	ldr	r0, [pc, #400]	@ (8000bcc <main+0x230>)
 8000a3a:	9201      	str	r2, [sp, #4]
 8000a3c:	9300      	str	r3, [sp, #0]
 8000a3e:	0033      	movs	r3, r6
 8000a40:	002a      	movs	r2, r5
 8000a42:	f7ff fbeb 	bl	800021c <capTouch_Init>
 8000a46:	0003      	movs	r3, r0
 8000a48:	7023      	strb	r3, [r4, #0]
    						&capTouchResetPort, capTouchResetPin, capTouchChannels);

    if(initRet != 0) {
 8000a4a:	2117      	movs	r1, #23
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <main+0xbc>
    	dispError();
 8000a54:	f000 ff3c 	bl	80018d0 <dispError>
    }

    // Max. out averaging factor
    uint8_t avgFactors_New[7] = {AVGFact, AVGFact, AVGFact, AVGFact, 0, 0, 0};
 8000a58:	4b5d      	ldr	r3, [pc, #372]	@ (8000bd0 <main+0x234>)
 8000a5a:	781a      	ldrb	r2, [r3, #0]
 8000a5c:	210c      	movs	r1, #12
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	701a      	strb	r2, [r3, #0]
 8000a62:	4b5b      	ldr	r3, [pc, #364]	@ (8000bd0 <main+0x234>)
 8000a64:	781a      	ldrb	r2, [r3, #0]
 8000a66:	187b      	adds	r3, r7, r1
 8000a68:	705a      	strb	r2, [r3, #1]
 8000a6a:	4b59      	ldr	r3, [pc, #356]	@ (8000bd0 <main+0x234>)
 8000a6c:	781a      	ldrb	r2, [r3, #0]
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	709a      	strb	r2, [r3, #2]
 8000a72:	4b57      	ldr	r3, [pc, #348]	@ (8000bd0 <main+0x234>)
 8000a74:	781a      	ldrb	r2, [r3, #0]
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	70da      	strb	r2, [r3, #3]
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	711a      	strb	r2, [r3, #4]
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	2200      	movs	r2, #0
 8000a84:	715a      	strb	r2, [r3, #5]
 8000a86:	187b      	adds	r3, r7, r1
 8000a88:	2200      	movs	r2, #0
 8000a8a:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetAveragingFactor(&capTouch, avgFactors_New);
 8000a8c:	2516      	movs	r5, #22
 8000a8e:	197c      	adds	r4, r7, r5
 8000a90:	187a      	adds	r2, r7, r1
 8000a92:	4b4e      	ldr	r3, [pc, #312]	@ (8000bcc <main+0x230>)
 8000a94:	0011      	movs	r1, r2
 8000a96:	0018      	movs	r0, r3
 8000a98:	f7ff fdd8 	bl	800064c <capTouch_SetAveragingFactor>
 8000a9c:	0003      	movs	r3, r0
 8000a9e:	7023      	strb	r3, [r4, #0]

    if(halRet != HAL_OK) {
 8000aa0:	197b      	adds	r3, r7, r5
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <main+0x110>
    	dispError();
 8000aa8:	f000 ff12 	bl	80018d0 <dispError>
    }

    // Set detection integration factors
    uint8_t detIntFactors_New[7] = {DIFact, DIFact, DIFact, DIFact, DIFact, DIFact, DIFact};
 8000aac:	4b49      	ldr	r3, [pc, #292]	@ (8000bd4 <main+0x238>)
 8000aae:	781a      	ldrb	r2, [r3, #0]
 8000ab0:	1d3b      	adds	r3, r7, #4
 8000ab2:	701a      	strb	r2, [r3, #0]
 8000ab4:	4b47      	ldr	r3, [pc, #284]	@ (8000bd4 <main+0x238>)
 8000ab6:	781a      	ldrb	r2, [r3, #0]
 8000ab8:	1d3b      	adds	r3, r7, #4
 8000aba:	705a      	strb	r2, [r3, #1]
 8000abc:	4b45      	ldr	r3, [pc, #276]	@ (8000bd4 <main+0x238>)
 8000abe:	781a      	ldrb	r2, [r3, #0]
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	709a      	strb	r2, [r3, #2]
 8000ac4:	4b43      	ldr	r3, [pc, #268]	@ (8000bd4 <main+0x238>)
 8000ac6:	781a      	ldrb	r2, [r3, #0]
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	70da      	strb	r2, [r3, #3]
 8000acc:	4b41      	ldr	r3, [pc, #260]	@ (8000bd4 <main+0x238>)
 8000ace:	781a      	ldrb	r2, [r3, #0]
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	711a      	strb	r2, [r3, #4]
 8000ad4:	4b3f      	ldr	r3, [pc, #252]	@ (8000bd4 <main+0x238>)
 8000ad6:	781a      	ldrb	r2, [r3, #0]
 8000ad8:	1d3b      	adds	r3, r7, #4
 8000ada:	715a      	strb	r2, [r3, #5]
 8000adc:	4b3d      	ldr	r3, [pc, #244]	@ (8000bd4 <main+0x238>)
 8000ade:	781a      	ldrb	r2, [r3, #0]
 8000ae0:	1d3b      	adds	r3, r7, #4
 8000ae2:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetDetectionIntegrator(&capTouch, detIntFactors_New);
 8000ae4:	2516      	movs	r5, #22
 8000ae6:	197c      	adds	r4, r7, r5
 8000ae8:	1d3a      	adds	r2, r7, #4
 8000aea:	4b38      	ldr	r3, [pc, #224]	@ (8000bcc <main+0x230>)
 8000aec:	0011      	movs	r1, r2
 8000aee:	0018      	movs	r0, r3
 8000af0:	f7ff fe76 	bl	80007e0 <capTouch_SetDetectionIntegrator>
 8000af4:	0003      	movs	r3, r0
 8000af6:	7023      	strb	r3, [r4, #0]
    if(halRet != HAL_OK) {
 8000af8:	197b      	adds	r3, r7, r5
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <main+0x168>
    	dispError();
 8000b00:	f000 fee6 	bl	80018d0 <dispError>
    }

    userAlarmToggle = false;			//Default to off
 8000b04:	4b34      	ldr	r3, [pc, #208]	@ (8000bd8 <main+0x23c>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	701a      	strb	r2, [r3, #0]
     *
     * Else, initialize to whatever is stored in backup registers.
     */
//    j

    if((uint8_t)HAL_RTCEx_BKUPRead(&hrtc, bootstrapBackupReg) == 0) {
 8000b0a:	4b34      	ldr	r3, [pc, #208]	@ (8000bdc <main+0x240>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	4b25      	ldr	r3, [pc, #148]	@ (8000ba4 <main+0x208>)
 8000b10:	0011      	movs	r1, r2
 8000b12:	0018      	movs	r0, r3
 8000b14:	f004 fa47 	bl	8004fa6 <HAL_RTCEx_BKUPRead>
 8000b18:	0003      	movs	r3, r0
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d11c      	bne.n	8000b5a <main+0x1be>

    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, 0x01);
 8000b20:	4b2f      	ldr	r3, [pc, #188]	@ (8000be0 <main+0x244>)
 8000b22:	6819      	ldr	r1, [r3, #0]
 8000b24:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba4 <main+0x208>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f004 fa1f 	bl	8004f6c <HAL_RTCEx_BKUPWrite>
    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, 0x00);
 8000b2e:	4b2d      	ldr	r3, [pc, #180]	@ (8000be4 <main+0x248>)
 8000b30:	6819      	ldr	r1, [r3, #0]
 8000b32:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba4 <main+0x208>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	0018      	movs	r0, r3
 8000b38:	f004 fa18 	bl	8004f6c <HAL_RTCEx_BKUPWrite>
    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, RTC_HOURFORMAT12_AM);
 8000b3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000be8 <main+0x24c>)
 8000b3e:	6819      	ldr	r1, [r3, #0]
 8000b40:	4b18      	ldr	r3, [pc, #96]	@ (8000ba4 <main+0x208>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	0018      	movs	r0, r3
 8000b46:	f004 fa11 	bl	8004f6c <HAL_RTCEx_BKUPWrite>

    	HAL_RTCEx_BKUPWrite(&hrtc, bootstrapBackupReg, 0xFFFFFFFF);
 8000b4a:	4b24      	ldr	r3, [pc, #144]	@ (8000bdc <main+0x240>)
 8000b4c:	6819      	ldr	r1, [r3, #0]
 8000b4e:	2301      	movs	r3, #1
 8000b50:	425a      	negs	r2, r3
 8000b52:	4b14      	ldr	r3, [pc, #80]	@ (8000ba4 <main+0x208>)
 8000b54:	0018      	movs	r0, r3
 8000b56:	f004 fa09 	bl	8004f6c <HAL_RTCEx_BKUPWrite>

    }

	userAlarmTime.Hours = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmHourBackupReg);
 8000b5a:	4b21      	ldr	r3, [pc, #132]	@ (8000be0 <main+0x244>)
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	4b11      	ldr	r3, [pc, #68]	@ (8000ba4 <main+0x208>)
 8000b60:	0011      	movs	r1, r2
 8000b62:	0018      	movs	r0, r3
 8000b64:	f004 fa1f 	bl	8004fa6 <HAL_RTCEx_BKUPRead>
 8000b68:	0003      	movs	r3, r0
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <main+0x250>)
 8000b6e:	701a      	strb	r2, [r3, #0]
	userAlarmTime.Minutes = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmMinuteBackupReg);
 8000b70:	4b1c      	ldr	r3, [pc, #112]	@ (8000be4 <main+0x248>)
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba4 <main+0x208>)
 8000b76:	0011      	movs	r1, r2
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f004 fa14 	bl	8004fa6 <HAL_RTCEx_BKUPRead>
 8000b7e:	0003      	movs	r3, r0
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4b1a      	ldr	r3, [pc, #104]	@ (8000bec <main+0x250>)
 8000b84:	705a      	strb	r2, [r3, #1]
	userAlarmTime.TimeFormat = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmTFBackupReg);
 8000b86:	4b18      	ldr	r3, [pc, #96]	@ (8000be8 <main+0x24c>)
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ba4 <main+0x208>)
 8000b8c:	0011      	movs	r1, r2
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f004 fa09 	bl	8004fa6 <HAL_RTCEx_BKUPRead>
 8000b94:	0003      	movs	r3, r0
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	4b14      	ldr	r3, [pc, #80]	@ (8000bec <main+0x250>)
 8000b9a:	70da      	strb	r2, [r3, #3]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b9c:	46c0      	nop			@ (mov r8, r8)
 8000b9e:	e7fd      	b.n	8000b9c <main+0x200>
 8000ba0:	2000002c 	.word	0x2000002c
 8000ba4:	20000110 	.word	0x20000110
 8000ba8:	200000a0 	.word	0x200000a0
 8000bac:	2000008c 	.word	0x2000008c
 8000bb0:	20000040 	.word	0x20000040
 8000bb4:	20000044 	.word	0x20000044
 8000bb8:	20000030 	.word	0x20000030
 8000bbc:	20000014 	.word	0x20000014
 8000bc0:	20000008 	.word	0x20000008
 8000bc4:	20000004 	.word	0x20000004
 8000bc8:	200000bc 	.word	0x200000bc
 8000bcc:	200001d8 	.word	0x200001d8
 8000bd0:	20000009 	.word	0x20000009
 8000bd4:	2000000a 	.word	0x2000000a
 8000bd8:	20000089 	.word	0x20000089
 8000bdc:	2000003c 	.word	0x2000003c
 8000be0:	200000b8 	.word	0x200000b8
 8000be4:	20000034 	.word	0x20000034
 8000be8:	20000038 	.word	0x20000038
 8000bec:	200000a4 	.word	0x200000a4

08000bf0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b093      	sub	sp, #76	@ 0x4c
 8000bf4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bf6:	2410      	movs	r4, #16
 8000bf8:	193b      	adds	r3, r7, r4
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	2338      	movs	r3, #56	@ 0x38
 8000bfe:	001a      	movs	r2, r3
 8000c00:	2100      	movs	r1, #0
 8000c02:	f005 f897 	bl	8005d34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c06:	003b      	movs	r3, r7
 8000c08:	0018      	movs	r0, r3
 8000c0a:	2310      	movs	r3, #16
 8000c0c:	001a      	movs	r2, r3
 8000c0e:	2100      	movs	r1, #0
 8000c10:	f005 f890 	bl	8005d34 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c14:	2380      	movs	r3, #128	@ 0x80
 8000c16:	009b      	lsls	r3, r3, #2
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f002 fc63 	bl	80034e4 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c1e:	f002 fc43 	bl	80034a8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
 8000c22:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd4 <SystemClock_Config+0xe4>)
 8000c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c26:	2218      	movs	r2, #24
 8000c28:	4393      	bics	r3, r2
 8000c2a:	001a      	movs	r2, r3
 8000c2c:	4b29      	ldr	r3, [pc, #164]	@ (8000cd4 <SystemClock_Config+0xe4>)
 8000c2e:	2108      	movs	r1, #8
 8000c30:	430a      	orrs	r2, r1
 8000c32:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000c34:	193b      	adds	r3, r7, r4
 8000c36:	220e      	movs	r2, #14
 8000c38:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c3a:	193b      	adds	r3, r7, r4
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c40:	193b      	adds	r3, r7, r4
 8000c42:	2280      	movs	r2, #128	@ 0x80
 8000c44:	0052      	lsls	r2, r2, #1
 8000c46:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000c48:	0021      	movs	r1, r4
 8000c4a:	187b      	adds	r3, r7, r1
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	2240      	movs	r2, #64	@ 0x40
 8000c54:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c56:	187b      	adds	r3, r7, r1
 8000c58:	2201      	movs	r2, #1
 8000c5a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	2202      	movs	r2, #2
 8000c60:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	2202      	movs	r2, #2
 8000c66:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000c68:	187b      	adds	r3, r7, r1
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	2208      	movs	r2, #8
 8000c72:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	2280      	movs	r2, #128	@ 0x80
 8000c78:	0292      	lsls	r2, r2, #10
 8000c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c7c:	187b      	adds	r3, r7, r1
 8000c7e:	2280      	movs	r2, #128	@ 0x80
 8000c80:	0492      	lsls	r2, r2, #18
 8000c82:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	2280      	movs	r2, #128	@ 0x80
 8000c88:	0592      	lsls	r2, r2, #22
 8000c8a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f002 fc68 	bl	8003564 <HAL_RCC_OscConfig>
 8000c94:	1e03      	subs	r3, r0, #0
 8000c96:	d001      	beq.n	8000c9c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000c98:	f000 fe86 	bl	80019a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c9c:	003b      	movs	r3, r7
 8000c9e:	2207      	movs	r2, #7
 8000ca0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ca2:	003b      	movs	r3, r7
 8000ca4:	2202      	movs	r2, #2
 8000ca6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ca8:	003b      	movs	r3, r7
 8000caa:	2200      	movs	r2, #0
 8000cac:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cae:	003b      	movs	r3, r7
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cb4:	003b      	movs	r3, r7
 8000cb6:	2102      	movs	r1, #2
 8000cb8:	0018      	movs	r0, r3
 8000cba:	f002 ff6d 	bl	8003b98 <HAL_RCC_ClockConfig>
 8000cbe:	1e03      	subs	r3, r0, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000cc2:	f000 fe71 	bl	80019a8 <Error_Handler>
  }
  HAL_RCCEx_EnableLSCO(RCC_LSCOSOURCE_LSI);
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	f003 fa6a 	bl	80041a0 <HAL_RCCEx_EnableLSCO>
}
 8000ccc:	46c0      	nop			@ (mov r8, r8)
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	b013      	add	sp, #76	@ 0x4c
 8000cd2:	bd90      	pop	{r4, r7, pc}
 8000cd4:	40021000 	.word	0x40021000

08000cd8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000cde:	4a1c      	ldr	r2, [pc, #112]	@ (8000d50 <MX_I2C1_Init+0x78>)
 8000ce0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 8000ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000ce4:	4a1b      	ldr	r2, [pc, #108]	@ (8000d54 <MX_I2C1_Init+0x7c>)
 8000ce6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ce8:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cee:	4b17      	ldr	r3, [pc, #92]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cf4:	4b15      	ldr	r3, [pc, #84]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cfa:	4b14      	ldr	r3, [pc, #80]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d00:	4b12      	ldr	r3, [pc, #72]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d06:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d12:	4b0e      	ldr	r3, [pc, #56]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000d14:	0018      	movs	r0, r3
 8000d16:	f001 fd83 	bl	8002820 <HAL_I2C_Init>
 8000d1a:	1e03      	subs	r3, r0, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d1e:	f000 fe43 	bl	80019a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d22:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000d24:	2100      	movs	r1, #0
 8000d26:	0018      	movs	r0, r3
 8000d28:	f002 fb26 	bl	8003378 <HAL_I2CEx_ConfigAnalogFilter>
 8000d2c:	1e03      	subs	r3, r0, #0
 8000d2e:	d001      	beq.n	8000d34 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d30:	f000 fe3a 	bl	80019a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d34:	4b05      	ldr	r3, [pc, #20]	@ (8000d4c <MX_I2C1_Init+0x74>)
 8000d36:	2100      	movs	r1, #0
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f002 fb69 	bl	8003410 <HAL_I2CEx_ConfigDigitalFilter>
 8000d3e:	1e03      	subs	r3, r0, #0
 8000d40:	d001      	beq.n	8000d46 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d42:	f000 fe31 	bl	80019a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d46:	46c0      	nop			@ (mov r8, r8)
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	200000bc 	.word	0x200000bc
 8000d50:	40005400 	.word	0x40005400
 8000d54:	00602173 	.word	0x00602173

08000d58 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b090      	sub	sp, #64	@ 0x40
 8000d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000d5e:	232c      	movs	r3, #44	@ 0x2c
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	0018      	movs	r0, r3
 8000d64:	2314      	movs	r3, #20
 8000d66:	001a      	movs	r2, r3
 8000d68:	2100      	movs	r1, #0
 8000d6a:	f004 ffe3 	bl	8005d34 <memset>
  RTC_DateTypeDef sDate = {0};
 8000d6e:	2328      	movs	r3, #40	@ 0x28
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000d76:	003b      	movs	r3, r7
 8000d78:	0018      	movs	r0, r3
 8000d7a:	2328      	movs	r3, #40	@ 0x28
 8000d7c:	001a      	movs	r2, r3
 8000d7e:	2100      	movs	r1, #0
 8000d80:	f004 ffd8 	bl	8005d34 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d84:	4b3e      	ldr	r3, [pc, #248]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000d86:	4a3f      	ldr	r2, [pc, #252]	@ (8000e84 <MX_RTC_Init+0x12c>)
 8000d88:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000d8a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000d8c:	2240      	movs	r2, #64	@ 0x40
 8000d8e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000d90:	4b3b      	ldr	r3, [pc, #236]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000d92:	227f      	movs	r2, #127	@ 0x7f
 8000d94:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000d96:	4b3a      	ldr	r3, [pc, #232]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000d98:	22ff      	movs	r2, #255	@ 0xff
 8000d9a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d9c:	4b38      	ldr	r3, [pc, #224]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000da2:	4b37      	ldr	r3, [pc, #220]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000da8:	4b35      	ldr	r3, [pc, #212]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000dae:	4b34      	ldr	r3, [pc, #208]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000db0:	2280      	movs	r2, #128	@ 0x80
 8000db2:	05d2      	lsls	r2, r2, #23
 8000db4:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000db6:	4b32      	ldr	r3, [pc, #200]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000dbc:	4b30      	ldr	r3, [pc, #192]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f003 fa66 	bl	8004290 <HAL_RTC_Init>
 8000dc4:	1e03      	subs	r3, r0, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000dc8:	f000 fdee 	bl	80019a8 <Error_Handler>
//  {
//    Error_Handler();
//  }


  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000dcc:	2128      	movs	r1, #40	@ 0x28
 8000dce:	187b      	adds	r3, r7, r1
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000dd4:	187b      	adds	r3, r7, r1
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000dda:	187b      	adds	r3, r7, r1
 8000ddc:	2201      	movs	r2, #1
 8000dde:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000de0:	187b      	adds	r3, r7, r1
 8000de2:	2200      	movs	r2, #0
 8000de4:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000de6:	1879      	adds	r1, r7, r1
 8000de8:	4b25      	ldr	r3, [pc, #148]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000dea:	2201      	movs	r2, #1
 8000dec:	0018      	movs	r0, r3
 8000dee:	f003 fbf5 	bl	80045dc <HAL_RTC_SetDate>
 8000df2:	1e03      	subs	r3, r0, #0
 8000df4:	d001      	beq.n	8000dfa <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000df6:	f000 fdd7 	bl	80019a8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000dfa:	003b      	movs	r3, r7
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8000e00:	003b      	movs	r3, r7
 8000e02:	2201      	movs	r2, #1
 8000e04:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000e06:	003b      	movs	r3, r7
 8000e08:	2200      	movs	r2, #0
 8000e0a:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e0c:	003b      	movs	r3, r7
 8000e0e:	2200      	movs	r2, #0
 8000e10:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000e12:	003b      	movs	r3, r7
 8000e14:	2200      	movs	r2, #0
 8000e16:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e18:	003b      	movs	r3, r7
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e1e:	003b      	movs	r3, r7
 8000e20:	2200      	movs	r2, #0
 8000e22:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000e24:	003b      	movs	r3, r7
 8000e26:	4a18      	ldr	r2, [pc, #96]	@ (8000e88 <MX_RTC_Init+0x130>)
 8000e28:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e2a:	003b      	movs	r3, r7
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e30:	003b      	movs	r3, r7
 8000e32:	2200      	movs	r2, #0
 8000e34:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000e36:	003b      	movs	r3, r7
 8000e38:	2220      	movs	r2, #32
 8000e3a:	2101      	movs	r1, #1
 8000e3c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000e3e:	003b      	movs	r3, r7
 8000e40:	2280      	movs	r2, #128	@ 0x80
 8000e42:	0052      	lsls	r2, r2, #1
 8000e44:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e46:	0039      	movs	r1, r7
 8000e48:	4b0d      	ldr	r3, [pc, #52]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	f003 fca5 	bl	800479c <HAL_RTC_SetAlarm_IT>
 8000e52:	1e03      	subs	r3, r0, #0
 8000e54:	d001      	beq.n	8000e5a <MX_RTC_Init+0x102>
  {
    Error_Handler();
 8000e56:	f000 fda7 	bl	80019a8 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 8000e5a:	4b09      	ldr	r3, [pc, #36]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f004 f834 	bl	8004ecc <HAL_RTCEx_SetCalibrationOutPut>
 8000e64:	1e03      	subs	r3, r0, #0
 8000e66:	d001      	beq.n	8000e6c <MX_RTC_Init+0x114>
  {
    Error_Handler();
 8000e68:	f000 fd9e 	bl	80019a8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  // Do not initialize time - pull from whatever is in register
    HAL_RTC_GetTime(&hrtc, &currTime, RTCTimeFormat);
 8000e6c:	4907      	ldr	r1, [pc, #28]	@ (8000e8c <MX_RTC_Init+0x134>)
 8000e6e:	4b04      	ldr	r3, [pc, #16]	@ (8000e80 <MX_RTC_Init+0x128>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	0018      	movs	r0, r3
 8000e74:	f003 fb56 	bl	8004524 <HAL_RTC_GetTime>

  /* USER CODE END RTC_Init 2 */

}
 8000e78:	46c0      	nop			@ (mov r8, r8)
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	b010      	add	sp, #64	@ 0x40
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000110 	.word	0x20000110
 8000e84:	40002800 	.word	0x40002800
 8000e88:	80800080 	.word	0x80800080
 8000e8c:	2000008c 	.word	0x2000008c

08000e90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08a      	sub	sp, #40	@ 0x28
 8000e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e96:	231c      	movs	r3, #28
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	230c      	movs	r3, #12
 8000e9e:	001a      	movs	r2, r3
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	f004 ff47 	bl	8005d34 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ea6:	003b      	movs	r3, r7
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	231c      	movs	r3, #28
 8000eac:	001a      	movs	r2, r3
 8000eae:	2100      	movs	r1, #0
 8000eb0:	f004 ff40 	bl	8005d34 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000eb4:	4b24      	ldr	r3, [pc, #144]	@ (8000f48 <MX_TIM2_Init+0xb8>)
 8000eb6:	2280      	movs	r2, #128	@ 0x80
 8000eb8:	05d2      	lsls	r2, r2, #23
 8000eba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8000ebc:	4b22      	ldr	r3, [pc, #136]	@ (8000f48 <MX_TIM2_Init+0xb8>)
 8000ebe:	4a23      	ldr	r2, [pc, #140]	@ (8000f4c <MX_TIM2_Init+0xbc>)
 8000ec0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ec2:	4b21      	ldr	r3, [pc, #132]	@ (8000f48 <MX_TIM2_Init+0xb8>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000ec8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f48 <MX_TIM2_Init+0xb8>)
 8000eca:	2263      	movs	r2, #99	@ 0x63
 8000ecc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ece:	4b1e      	ldr	r3, [pc, #120]	@ (8000f48 <MX_TIM2_Init+0xb8>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ed4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f48 <MX_TIM2_Init+0xb8>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000eda:	4b1b      	ldr	r3, [pc, #108]	@ (8000f48 <MX_TIM2_Init+0xb8>)
 8000edc:	0018      	movs	r0, r3
 8000ede:	f004 f947 	bl	8005170 <HAL_TIM_PWM_Init>
 8000ee2:	1e03      	subs	r3, r0, #0
 8000ee4:	d001      	beq.n	8000eea <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000ee6:	f000 fd5f 	bl	80019a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eea:	211c      	movs	r1, #28
 8000eec:	187b      	adds	r3, r7, r1
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ef2:	187b      	adds	r3, r7, r1
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ef8:	187a      	adds	r2, r7, r1
 8000efa:	4b13      	ldr	r3, [pc, #76]	@ (8000f48 <MX_TIM2_Init+0xb8>)
 8000efc:	0011      	movs	r1, r2
 8000efe:	0018      	movs	r0, r3
 8000f00:	f004 feb0 	bl	8005c64 <HAL_TIMEx_MasterConfigSynchronization>
 8000f04:	1e03      	subs	r3, r0, #0
 8000f06:	d001      	beq.n	8000f0c <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000f08:	f000 fd4e 	bl	80019a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f0c:	003b      	movs	r3, r7
 8000f0e:	2260      	movs	r2, #96	@ 0x60
 8000f10:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000f12:	003b      	movs	r3, r7
 8000f14:	2200      	movs	r2, #0
 8000f16:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f18:	003b      	movs	r3, r7
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f1e:	003b      	movs	r3, r7
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f24:	0039      	movs	r1, r7
 8000f26:	4b08      	ldr	r3, [pc, #32]	@ (8000f48 <MX_TIM2_Init+0xb8>)
 8000f28:	2208      	movs	r2, #8
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f004 fa56 	bl	80053dc <HAL_TIM_PWM_ConfigChannel>
 8000f30:	1e03      	subs	r3, r0, #0
 8000f32:	d001      	beq.n	8000f38 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000f34:	f000 fd38 	bl	80019a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f38:	4b03      	ldr	r3, [pc, #12]	@ (8000f48 <MX_TIM2_Init+0xb8>)
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f001 f868 	bl	8002010 <HAL_TIM_MspPostInit>

}
 8000f40:	46c0      	nop			@ (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	b00a      	add	sp, #40	@ 0x28
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	2000013c 	.word	0x2000013c
 8000f4c:	0000031f 	.word	0x0000031f

08000f50 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000f54:	4b0e      	ldr	r3, [pc, #56]	@ (8000f90 <MX_TIM14_Init+0x40>)
 8000f56:	4a0f      	ldr	r2, [pc, #60]	@ (8000f94 <MX_TIM14_Init+0x44>)
 8000f58:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 8000f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f90 <MX_TIM14_Init+0x40>)
 8000f5c:	22f4      	movs	r2, #244	@ 0xf4
 8000f5e:	0092      	lsls	r2, r2, #2
 8000f60:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f62:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <MX_TIM14_Init+0x40>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <MX_TIM14_Init+0x40>)
 8000f6a:	4a0b      	ldr	r2, [pc, #44]	@ (8000f98 <MX_TIM14_Init+0x48>)
 8000f6c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f6e:	4b08      	ldr	r3, [pc, #32]	@ (8000f90 <MX_TIM14_Init+0x40>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f74:	4b06      	ldr	r3, [pc, #24]	@ (8000f90 <MX_TIM14_Init+0x40>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000f7a:	4b05      	ldr	r3, [pc, #20]	@ (8000f90 <MX_TIM14_Init+0x40>)
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	f004 f82d 	bl	8004fdc <HAL_TIM_Base_Init>
 8000f82:	1e03      	subs	r3, r0, #0
 8000f84:	d001      	beq.n	8000f8a <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000f86:	f000 fd0f 	bl	80019a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000f8a:	46c0      	nop			@ (mov r8, r8)
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000188 	.word	0x20000188
 8000f94:	40002000 	.word	0x40002000
 8000f98:	0000ffff 	.word	0x0000ffff

08000f9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f9c:	b590      	push	{r4, r7, lr}
 8000f9e:	b08b      	sub	sp, #44	@ 0x2c
 8000fa0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa2:	2414      	movs	r4, #20
 8000fa4:	193b      	adds	r3, r7, r4
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	2314      	movs	r3, #20
 8000faa:	001a      	movs	r2, r3
 8000fac:	2100      	movs	r1, #0
 8000fae:	f004 fec1 	bl	8005d34 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb2:	4b66      	ldr	r3, [pc, #408]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8000fb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fb6:	4b65      	ldr	r3, [pc, #404]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8000fb8:	2104      	movs	r1, #4
 8000fba:	430a      	orrs	r2, r1
 8000fbc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fbe:	4b63      	ldr	r3, [pc, #396]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8000fc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fc2:	2204      	movs	r2, #4
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
 8000fc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fca:	4b60      	ldr	r3, [pc, #384]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8000fcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fce:	4b5f      	ldr	r3, [pc, #380]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	430a      	orrs	r2, r1
 8000fd4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fd6:	4b5d      	ldr	r3, [pc, #372]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8000fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fda:	2201      	movs	r2, #1
 8000fdc:	4013      	ands	r3, r2
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fe2:	4b5a      	ldr	r3, [pc, #360]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8000fe4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fe6:	4b59      	ldr	r3, [pc, #356]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8000fe8:	2108      	movs	r1, #8
 8000fea:	430a      	orrs	r2, r1
 8000fec:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fee:	4b57      	ldr	r3, [pc, #348]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8000ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ff2:	2208      	movs	r2, #8
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffa:	4b54      	ldr	r3, [pc, #336]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8000ffc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ffe:	4b53      	ldr	r3, [pc, #332]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8001000:	2102      	movs	r1, #2
 8001002:	430a      	orrs	r2, r1
 8001004:	635a      	str	r2, [r3, #52]	@ 0x34
 8001006:	4b51      	ldr	r3, [pc, #324]	@ (800114c <MX_GPIO_Init+0x1b0>)
 8001008:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800100a:	2202      	movs	r2, #2
 800100c:	4013      	ands	r3, r2
 800100e:	607b      	str	r3, [r7, #4]
 8001010:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8001012:	494f      	ldr	r1, [pc, #316]	@ (8001150 <MX_GPIO_Init+0x1b4>)
 8001014:	23a0      	movs	r3, #160	@ 0xa0
 8001016:	05db      	lsls	r3, r3, #23
 8001018:	2200      	movs	r2, #0
 800101a:	0018      	movs	r0, r3
 800101c:	f001 fb93 	bl	8002746 <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 8001020:	4b4c      	ldr	r3, [pc, #304]	@ (8001154 <MX_GPIO_Init+0x1b8>)
 8001022:	2200      	movs	r2, #0
 8001024:	2180      	movs	r1, #128	@ 0x80
 8001026:	0018      	movs	r0, r3
 8001028:	f001 fb8d 	bl	8002746 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_RST_GPIO_Port, CTOUCH_RST_Pin, GPIO_PIN_RESET);
 800102c:	2380      	movs	r3, #128	@ 0x80
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	4849      	ldr	r0, [pc, #292]	@ (8001158 <MX_GPIO_Init+0x1bc>)
 8001032:	2200      	movs	r2, #0
 8001034:	0019      	movs	r1, r3
 8001036:	f001 fb86 	bl	8002746 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin BUZZER_OUT_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin
                           SHIFT_MCLR_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 800103a:	193b      	adds	r3, r7, r4
 800103c:	4a44      	ldr	r2, [pc, #272]	@ (8001150 <MX_GPIO_Init+0x1b4>)
 800103e:	601a      	str	r2, [r3, #0]
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001040:	193b      	adds	r3, r7, r4
 8001042:	2201      	movs	r2, #1
 8001044:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	193b      	adds	r3, r7, r4
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104c:	193b      	adds	r3, r7, r4
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001052:	193a      	adds	r2, r7, r4
 8001054:	23a0      	movs	r3, #160	@ 0xa0
 8001056:	05db      	lsls	r3, r3, #23
 8001058:	0011      	movs	r1, r2
 800105a:	0018      	movs	r0, r3
 800105c:	f001 f9f2 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001060:	193b      	adds	r3, r7, r4
 8001062:	2204      	movs	r2, #4
 8001064:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001066:	193b      	adds	r3, r7, r4
 8001068:	2203      	movs	r2, #3
 800106a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	193b      	adds	r3, r7, r4
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001072:	193a      	adds	r2, r7, r4
 8001074:	23a0      	movs	r3, #160	@ 0xa0
 8001076:	05db      	lsls	r3, r3, #23
 8001078:	0011      	movs	r1, r2
 800107a:	0018      	movs	r0, r3
 800107c:	f001 f9e2 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8001080:	193b      	adds	r3, r7, r4
 8001082:	2280      	movs	r2, #128	@ 0x80
 8001084:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001086:	193b      	adds	r3, r7, r4
 8001088:	2201      	movs	r2, #1
 800108a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	193b      	adds	r3, r7, r4
 800108e:	2200      	movs	r2, #0
 8001090:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	193b      	adds	r3, r7, r4
 8001094:	2200      	movs	r2, #0
 8001096:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 8001098:	193b      	adds	r3, r7, r4
 800109a:	4a2e      	ldr	r2, [pc, #184]	@ (8001154 <MX_GPIO_Init+0x1b8>)
 800109c:	0019      	movs	r1, r3
 800109e:	0010      	movs	r0, r2
 80010a0:	f001 f9d0 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 80010a4:	193b      	adds	r3, r7, r4
 80010a6:	2280      	movs	r2, #128	@ 0x80
 80010a8:	0212      	lsls	r2, r2, #8
 80010aa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010ac:	193b      	adds	r3, r7, r4
 80010ae:	2284      	movs	r2, #132	@ 0x84
 80010b0:	0392      	lsls	r2, r2, #14
 80010b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b4:	193b      	adds	r3, r7, r4
 80010b6:	2201      	movs	r2, #1
 80010b8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80010ba:	193a      	adds	r2, r7, r4
 80010bc:	23a0      	movs	r3, #160	@ 0xa0
 80010be:	05db      	lsls	r3, r3, #23
 80010c0:	0011      	movs	r1, r2
 80010c2:	0018      	movs	r0, r3
 80010c4:	f001 f9be 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 80010c8:	0021      	movs	r1, r4
 80010ca:	187b      	adds	r3, r7, r1
 80010cc:	220f      	movs	r2, #15
 80010ce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010d0:	187b      	adds	r3, r7, r1
 80010d2:	2284      	movs	r2, #132	@ 0x84
 80010d4:	0392      	lsls	r2, r2, #14
 80010d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010d8:	187b      	adds	r3, r7, r1
 80010da:	2201      	movs	r2, #1
 80010dc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010de:	000c      	movs	r4, r1
 80010e0:	187b      	adds	r3, r7, r1
 80010e2:	4a1e      	ldr	r2, [pc, #120]	@ (800115c <MX_GPIO_Init+0x1c0>)
 80010e4:	0019      	movs	r1, r3
 80010e6:	0010      	movs	r0, r2
 80010e8:	f001 f9ac 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_RST_Pin */
  GPIO_InitStruct.Pin = CTOUCH_RST_Pin;
 80010ec:	0021      	movs	r1, r4
 80010ee:	187b      	adds	r3, r7, r1
 80010f0:	2280      	movs	r2, #128	@ 0x80
 80010f2:	0052      	lsls	r2, r2, #1
 80010f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f6:	187b      	adds	r3, r7, r1
 80010f8:	2201      	movs	r2, #1
 80010fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	187b      	adds	r3, r7, r1
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001102:	187b      	adds	r3, r7, r1
 8001104:	2200      	movs	r2, #0
 8001106:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_RST_GPIO_Port, &GPIO_InitStruct);
 8001108:	187b      	adds	r3, r7, r1
 800110a:	4a13      	ldr	r2, [pc, #76]	@ (8001158 <MX_GPIO_Init+0x1bc>)
 800110c:	0019      	movs	r1, r3
 800110e:	0010      	movs	r0, r2
 8001110:	f001 f998 	bl	8002444 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001114:	2200      	movs	r2, #0
 8001116:	2100      	movs	r1, #0
 8001118:	2005      	movs	r0, #5
 800111a:	f001 f961 	bl	80023e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800111e:	2005      	movs	r0, #5
 8001120:	f001 f973 	bl	800240a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2100      	movs	r1, #0
 8001128:	2006      	movs	r0, #6
 800112a:	f001 f959 	bl	80023e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800112e:	2006      	movs	r0, #6
 8001130:	f001 f96b 	bl	800240a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8001134:	2200      	movs	r2, #0
 8001136:	2101      	movs	r1, #1
 8001138:	2007      	movs	r0, #7
 800113a:	f001 f951 	bl	80023e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800113e:	2007      	movs	r0, #7
 8001140:	f001 f963 	bl	800240a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001144:	46c0      	nop			@ (mov r8, r8)
 8001146:	46bd      	mov	sp, r7
 8001148:	b00b      	add	sp, #44	@ 0x2c
 800114a:	bd90      	pop	{r4, r7, pc}
 800114c:	40021000 	.word	0x40021000
 8001150:	00001f01 	.word	0x00001f01
 8001154:	50000800 	.word	0x50000800
 8001158:	50000400 	.word	0x50000400
 800115c:	50000c00 	.word	0x50000c00

08001160 <updateAndDisplayTime>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef updateAndDisplayTime(void) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8001166:	1dfb      	adds	r3, r7, #7
 8001168:	2200      	movs	r2, #0
 800116a:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 800116c:	4a07      	ldr	r2, [pc, #28]	@ (800118c <updateAndDisplayTime+0x2c>)
 800116e:	4908      	ldr	r1, [pc, #32]	@ (8001190 <updateAndDisplayTime+0x30>)
 8001170:	4b08      	ldr	r3, [pc, #32]	@ (8001194 <updateAndDisplayTime+0x34>)
 8001172:	0018      	movs	r0, r3
 8001174:	f7ff fbfc 	bl	8000970 <getRTCTime>
	sevSeg_updateDigits(&currTime);
 8001178:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <updateAndDisplayTime+0x30>)
 800117a:	0018      	movs	r0, r3
 800117c:	f000 fd3a 	bl	8001bf4 <sevSeg_updateDigits>

	return halRet;
 8001180:	1dfb      	adds	r3, r7, #7
 8001182:	781b      	ldrb	r3, [r3, #0]

}
 8001184:	0018      	movs	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	b002      	add	sp, #8
 800118a:	bd80      	pop	{r7, pc}
 800118c:	200000a0 	.word	0x200000a0
 8001190:	2000008c 	.word	0x2000008c
 8001194:	20000110 	.word	0x20000110

08001198 <updateAndDisplayAlarm>:

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 800119e:	1dfb      	adds	r3, r7, #7
 80011a0:	2200      	movs	r2, #0
 80011a2:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 80011a4:	4b04      	ldr	r3, [pc, #16]	@ (80011b8 <updateAndDisplayAlarm+0x20>)
 80011a6:	0018      	movs	r0, r3
 80011a8:	f000 fd24 	bl	8001bf4 <sevSeg_updateDigits>

	return halRet;
 80011ac:	1dfb      	adds	r3, r7, #7
 80011ae:	781b      	ldrb	r3, [r3, #0]

}
 80011b0:	0018      	movs	r0, r3
 80011b2:	46bd      	mov	sp, r7
 80011b4:	b002      	add	sp, #8
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200000a4 	.word	0x200000a4

080011bc <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80011bc:	b590      	push	{r4, r7, lr}
 80011be:	b08d      	sub	sp, #52	@ 0x34
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]

	  //printf("Enter current time minute increment interrupt\n\r");

	  RTC_AlarmTypeDef sAlarm = {0};
 80011c4:	2408      	movs	r4, #8
 80011c6:	193b      	adds	r3, r7, r4
 80011c8:	0018      	movs	r0, r3
 80011ca:	2328      	movs	r3, #40	@ 0x28
 80011cc:	001a      	movs	r2, r3
 80011ce:	2100      	movs	r1, #0
 80011d0:	f004 fdb0 	bl	8005d34 <memset>
	  HAL_RTC_GetAlarm(hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 80011d4:	2380      	movs	r3, #128	@ 0x80
 80011d6:	005a      	lsls	r2, r3, #1
 80011d8:	1939      	adds	r1, r7, r4
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	2300      	movs	r3, #0
 80011de:	f003 fc1d 	bl	8004a1c <HAL_RTC_GetAlarm>


	  if(sAlarm.AlarmTime.Minutes>58) {
 80011e2:	193b      	adds	r3, r7, r4
 80011e4:	785b      	ldrb	r3, [r3, #1]
 80011e6:	2b3a      	cmp	r3, #58	@ 0x3a
 80011e8:	d903      	bls.n	80011f2 <HAL_RTC_AlarmAEventCallback+0x36>
		sAlarm.AlarmTime.Minutes=0;
 80011ea:	193b      	adds	r3, r7, r4
 80011ec:	2200      	movs	r2, #0
 80011ee:	705a      	strb	r2, [r3, #1]
 80011f0:	e00e      	b.n	8001210 <HAL_RTC_AlarmAEventCallback+0x54>
		//printf("Reset alarm time\n\r");
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 80011f2:	2108      	movs	r1, #8
 80011f4:	187b      	adds	r3, r7, r1
 80011f6:	785b      	ldrb	r3, [r3, #1]
 80011f8:	3301      	adds	r3, #1
 80011fa:	b2da      	uxtb	r2, r3
 80011fc:	187b      	adds	r3, r7, r1
 80011fe:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001200:	e006      	b.n	8001210 <HAL_RTC_AlarmAEventCallback+0x54>
			HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 8001202:	4b17      	ldr	r3, [pc, #92]	@ (8001260 <HAL_RTC_AlarmAEventCallback+0xa4>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2201      	movs	r2, #1
 8001208:	0011      	movs	r1, r2
 800120a:	0018      	movs	r0, r3
 800120c:	f001 fab8 	bl	8002780 <HAL_GPIO_TogglePin>
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001210:	2308      	movs	r3, #8
 8001212:	18f9      	adds	r1, r7, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2200      	movs	r2, #0
 8001218:	0018      	movs	r0, r3
 800121a:	f003 fabf 	bl	800479c <HAL_RTC_SetAlarm_IT>
 800121e:	1e03      	subs	r3, r0, #0
 8001220:	d1ef      	bne.n	8001202 <HAL_RTC_AlarmAEventCallback+0x46>
		}

	  updateAndDisplayTime();
 8001222:	f7ff ff9d 	bl	8001160 <updateAndDisplayTime>

	  //printf("Current time: %u : %u : %u\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 8001226:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <HAL_RTC_AlarmAEventCallback+0xa8>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d013      	beq.n	8001256 <HAL_RTC_AlarmAEventCallback+0x9a>
 800122e:	4b0e      	ldr	r3, [pc, #56]	@ (8001268 <HAL_RTC_AlarmAEventCallback+0xac>)
 8001230:	781a      	ldrb	r2, [r3, #0]
 8001232:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <HAL_RTC_AlarmAEventCallback+0xb0>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	429a      	cmp	r2, r3
 8001238:	d10d      	bne.n	8001256 <HAL_RTC_AlarmAEventCallback+0x9a>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 800123a:	4b0b      	ldr	r3, [pc, #44]	@ (8001268 <HAL_RTC_AlarmAEventCallback+0xac>)
 800123c:	785a      	ldrb	r2, [r3, #1]
 800123e:	4b0b      	ldr	r3, [pc, #44]	@ (800126c <HAL_RTC_AlarmAEventCallback+0xb0>)
 8001240:	785b      	ldrb	r3, [r3, #1]
 8001242:	429a      	cmp	r2, r3
 8001244:	d107      	bne.n	8001256 <HAL_RTC_AlarmAEventCallback+0x9a>
 8001246:	4b08      	ldr	r3, [pc, #32]	@ (8001268 <HAL_RTC_AlarmAEventCallback+0xac>)
 8001248:	78da      	ldrb	r2, [r3, #3]
 800124a:	4b08      	ldr	r3, [pc, #32]	@ (800126c <HAL_RTC_AlarmAEventCallback+0xb0>)
 800124c:	78db      	ldrb	r3, [r3, #3]
 800124e:	429a      	cmp	r2, r3
 8001250:	d101      	bne.n	8001256 <HAL_RTC_AlarmAEventCallback+0x9a>
		  userAlarmBeep();
 8001252:	f000 f80d 	bl	8001270 <userAlarmBeep>
	  }


}
 8001256:	46c0      	nop			@ (mov r8, r8)
 8001258:	46bd      	mov	sp, r7
 800125a:	b00d      	add	sp, #52	@ 0x34
 800125c:	bd90      	pop	{r4, r7, pc}
 800125e:	46c0      	nop			@ (mov r8, r8)
 8001260:	20000028 	.word	0x20000028
 8001264:	20000089 	.word	0x20000089
 8001268:	200000a4 	.word	0x200000a4
 800126c:	2000008c 	.word	0x2000008c

08001270 <userAlarmBeep>:

void userAlarmBeep() {
 8001270:	b590      	push	{r4, r7, lr}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 8001276:	4b34      	ldr	r3, [pc, #208]	@ (8001348 <userAlarmBeep+0xd8>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	0018      	movs	r0, r3
 800127c:	f003 ff52 	bl	8005124 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001280:	4b31      	ldr	r3, [pc, #196]	@ (8001348 <userAlarmBeep+0xd8>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	0018      	movs	r0, r3
 8001286:	f003 ff01 	bl	800508c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800128a:	4b2f      	ldr	r3, [pc, #188]	@ (8001348 <userAlarmBeep+0xd8>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001292:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8001294:	1cfb      	adds	r3, r7, #3
 8001296:	2200      	movs	r2, #0
 8001298:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 800129a:	f7ff ff61 	bl	8001160 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 800129e:	4b2a      	ldr	r3, [pc, #168]	@ (8001348 <userAlarmBeep+0xd8>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	4a28      	ldr	r2, [pc, #160]	@ (800134c <userAlarmBeep+0xdc>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d922      	bls.n	80012f6 <userAlarmBeep+0x86>

			sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 80012b0:	1cfb      	adds	r3, r7, #3
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	4a26      	ldr	r2, [pc, #152]	@ (8001350 <userAlarmBeep+0xe0>)
 80012b6:	5cd3      	ldrb	r3, [r2, r3]
 80012b8:	0018      	movs	r0, r3
 80012ba:	f000 fd4d 	bl	8001d58 <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(buzzerPort, buzzerPin);					// Toggle Buzzer
 80012be:	4b25      	ldr	r3, [pc, #148]	@ (8001354 <userAlarmBeep+0xe4>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2280      	movs	r2, #128	@ 0x80
 80012c4:	0052      	lsls	r2, r2, #1
 80012c6:	0011      	movs	r1, r2
 80012c8:	0018      	movs	r0, r3
 80012ca:	f001 fa59 	bl	8002780 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 80012ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001348 <userAlarmBeep+0xd8>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d6:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 80012d8:	1cfb      	adds	r3, r7, #3
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	1e5a      	subs	r2, r3, #1
 80012de:	4193      	sbcs	r3, r2
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2201      	movs	r2, #1
 80012e4:	4053      	eors	r3, r2
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	001a      	movs	r2, r3
 80012ea:	1cfb      	adds	r3, r7, #3
 80012ec:	701a      	strb	r2, [r3, #0]
 80012ee:	781a      	ldrb	r2, [r3, #0]
 80012f0:	2101      	movs	r1, #1
 80012f2:	400a      	ands	r2, r1
 80012f4:	701a      	strb	r2, [r3, #0]

		}


		HAL_StatusTypeDef halRet = capTouch_readChannels(&capTouch);
 80012f6:	1cbc      	adds	r4, r7, #2
 80012f8:	4b17      	ldr	r3, [pc, #92]	@ (8001358 <userAlarmBeep+0xe8>)
 80012fa:	0018      	movs	r0, r3
 80012fc:	f7ff f8de 	bl	80004bc <capTouch_readChannels>
 8001300:	0003      	movs	r3, r0
 8001302:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK)
 8001304:	1cbb      	adds	r3, r7, #2
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <userAlarmBeep+0xa0>
			dispError();
 800130c:	f000 fae0 	bl	80018d0 <dispError>

	} while(capTouch.keyStat == 0x00);
 8001310:	4b11      	ldr	r3, [pc, #68]	@ (8001358 <userAlarmBeep+0xe8>)
 8001312:	7c1b      	ldrb	r3, [r3, #16]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d0c0      	beq.n	800129a <userAlarmBeep+0x2a>

	HAL_TIM_Base_Stop(timerDelay);
 8001318:	4b0b      	ldr	r3, [pc, #44]	@ (8001348 <userAlarmBeep+0xd8>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	0018      	movs	r0, r3
 800131e:	f003 ff01 	bl	8005124 <HAL_TIM_Base_Stop>
	HAL_GPIO_WritePin(buzzerPort, buzzerPin, GPIO_PIN_RESET);
 8001322:	4b0c      	ldr	r3, [pc, #48]	@ (8001354 <userAlarmBeep+0xe4>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2280      	movs	r2, #128	@ 0x80
 8001328:	0051      	lsls	r1, r2, #1
 800132a:	2200      	movs	r2, #0
 800132c:	0018      	movs	r0, r3
 800132e:	f001 fa0a 	bl	8002746 <HAL_GPIO_WritePin>
	updateAndDisplayTime();				// Update to current time and display
 8001332:	f7ff ff15 	bl	8001160 <updateAndDisplayTime>
	sevSeg_setIntensity(sevSeg_intensityDuty[1]);	// Toggle 0% to 50% duty cycle
 8001336:	235a      	movs	r3, #90	@ 0x5a
 8001338:	0018      	movs	r0, r3
 800133a:	f000 fd0d 	bl	8001d58 <sevSeg_setIntensity>



}
 800133e:	46c0      	nop			@ (mov r8, r8)
 8001340:	46bd      	mov	sp, r7
 8001342:	b003      	add	sp, #12
 8001344:	bd90      	pop	{r4, r7, pc}
 8001346:	46c0      	nop			@ (mov r8, r8)
 8001348:	20000040 	.word	0x20000040
 800134c:	00007ffe 	.word	0x00007ffe
 8001350:	08005ddc 	.word	0x08005ddc
 8001354:	20000010 	.word	0x20000010
 8001358:	200001d8 	.word	0x200001d8

0800135c <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	0002      	movs	r2, r0
 8001364:	1dbb      	adds	r3, r7, #6
 8001366:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 8001368:	2208      	movs	r2, #8
 800136a:	1dbb      	adds	r3, r7, #6
 800136c:	881b      	ldrh	r3, [r3, #0]
 800136e:	4293      	cmp	r3, r2
 8001370:	d106      	bne.n	8001380 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 8001372:	230f      	movs	r3, #15
 8001374:	18fc      	adds	r4, r7, r3
 8001376:	f000 f839 	bl	80013ec <displayButtonISR>
 800137a:	0003      	movs	r3, r0
 800137c:	7023      	strb	r3, [r4, #0]
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 800137e:	e031      	b.n	80013e4 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8001380:	2204      	movs	r2, #4
 8001382:	1dbb      	adds	r3, r7, #6
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	4293      	cmp	r3, r2
 8001388:	d106      	bne.n	8001398 <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 800138a:	230f      	movs	r3, #15
 800138c:	18fc      	adds	r4, r7, r3
 800138e:	f000 f855 	bl	800143c <alarmEnableISR>
 8001392:	0003      	movs	r3, r0
 8001394:	7023      	strb	r3, [r4, #0]
}
 8001396:	e025      	b.n	80013e4 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8001398:	2380      	movs	r3, #128	@ 0x80
 800139a:	021b      	lsls	r3, r3, #8
 800139c:	1dba      	adds	r2, r7, #6
 800139e:	8812      	ldrh	r2, [r2, #0]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d106      	bne.n	80013b2 <HAL_GPIO_EXTI_Falling_Callback+0x56>
		halRet = alarmSetISR();
 80013a4:	230f      	movs	r3, #15
 80013a6:	18fc      	adds	r4, r7, r3
 80013a8:	f000 f87c 	bl	80014a4 <alarmSetISR>
 80013ac:	0003      	movs	r3, r0
 80013ae:	7023      	strb	r3, [r4, #0]
}
 80013b0:	e018      	b.n	80013e4 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == hourSetButtonPin) {
 80013b2:	2201      	movs	r2, #1
 80013b4:	1dbb      	adds	r3, r7, #6
 80013b6:	881b      	ldrh	r3, [r3, #0]
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d106      	bne.n	80013ca <HAL_GPIO_EXTI_Falling_Callback+0x6e>
		halRet = hourSetISR();
 80013bc:	230f      	movs	r3, #15
 80013be:	18fc      	adds	r4, r7, r3
 80013c0:	f000 f940 	bl	8001644 <hourSetISR>
 80013c4:	0003      	movs	r3, r0
 80013c6:	7023      	strb	r3, [r4, #0]
}
 80013c8:	e00c      	b.n	80013e4 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == minuteSetButtonPin) {
 80013ca:	2202      	movs	r2, #2
 80013cc:	1dbb      	adds	r3, r7, #6
 80013ce:	881b      	ldrh	r3, [r3, #0]
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d106      	bne.n	80013e2 <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 80013d4:	230f      	movs	r3, #15
 80013d6:	18fc      	adds	r4, r7, r3
 80013d8:	f000 f960 	bl	800169c <minuteSetISR>
 80013dc:	0003      	movs	r3, r0
 80013de:	7023      	strb	r3, [r4, #0]
}
 80013e0:	e000      	b.n	80013e4 <HAL_GPIO_EXTI_Falling_Callback+0x88>
		__NOP();
 80013e2:	46c0      	nop			@ (mov r8, r8)
}
 80013e4:	46c0      	nop			@ (mov r8, r8)
 80013e6:	46bd      	mov	sp, r7
 80013e8:	b005      	add	sp, #20
 80013ea:	bd90      	pop	{r4, r7, pc}

080013ec <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0

	//printf("Entered display toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 80013f2:	1dfb      	adds	r3, r7, #7
 80013f4:	2200      	movs	r2, #0
 80013f6:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 80013f8:	f7ff feb2 	bl	8001160 <updateAndDisplayTime>

	sevSeg_setIntensity(sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 80013fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001434 <displayButtonISR+0x48>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	001a      	movs	r2, r3
 8001402:	4b0d      	ldr	r3, [pc, #52]	@ (8001438 <displayButtonISR+0x4c>)
 8001404:	5c9b      	ldrb	r3, [r3, r2]
 8001406:	0018      	movs	r0, r3
 8001408:	f000 fca6 	bl	8001d58 <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <displayButtonISR+0x48>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b01      	cmp	r3, #1
 8001412:	d903      	bls.n	800141c <displayButtonISR+0x30>
		displayToggle = 0;
 8001414:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <displayButtonISR+0x48>)
 8001416:	2200      	movs	r2, #0
 8001418:	701a      	strb	r2, [r3, #0]
 800141a:	e005      	b.n	8001428 <displayButtonISR+0x3c>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 800141c:	4b05      	ldr	r3, [pc, #20]	@ (8001434 <displayButtonISR+0x48>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	3301      	adds	r3, #1
 8001422:	b2da      	uxtb	r2, r3
 8001424:	4b03      	ldr	r3, [pc, #12]	@ (8001434 <displayButtonISR+0x48>)
 8001426:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 8001428:	1dfb      	adds	r3, r7, #7
 800142a:	781b      	ldrb	r3, [r3, #0]

}
 800142c:	0018      	movs	r0, r3
 800142e:	46bd      	mov	sp, r7
 8001430:	b002      	add	sp, #8
 8001432:	bd80      	pop	{r7, pc}
 8001434:	20000088 	.word	0x20000088
 8001438:	08005ddc 	.word	0x08005ddc

0800143c <alarmEnableISR>:

HAL_StatusTypeDef alarmEnableISR(void) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0

	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 8001442:	1dfb      	adds	r3, r7, #7
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 8001448:	4b14      	ldr	r3, [pc, #80]	@ (800149c <alarmEnableISR+0x60>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2201      	movs	r2, #1
 800144e:	4053      	eors	r3, r2
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b00      	cmp	r3, #0
 8001454:	d00b      	beq.n	800146e <alarmEnableISR+0x32>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 8001456:	4b12      	ldr	r3, [pc, #72]	@ (80014a0 <alarmEnableISR+0x64>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2280      	movs	r2, #128	@ 0x80
 800145c:	0151      	lsls	r1, r2, #5
 800145e:	2201      	movs	r2, #1
 8001460:	0018      	movs	r0, r3
 8001462:	f001 f970 	bl	8002746 <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 8001466:	4b0d      	ldr	r3, [pc, #52]	@ (800149c <alarmEnableISR+0x60>)
 8001468:	2201      	movs	r2, #1
 800146a:	701a      	strb	r2, [r3, #0]
 800146c:	e010      	b.n	8001490 <alarmEnableISR+0x54>

		//printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
								//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 800146e:	4b0b      	ldr	r3, [pc, #44]	@ (800149c <alarmEnableISR+0x60>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00b      	beq.n	800148e <alarmEnableISR+0x52>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 8001476:	4b0a      	ldr	r3, [pc, #40]	@ (80014a0 <alarmEnableISR+0x64>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2280      	movs	r2, #128	@ 0x80
 800147c:	0151      	lsls	r1, r2, #5
 800147e:	2200      	movs	r2, #0
 8001480:	0018      	movs	r0, r3
 8001482:	f001 f960 	bl	8002746 <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 8001486:	4b05      	ldr	r3, [pc, #20]	@ (800149c <alarmEnableISR+0x60>)
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]
 800148c:	e000      	b.n	8001490 <alarmEnableISR+0x54>

		//printf("User alarm disabled.\n\r");
	}
	else {
		__NOP();							//Code should never reach here.
 800148e:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 8001490:	1dfb      	adds	r3, r7, #7
 8001492:	781b      	ldrb	r3, [r3, #0]

}
 8001494:	0018      	movs	r0, r3
 8001496:	46bd      	mov	sp, r7
 8001498:	b002      	add	sp, #8
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20000089 	.word	0x20000089
 80014a0:	2000000c 	.word	0x2000000c

080014a4 <alarmSetISR>:

HAL_StatusTypeDef alarmSetISR(void) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
	//printf("Enter user alarm set ISR.\n\r");

	//printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
			//userAlarmTime.Minutes, userAlarmTime.Seconds);

	HAL_StatusTypeDef halRet = HAL_OK;
 80014aa:	1cbb      	adds	r3, r7, #2
 80014ac:	2200      	movs	r2, #0
 80014ae:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for switch debounce
	 */

	// First wait for button to deactivate again
	while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_SET);
 80014b0:	46c0      	nop			@ (mov r8, r8)
 80014b2:	4b60      	ldr	r3, [pc, #384]	@ (8001634 <alarmSetISR+0x190>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2280      	movs	r2, #128	@ 0x80
 80014b8:	0212      	lsls	r2, r2, #8
 80014ba:	0011      	movs	r1, r2
 80014bc:	0018      	movs	r0, r3
 80014be:	f001 f925 	bl	800270c <HAL_GPIO_ReadPin>
 80014c2:	0003      	movs	r3, r0
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d1f4      	bne.n	80014b2 <alarmSetISR+0xe>

	// Go through debounce
	HAL_TIM_Base_Stop(timerDelay);
 80014c8:	4b5b      	ldr	r3, [pc, #364]	@ (8001638 <alarmSetISR+0x194>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	0018      	movs	r0, r3
 80014ce:	f003 fe29 	bl	8005124 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 80014d2:	4b59      	ldr	r3, [pc, #356]	@ (8001638 <alarmSetISR+0x194>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	0018      	movs	r0, r3
 80014d8:	f003 fdd8 	bl	800508c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80014dc:	4b56      	ldr	r3, [pc, #344]	@ (8001638 <alarmSetISR+0x194>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e4:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 8));
 80014e6:	4b54      	ldr	r3, [pc, #336]	@ (8001638 <alarmSetISR+0x194>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	1ad2      	subs	r2, r2, r3
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	019b      	lsls	r3, r3, #6
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d9f5      	bls.n	80014e6 <alarmSetISR+0x42>


	/*
	 *  Poll for 1 second to see if the alarm set button is pressed again
	 */
	HAL_TIM_Base_Stop(timerDelay);
 80014fa:	4b4f      	ldr	r3, [pc, #316]	@ (8001638 <alarmSetISR+0x194>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	0018      	movs	r0, r3
 8001500:	f003 fe10 	bl	8005124 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001504:	4b4c      	ldr	r3, [pc, #304]	@ (8001638 <alarmSetISR+0x194>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	0018      	movs	r0, r3
 800150a:	f003 fdbf 	bl	800508c <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800150e:	4b4a      	ldr	r3, [pc, #296]	@ (8001638 <alarmSetISR+0x194>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001516:	607b      	str	r3, [r7, #4]

	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8001518:	e00d      	b.n	8001536 <alarmSetISR+0x92>

		if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 800151a:	4b46      	ldr	r3, [pc, #280]	@ (8001634 <alarmSetISR+0x190>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	2280      	movs	r2, #128	@ 0x80
 8001520:	0212      	lsls	r2, r2, #8
 8001522:	0011      	movs	r1, r2
 8001524:	0018      	movs	r0, r3
 8001526:	f001 f8f1 	bl	800270c <HAL_GPIO_ReadPin>
 800152a:	1e03      	subs	r3, r0, #0
 800152c:	d103      	bne.n	8001536 <alarmSetISR+0x92>
			alarmSetMode = true;
 800152e:	4b43      	ldr	r3, [pc, #268]	@ (800163c <alarmSetISR+0x198>)
 8001530:	2201      	movs	r2, #1
 8001532:	701a      	strb	r2, [r3, #0]
//			HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
			break;
 8001534:	e009      	b.n	800154a <alarmSetISR+0xa6>
	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8001536:	4b40      	ldr	r3, [pc, #256]	@ (8001638 <alarmSetISR+0x194>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	1ad2      	subs	r2, r2, r3
 8001542:	2380      	movs	r3, #128	@ 0x80
 8001544:	025b      	lsls	r3, r3, #9
 8001546:	429a      	cmp	r2, r3
 8001548:	d9e7      	bls.n	800151a <alarmSetISR+0x76>
		}

	}

	// Go through debounce once again
	HAL_TIM_Base_Stop(timerDelay);
 800154a:	4b3b      	ldr	r3, [pc, #236]	@ (8001638 <alarmSetISR+0x194>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	0018      	movs	r0, r3
 8001550:	f003 fde8 	bl	8005124 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001554:	4b38      	ldr	r3, [pc, #224]	@ (8001638 <alarmSetISR+0x194>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	0018      	movs	r0, r3
 800155a:	f003 fd97 	bl	800508c <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800155e:	4b36      	ldr	r3, [pc, #216]	@ (8001638 <alarmSetISR+0x194>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001566:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 4));
 8001568:	4b33      	ldr	r3, [pc, #204]	@ (8001638 <alarmSetISR+0x194>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	1ad2      	subs	r2, r2, r3
 8001574:	2380      	movs	r3, #128	@ 0x80
 8001576:	01db      	lsls	r3, r3, #7
 8001578:	429a      	cmp	r2, r3
 800157a:	d9f5      	bls.n	8001568 <alarmSetISR+0xc4>
	/*
	 * Then, if we are in alarm set mode, go through the
	 * alarm set process until the button is pressed again
	 */

	HAL_TIM_Base_Stop(timerDelay);
 800157c:	4b2e      	ldr	r3, [pc, #184]	@ (8001638 <alarmSetISR+0x194>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	0018      	movs	r0, r3
 8001582:	f003 fdcf 	bl	8005124 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001586:	4b2c      	ldr	r3, [pc, #176]	@ (8001638 <alarmSetISR+0x194>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	0018      	movs	r0, r3
 800158c:	f003 fd7e 	bl	800508c <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001590:	4b29      	ldr	r3, [pc, #164]	@ (8001638 <alarmSetISR+0x194>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001598:	607b      	str	r3, [r7, #4]

	if(alarmSetMode) {
 800159a:	4b28      	ldr	r3, [pc, #160]	@ (800163c <alarmSetISR+0x198>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d03e      	beq.n	8001620 <alarmSetISR+0x17c>

		bool displayBlink = false;
 80015a2:	1cfb      	adds	r3, r7, #3
 80015a4:	2200      	movs	r2, #0
 80015a6:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			updateAndDisplayAlarm();
 80015a8:	f7ff fdf6 	bl	8001198 <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 80015ac:	4b22      	ldr	r3, [pc, #136]	@ (8001638 <alarmSetISR+0x194>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	1ad2      	subs	r2, r2, r3
 80015b8:	2380      	movs	r3, #128	@ 0x80
 80015ba:	021b      	lsls	r3, r3, #8
 80015bc:	429a      	cmp	r2, r3
 80015be:	d31a      	bcc.n	80015f6 <alarmSetISR+0x152>

//				HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

				sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 80015c0:	1cfb      	adds	r3, r7, #3
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	4a1e      	ldr	r2, [pc, #120]	@ (8001640 <alarmSetISR+0x19c>)
 80015c6:	5cd3      	ldrb	r3, [r2, r3]
 80015c8:	0018      	movs	r0, r3
 80015ca:	f000 fbc5 	bl	8001d58 <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 80015ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001638 <alarmSetISR+0x194>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d6:	607b      	str	r3, [r7, #4]
				displayBlink = !displayBlink;
 80015d8:	1cfb      	adds	r3, r7, #3
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	1e5a      	subs	r2, r3, #1
 80015de:	4193      	sbcs	r3, r2
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2201      	movs	r2, #1
 80015e4:	4053      	eors	r3, r2
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	001a      	movs	r2, r3
 80015ea:	1cfb      	adds	r3, r7, #3
 80015ec:	701a      	strb	r2, [r3, #0]
 80015ee:	781a      	ldrb	r2, [r3, #0]
 80015f0:	2101      	movs	r1, #1
 80015f2:	400a      	ands	r2, r1
 80015f4:	701a      	strb	r2, [r3, #0]

			}

		}while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET);
 80015f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001634 <alarmSetISR+0x190>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2280      	movs	r2, #128	@ 0x80
 80015fc:	0212      	lsls	r2, r2, #8
 80015fe:	0011      	movs	r1, r2
 8001600:	0018      	movs	r0, r3
 8001602:	f001 f883 	bl	800270c <HAL_GPIO_ReadPin>
 8001606:	1e03      	subs	r3, r0, #0
 8001608:	d1ce      	bne.n	80015a8 <alarmSetISR+0x104>

//		HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_RESET);

		sevSeg_setIntensity(sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 800160a:	235a      	movs	r3, #90	@ 0x5a
 800160c:	0018      	movs	r0, r3
 800160e:	f000 fba3 	bl	8001d58 <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 8001612:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <alarmSetISR+0x194>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	0018      	movs	r0, r3
 8001618:	f003 fd84 	bl	8005124 <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 800161c:	f7ff fda0 	bl	8001160 <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <alarmSetISR+0x198>)
 8001622:	2200      	movs	r2, #0
 8001624:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 8001626:	1cbb      	adds	r3, r7, #2
 8001628:	781b      	ldrb	r3, [r3, #0]

}
 800162a:	0018      	movs	r0, r3
 800162c:	46bd      	mov	sp, r7
 800162e:	b002      	add	sp, #8
 8001630:	bd80      	pop	{r7, pc}
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	20000000 	.word	0x20000000
 8001638:	20000040 	.word	0x20000040
 800163c:	200001d4 	.word	0x200001d4
 8001640:	08005ddc 	.word	0x08005ddc

08001644 <hourSetISR>:

HAL_StatusTypeDef hourSetISR(void) {
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0

//	printf("Entered hour set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);


	HAL_StatusTypeDef halRet = HAL_OK;
 800164a:	1dfb      	adds	r3, r7, #7
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 8001650:	4b0e      	ldr	r3, [pc, #56]	@ (800168c <hourSetISR+0x48>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d002      	beq.n	800165e <hourSetISR+0x1a>

		alarmHourInc();
 8001658:	f000 f87c 	bl	8001754 <alarmHourInc>
 800165c:	e00f      	b.n	800167e <hourSetISR+0x3a>

	}
	else {									// Otherwise, change current time hour.

		currHourInc();
 800165e:	f000 f8a9 	bl	80017b4 <currHourInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 8001662:	490b      	ldr	r1, [pc, #44]	@ (8001690 <hourSetISR+0x4c>)
 8001664:	4b0b      	ldr	r3, [pc, #44]	@ (8001694 <hourSetISR+0x50>)
 8001666:	2200      	movs	r2, #0
 8001668:	0018      	movs	r0, r3
 800166a:	f002 feb3 	bl	80043d4 <HAL_RTC_SetTime>


		updateAndDisplayTime();
 800166e:	f7ff fd77 	bl	8001160 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8001672:	4a09      	ldr	r2, [pc, #36]	@ (8001698 <hourSetISR+0x54>)
 8001674:	4906      	ldr	r1, [pc, #24]	@ (8001690 <hourSetISR+0x4c>)
 8001676:	4b07      	ldr	r3, [pc, #28]	@ (8001694 <hourSetISR+0x50>)
 8001678:	0018      	movs	r0, r3
 800167a:	f7ff f979 	bl	8000970 <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 800167e:	1dfb      	adds	r3, r7, #7
 8001680:	781b      	ldrb	r3, [r3, #0]

}
 8001682:	0018      	movs	r0, r3
 8001684:	46bd      	mov	sp, r7
 8001686:	b002      	add	sp, #8
 8001688:	bd80      	pop	{r7, pc}
 800168a:	46c0      	nop			@ (mov r8, r8)
 800168c:	200001d4 	.word	0x200001d4
 8001690:	2000008c 	.word	0x2000008c
 8001694:	20000110 	.word	0x20000110
 8001698:	200000a0 	.word	0x200000a0

0800169c <minuteSetISR>:

HAL_StatusTypeDef minuteSetISR(void) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b08c      	sub	sp, #48	@ 0x30
 80016a0:	af00      	add	r7, sp, #0


	HAL_StatusTypeDef halRet = HAL_OK;
 80016a2:	232f      	movs	r3, #47	@ 0x2f
 80016a4:	18fb      	adds	r3, r7, r3
 80016a6:	2200      	movs	r2, #0
 80016a8:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80016aa:	4b25      	ldr	r3, [pc, #148]	@ (8001740 <minuteSetISR+0xa4>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d002      	beq.n	80016b8 <minuteSetISR+0x1c>

		alarmMinuteInc();
 80016b2:	f000 f8bf 	bl	8001834 <alarmMinuteInc>
 80016b6:	e03b      	b.n	8001730 <minuteSetISR+0x94>

	}
	else {									// Otherwise, change current time hour.

		currMinuteInc();
 80016b8:	f000 f8dc 	bl	8001874 <currMinuteInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80016bc:	4921      	ldr	r1, [pc, #132]	@ (8001744 <minuteSetISR+0xa8>)
 80016be:	4b22      	ldr	r3, [pc, #136]	@ (8001748 <minuteSetISR+0xac>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	0018      	movs	r0, r3
 80016c4:	f002 fe86 	bl	80043d4 <HAL_RTC_SetTime>

		/*
		 * Change internal RTC alarm to keep it triggering
		 */

		RTC_AlarmTypeDef sAlarm = {0};
 80016c8:	1d3b      	adds	r3, r7, #4
 80016ca:	0018      	movs	r0, r3
 80016cc:	2328      	movs	r3, #40	@ 0x28
 80016ce:	001a      	movs	r2, r3
 80016d0:	2100      	movs	r1, #0
 80016d2:	f004 fb2f 	bl	8005d34 <memset>
		HAL_RTC_GetAlarm(&hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 80016d6:	2380      	movs	r3, #128	@ 0x80
 80016d8:	005a      	lsls	r2, r3, #1
 80016da:	1d39      	adds	r1, r7, #4
 80016dc:	481a      	ldr	r0, [pc, #104]	@ (8001748 <minuteSetISR+0xac>)
 80016de:	2300      	movs	r3, #0
 80016e0:	f003 f99c 	bl	8004a1c <HAL_RTC_GetAlarm>

		if(sAlarm.AlarmTime.Minutes>58) {
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	785b      	ldrb	r3, [r3, #1]
 80016e8:	2b3a      	cmp	r3, #58	@ 0x3a
 80016ea:	d903      	bls.n	80016f4 <minuteSetISR+0x58>
			sAlarm.AlarmTime.Minutes=0;
 80016ec:	1d3b      	adds	r3, r7, #4
 80016ee:	2200      	movs	r2, #0
 80016f0:	705a      	strb	r2, [r3, #1]
 80016f2:	e00d      	b.n	8001710 <minuteSetISR+0x74>
			//printf("Reset alarm time\n\r");
		} else {
			sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	785b      	ldrb	r3, [r3, #1]
 80016f8:	3301      	adds	r3, #1
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	1d3b      	adds	r3, r7, #4
 80016fe:	705a      	strb	r2, [r3, #1]
		}
		while(HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001700:	e006      	b.n	8001710 <minuteSetISR+0x74>
			HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 8001702:	4b12      	ldr	r3, [pc, #72]	@ (800174c <minuteSetISR+0xb0>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2201      	movs	r2, #1
 8001708:	0011      	movs	r1, r2
 800170a:	0018      	movs	r0, r3
 800170c:	f001 f838 	bl	8002780 <HAL_GPIO_TogglePin>
		while(HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001710:	1d39      	adds	r1, r7, #4
 8001712:	4b0d      	ldr	r3, [pc, #52]	@ (8001748 <minuteSetISR+0xac>)
 8001714:	2200      	movs	r2, #0
 8001716:	0018      	movs	r0, r3
 8001718:	f003 f840 	bl	800479c <HAL_RTC_SetAlarm_IT>
 800171c:	1e03      	subs	r3, r0, #0
 800171e:	d1f0      	bne.n	8001702 <minuteSetISR+0x66>
		}


		updateAndDisplayTime();
 8001720:	f7ff fd1e 	bl	8001160 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8001724:	4a0a      	ldr	r2, [pc, #40]	@ (8001750 <minuteSetISR+0xb4>)
 8001726:	4907      	ldr	r1, [pc, #28]	@ (8001744 <minuteSetISR+0xa8>)
 8001728:	4b07      	ldr	r3, [pc, #28]	@ (8001748 <minuteSetISR+0xac>)
 800172a:	0018      	movs	r0, r3
 800172c:	f7ff f920 	bl	8000970 <getRTCTime>
		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}


	return halRet;
 8001730:	232f      	movs	r3, #47	@ 0x2f
 8001732:	18fb      	adds	r3, r7, r3
 8001734:	781b      	ldrb	r3, [r3, #0]
}
 8001736:	0018      	movs	r0, r3
 8001738:	46bd      	mov	sp, r7
 800173a:	b00c      	add	sp, #48	@ 0x30
 800173c:	bd80      	pop	{r7, pc}
 800173e:	46c0      	nop			@ (mov r8, r8)
 8001740:	200001d4 	.word	0x200001d4
 8001744:	2000008c 	.word	0x2000008c
 8001748:	20000110 	.word	0x20000110
 800174c:	20000028 	.word	0x20000028
 8001750:	200000a0 	.word	0x200000a0

08001754 <alarmHourInc>:

void alarmHourInc(void) {
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0

	if(userAlarmTime.Hours >= 12) {
 8001758:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <alarmHourInc+0x5c>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b0b      	cmp	r3, #11
 800175e:	d903      	bls.n	8001768 <alarmHourInc+0x14>
		userAlarmTime.Hours = 1;
 8001760:	4b13      	ldr	r3, [pc, #76]	@ (80017b0 <alarmHourInc+0x5c>)
 8001762:	2201      	movs	r2, #1
 8001764:	701a      	strb	r2, [r3, #0]
 8001766:	e01e      	b.n	80017a6 <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours == 11) {
 8001768:	4b11      	ldr	r3, [pc, #68]	@ (80017b0 <alarmHourInc+0x5c>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2b0b      	cmp	r3, #11
 800176e:	d10e      	bne.n	800178e <alarmHourInc+0x3a>
		if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001770:	4b0f      	ldr	r3, [pc, #60]	@ (80017b0 <alarmHourInc+0x5c>)
 8001772:	78db      	ldrb	r3, [r3, #3]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d103      	bne.n	8001780 <alarmHourInc+0x2c>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001778:	4b0d      	ldr	r3, [pc, #52]	@ (80017b0 <alarmHourInc+0x5c>)
 800177a:	2201      	movs	r2, #1
 800177c:	70da      	strb	r2, [r3, #3]
 800177e:	e002      	b.n	8001786 <alarmHourInc+0x32>
		}
		else {
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001780:	4b0b      	ldr	r3, [pc, #44]	@ (80017b0 <alarmHourInc+0x5c>)
 8001782:	2200      	movs	r2, #0
 8001784:	70da      	strb	r2, [r3, #3]
		}
		userAlarmTime.Hours = 12;
 8001786:	4b0a      	ldr	r3, [pc, #40]	@ (80017b0 <alarmHourInc+0x5c>)
 8001788:	220c      	movs	r2, #12
 800178a:	701a      	strb	r2, [r3, #0]
 800178c:	e00b      	b.n	80017a6 <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours < 11) {
 800178e:	4b08      	ldr	r3, [pc, #32]	@ (80017b0 <alarmHourInc+0x5c>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b0a      	cmp	r3, #10
 8001794:	d806      	bhi.n	80017a4 <alarmHourInc+0x50>
		userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8001796:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <alarmHourInc+0x5c>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	3301      	adds	r3, #1
 800179c:	b2da      	uxtb	r2, r3
 800179e:	4b04      	ldr	r3, [pc, #16]	@ (80017b0 <alarmHourInc+0x5c>)
 80017a0:	701a      	strb	r2, [r3, #0]
 80017a2:	e000      	b.n	80017a6 <alarmHourInc+0x52>
	}
	else {
		__NOP();
 80017a4:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 80017a6:	f000 f8d5 	bl	8001954 <updateRTCBackupReg>

}
 80017aa:	46c0      	nop			@ (mov r8, r8)
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	200000a4 	.word	0x200000a4

080017b4 <currHourInc>:

void currHourInc(void) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 80017b8:	4a1a      	ldr	r2, [pc, #104]	@ (8001824 <currHourInc+0x70>)
 80017ba:	491b      	ldr	r1, [pc, #108]	@ (8001828 <currHourInc+0x74>)
 80017bc:	4b1b      	ldr	r3, [pc, #108]	@ (800182c <currHourInc+0x78>)
 80017be:	0018      	movs	r0, r3
 80017c0:	f7ff f8d6 	bl	8000970 <getRTCTime>

	if(currTime.Hours >= 12) {
 80017c4:	4b18      	ldr	r3, [pc, #96]	@ (8001828 <currHourInc+0x74>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b0b      	cmp	r3, #11
 80017ca:	d903      	bls.n	80017d4 <currHourInc+0x20>
		currTime.Hours = 1;
 80017cc:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <currHourInc+0x74>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	701a      	strb	r2, [r3, #0]
 80017d2:	e01e      	b.n	8001812 <currHourInc+0x5e>
	}
	else if(currTime.Hours == 11) {
 80017d4:	4b14      	ldr	r3, [pc, #80]	@ (8001828 <currHourInc+0x74>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b0b      	cmp	r3, #11
 80017da:	d10e      	bne.n	80017fa <currHourInc+0x46>
		if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 80017dc:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <currHourInc+0x74>)
 80017de:	78db      	ldrb	r3, [r3, #3]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d103      	bne.n	80017ec <currHourInc+0x38>
			currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80017e4:	4b10      	ldr	r3, [pc, #64]	@ (8001828 <currHourInc+0x74>)
 80017e6:	2201      	movs	r2, #1
 80017e8:	70da      	strb	r2, [r3, #3]
 80017ea:	e002      	b.n	80017f2 <currHourInc+0x3e>
		}
		else {
			currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80017ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001828 <currHourInc+0x74>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	70da      	strb	r2, [r3, #3]
		}
		currTime.Hours = 12;
 80017f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001828 <currHourInc+0x74>)
 80017f4:	220c      	movs	r2, #12
 80017f6:	701a      	strb	r2, [r3, #0]
 80017f8:	e00b      	b.n	8001812 <currHourInc+0x5e>
	}
	else if(userAlarmTime.Hours < 11) {
 80017fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001830 <currHourInc+0x7c>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b0a      	cmp	r3, #10
 8001800:	d806      	bhi.n	8001810 <currHourInc+0x5c>
		currTime.Hours = currTime.Hours + 1;
 8001802:	4b09      	ldr	r3, [pc, #36]	@ (8001828 <currHourInc+0x74>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	3301      	adds	r3, #1
 8001808:	b2da      	uxtb	r2, r3
 800180a:	4b07      	ldr	r3, [pc, #28]	@ (8001828 <currHourInc+0x74>)
 800180c:	701a      	strb	r2, [r3, #0]
 800180e:	e000      	b.n	8001812 <currHourInc+0x5e>
	}
	else {
		__NOP();
 8001810:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 8001812:	4b05      	ldr	r3, [pc, #20]	@ (8001828 <currHourInc+0x74>)
 8001814:	2200      	movs	r2, #0
 8001816:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 8001818:	4b03      	ldr	r3, [pc, #12]	@ (8001828 <currHourInc+0x74>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]

}
 800181e:	46c0      	nop			@ (mov r8, r8)
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	200000a0 	.word	0x200000a0
 8001828:	2000008c 	.word	0x2000008c
 800182c:	20000110 	.word	0x20000110
 8001830:	200000a4 	.word	0x200000a4

08001834 <alarmMinuteInc>:

void alarmMinuteInc(void) {
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0

	if(userAlarmTime.Minutes >= 59) {
 8001838:	4b0d      	ldr	r3, [pc, #52]	@ (8001870 <alarmMinuteInc+0x3c>)
 800183a:	785b      	ldrb	r3, [r3, #1]
 800183c:	2b3a      	cmp	r3, #58	@ 0x3a
 800183e:	d905      	bls.n	800184c <alarmMinuteInc+0x18>
		alarmHourInc();
 8001840:	f7ff ff88 	bl	8001754 <alarmHourInc>
		userAlarmTime.Minutes = 0;
 8001844:	4b0a      	ldr	r3, [pc, #40]	@ (8001870 <alarmMinuteInc+0x3c>)
 8001846:	2200      	movs	r2, #0
 8001848:	705a      	strb	r2, [r3, #1]
 800184a:	e00b      	b.n	8001864 <alarmMinuteInc+0x30>
	}
	else if(userAlarmTime.Minutes < 59) {
 800184c:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <alarmMinuteInc+0x3c>)
 800184e:	785b      	ldrb	r3, [r3, #1]
 8001850:	2b3a      	cmp	r3, #58	@ 0x3a
 8001852:	d806      	bhi.n	8001862 <alarmMinuteInc+0x2e>
		userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 8001854:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <alarmMinuteInc+0x3c>)
 8001856:	785b      	ldrb	r3, [r3, #1]
 8001858:	3301      	adds	r3, #1
 800185a:	b2da      	uxtb	r2, r3
 800185c:	4b04      	ldr	r3, [pc, #16]	@ (8001870 <alarmMinuteInc+0x3c>)
 800185e:	705a      	strb	r2, [r3, #1]
 8001860:	e000      	b.n	8001864 <alarmMinuteInc+0x30>
	}
	else {
		__NOP();
 8001862:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 8001864:	f000 f876 	bl	8001954 <updateRTCBackupReg>

}
 8001868:	46c0      	nop			@ (mov r8, r8)
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	200000a4 	.word	0x200000a4

08001874 <currMinuteInc>:

void currMinuteInc(void) {
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001878:	4a12      	ldr	r2, [pc, #72]	@ (80018c4 <currMinuteInc+0x50>)
 800187a:	4913      	ldr	r1, [pc, #76]	@ (80018c8 <currMinuteInc+0x54>)
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <currMinuteInc+0x58>)
 800187e:	0018      	movs	r0, r3
 8001880:	f7ff f876 	bl	8000970 <getRTCTime>

	// If current time is going to rollover,
	// increment the hour and reset the minute.
	if(currTime.Minutes >= 59) {
 8001884:	4b10      	ldr	r3, [pc, #64]	@ (80018c8 <currMinuteInc+0x54>)
 8001886:	785b      	ldrb	r3, [r3, #1]
 8001888:	2b3a      	cmp	r3, #58	@ 0x3a
 800188a:	d905      	bls.n	8001898 <currMinuteInc+0x24>
		currHourInc();
 800188c:	f7ff ff92 	bl	80017b4 <currHourInc>
		currTime.Minutes = 0;
 8001890:	4b0d      	ldr	r3, [pc, #52]	@ (80018c8 <currMinuteInc+0x54>)
 8001892:	2200      	movs	r2, #0
 8001894:	705a      	strb	r2, [r3, #1]
 8001896:	e00b      	b.n	80018b0 <currMinuteInc+0x3c>
	}
	else if(currTime.Minutes < 59) {
 8001898:	4b0b      	ldr	r3, [pc, #44]	@ (80018c8 <currMinuteInc+0x54>)
 800189a:	785b      	ldrb	r3, [r3, #1]
 800189c:	2b3a      	cmp	r3, #58	@ 0x3a
 800189e:	d806      	bhi.n	80018ae <currMinuteInc+0x3a>
		currTime.Minutes = currTime.Minutes + 1;
 80018a0:	4b09      	ldr	r3, [pc, #36]	@ (80018c8 <currMinuteInc+0x54>)
 80018a2:	785b      	ldrb	r3, [r3, #1]
 80018a4:	3301      	adds	r3, #1
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	4b07      	ldr	r3, [pc, #28]	@ (80018c8 <currMinuteInc+0x54>)
 80018aa:	705a      	strb	r2, [r3, #1]
 80018ac:	e000      	b.n	80018b0 <currMinuteInc+0x3c>
	}
	else {
		__NOP();
 80018ae:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 80018b0:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <currMinuteInc+0x54>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 80018b6:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <currMinuteInc+0x54>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]

}
 80018bc:	46c0      	nop			@ (mov r8, r8)
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	46c0      	nop			@ (mov r8, r8)
 80018c4:	200000a0 	.word	0x200000a0
 80018c8:	2000008c 	.word	0x2000008c
 80018cc:	20000110 	.word	0x20000110

080018d0 <dispError>:

void dispError(void) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 80018d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001948 <dispError+0x78>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	0018      	movs	r0, r3
 80018dc:	f003 fc22 	bl	8005124 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 80018e0:	4b19      	ldr	r3, [pc, #100]	@ (8001948 <dispError+0x78>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	0018      	movs	r0, r3
 80018e6:	f003 fbd1 	bl	800508c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80018ea:	4b17      	ldr	r3, [pc, #92]	@ (8001948 <dispError+0x78>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018f2:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 80018f4:	1cfb      	adds	r3, r7, #3
 80018f6:	2200      	movs	r2, #0
 80018f8:	701a      	strb	r2, [r3, #0]


	do {

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 80018fa:	4b13      	ldr	r3, [pc, #76]	@ (8001948 <dispError+0x78>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	4a11      	ldr	r2, [pc, #68]	@ (800194c <dispError+0x7c>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d9f6      	bls.n	80018fa <dispError+0x2a>

			HAL_GPIO_TogglePin(alarmLEDPort, alarmLEDPin);
 800190c:	4b10      	ldr	r3, [pc, #64]	@ (8001950 <dispError+0x80>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2280      	movs	r2, #128	@ 0x80
 8001912:	0152      	lsls	r2, r2, #5
 8001914:	0011      	movs	r1, r2
 8001916:	0018      	movs	r0, r3
 8001918:	f000 ff32 	bl	8002780 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 800191c:	4b0a      	ldr	r3, [pc, #40]	@ (8001948 <dispError+0x78>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001924:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8001926:	1cfb      	adds	r3, r7, #3
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	1e5a      	subs	r2, r3, #1
 800192c:	4193      	sbcs	r3, r2
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2201      	movs	r2, #1
 8001932:	4053      	eors	r3, r2
 8001934:	b2db      	uxtb	r3, r3
 8001936:	001a      	movs	r2, r3
 8001938:	1cfb      	adds	r3, r7, #3
 800193a:	701a      	strb	r2, [r3, #0]
 800193c:	781a      	ldrb	r2, [r3, #0]
 800193e:	2101      	movs	r1, #1
 8001940:	400a      	ands	r2, r1
 8001942:	701a      	strb	r2, [r3, #0]
		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8001944:	e7d9      	b.n	80018fa <dispError+0x2a>
 8001946:	46c0      	nop			@ (mov r8, r8)
 8001948:	20000040 	.word	0x20000040
 800194c:	00003ffe 	.word	0x00003ffe
 8001950:	2000000c 	.word	0x2000000c

08001954 <updateRTCBackupReg>:

	} while(1);

}

void updateRTCBackupReg(void) {
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0

	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, userAlarmTime.Hours);
 8001958:	4b0e      	ldr	r3, [pc, #56]	@ (8001994 <updateRTCBackupReg+0x40>)
 800195a:	6819      	ldr	r1, [r3, #0]
 800195c:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <updateRTCBackupReg+0x44>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	001a      	movs	r2, r3
 8001962:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <updateRTCBackupReg+0x48>)
 8001964:	0018      	movs	r0, r3
 8001966:	f003 fb01 	bl	8004f6c <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, userAlarmTime.Minutes);
 800196a:	4b0d      	ldr	r3, [pc, #52]	@ (80019a0 <updateRTCBackupReg+0x4c>)
 800196c:	6819      	ldr	r1, [r3, #0]
 800196e:	4b0a      	ldr	r3, [pc, #40]	@ (8001998 <updateRTCBackupReg+0x44>)
 8001970:	785b      	ldrb	r3, [r3, #1]
 8001972:	001a      	movs	r2, r3
 8001974:	4b09      	ldr	r3, [pc, #36]	@ (800199c <updateRTCBackupReg+0x48>)
 8001976:	0018      	movs	r0, r3
 8001978:	f003 faf8 	bl	8004f6c <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, userAlarmTime.TimeFormat);
 800197c:	4b09      	ldr	r3, [pc, #36]	@ (80019a4 <updateRTCBackupReg+0x50>)
 800197e:	6819      	ldr	r1, [r3, #0]
 8001980:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <updateRTCBackupReg+0x44>)
 8001982:	78db      	ldrb	r3, [r3, #3]
 8001984:	001a      	movs	r2, r3
 8001986:	4b05      	ldr	r3, [pc, #20]	@ (800199c <updateRTCBackupReg+0x48>)
 8001988:	0018      	movs	r0, r3
 800198a:	f003 faef 	bl	8004f6c <HAL_RTCEx_BKUPWrite>

}
 800198e:	46c0      	nop			@ (mov r8, r8)
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	200000b8 	.word	0x200000b8
 8001998:	200000a4 	.word	0x200000a4
 800199c:	20000110 	.word	0x20000110
 80019a0:	20000034 	.word	0x20000034
 80019a4:	20000038 	.word	0x20000038

080019a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019ac:	b672      	cpsid	i
}
 80019ae:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019b0:	46c0      	nop			@ (mov r8, r8)
 80019b2:	e7fd      	b.n	80019b0 <Error_Handler+0x8>

080019b4 <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM_pass,
					uint32_t tim_PWM_CHANNEL_pass) {
 80019b4:	b5b0      	push	{r4, r5, r7, lr}
 80019b6:	b088      	sub	sp, #32
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	0005      	movs	r5, r0
 80019bc:	000c      	movs	r4, r1
 80019be:	0010      	movs	r0, r2
 80019c0:	0019      	movs	r1, r3
 80019c2:	1dbb      	adds	r3, r7, #6
 80019c4:	1c2a      	adds	r2, r5, #0
 80019c6:	801a      	strh	r2, [r3, #0]
 80019c8:	1d3b      	adds	r3, r7, #4
 80019ca:	1c22      	adds	r2, r4, #0
 80019cc:	801a      	strh	r2, [r3, #0]
 80019ce:	1cbb      	adds	r3, r7, #2
 80019d0:	1c02      	adds	r2, r0, #0
 80019d2:	801a      	strh	r2, [r3, #0]
 80019d4:	003b      	movs	r3, r7
 80019d6:	1c0a      	adds	r2, r1, #0
 80019d8:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 80019da:	4b7c      	ldr	r3, [pc, #496]	@ (8001bcc <sevSeg_Init+0x218>)
 80019dc:	1dba      	adds	r2, r7, #6
 80019de:	8812      	ldrh	r2, [r2, #0]
 80019e0:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 80019e2:	4b7b      	ldr	r3, [pc, #492]	@ (8001bd0 <sevSeg_Init+0x21c>)
 80019e4:	1d3a      	adds	r2, r7, #4
 80019e6:	8812      	ldrh	r2, [r2, #0]
 80019e8:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 80019ea:	4b7a      	ldr	r3, [pc, #488]	@ (8001bd4 <sevSeg_Init+0x220>)
 80019ec:	1cba      	adds	r2, r7, #2
 80019ee:	8812      	ldrh	r2, [r2, #0]
 80019f0:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 80019f2:	4b79      	ldr	r3, [pc, #484]	@ (8001bd8 <sevSeg_Init+0x224>)
 80019f4:	003a      	movs	r2, r7
 80019f6:	8812      	ldrh	r2, [r2, #0]
 80019f8:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 80019fa:	4a78      	ldr	r2, [pc, #480]	@ (8001bdc <sevSeg_Init+0x228>)
 80019fc:	2330      	movs	r3, #48	@ 0x30
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	881b      	ldrh	r3, [r3, #0]
 8001a02:	8013      	strh	r3, [r2, #0]

	htim_PWM = *htim_PWM_pass;
 8001a04:	4a76      	ldr	r2, [pc, #472]	@ (8001be0 <sevSeg_Init+0x22c>)
 8001a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a08:	0010      	movs	r0, r2
 8001a0a:	0019      	movs	r1, r3
 8001a0c:	234c      	movs	r3, #76	@ 0x4c
 8001a0e:	001a      	movs	r2, r3
 8001a10:	f004 f9bc 	bl	8005d8c <memcpy>
	tim_PWM_CHANNEL_shift = tim_PWM_CHANNEL_pass;
 8001a14:	4b73      	ldr	r3, [pc, #460]	@ (8001be4 <sevSeg_Init+0x230>)
 8001a16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001a18:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < 5; i++) {
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61fb      	str	r3, [r7, #28]
 8001a1e:	e00b      	b.n	8001a38 <sevSeg_Init+0x84>
		portArray[i] = GPIOPortArray[i];
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001a26:	18d3      	adds	r3, r2, r3
 8001a28:	6819      	ldr	r1, [r3, #0]
 8001a2a:	4b6f      	ldr	r3, [pc, #444]	@ (8001be8 <sevSeg_Init+0x234>)
 8001a2c:	69fa      	ldr	r2, [r7, #28]
 8001a2e:	0092      	lsls	r2, r2, #2
 8001a30:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	3301      	adds	r3, #1
 8001a36:	61fb      	str	r3, [r7, #28]
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	ddf0      	ble.n	8001a20 <sevSeg_Init+0x6c>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001a3e:	4b6a      	ldr	r3, [pc, #424]	@ (8001be8 <sevSeg_Init+0x234>)
 8001a40:	6918      	ldr	r0, [r3, #16]
 8001a42:	4b66      	ldr	r3, [pc, #408]	@ (8001bdc <sevSeg_Init+0x228>)
 8001a44:	8819      	ldrh	r1, [r3, #0]
 8001a46:	4b69      	ldr	r3, [pc, #420]	@ (8001bec <sevSeg_Init+0x238>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	001a      	movs	r2, r3
 8001a4c:	f000 fe7b 	bl	8002746 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001a50:	4b65      	ldr	r3, [pc, #404]	@ (8001be8 <sevSeg_Init+0x234>)
 8001a52:	6918      	ldr	r0, [r3, #16]
 8001a54:	4b61      	ldr	r3, [pc, #388]	@ (8001bdc <sevSeg_Init+0x228>)
 8001a56:	8819      	ldrh	r1, [r3, #0]
 8001a58:	4b64      	ldr	r3, [pc, #400]	@ (8001bec <sevSeg_Init+0x238>)
 8001a5a:	785b      	ldrb	r3, [r3, #1]
 8001a5c:	001a      	movs	r2, r3
 8001a5e:	f000 fe72 	bl	8002746 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001a62:	4b61      	ldr	r3, [pc, #388]	@ (8001be8 <sevSeg_Init+0x234>)
 8001a64:	6898      	ldr	r0, [r3, #8]
 8001a66:	4b5b      	ldr	r3, [pc, #364]	@ (8001bd4 <sevSeg_Init+0x220>)
 8001a68:	8819      	ldrh	r1, [r3, #0]
 8001a6a:	4b60      	ldr	r3, [pc, #384]	@ (8001bec <sevSeg_Init+0x238>)
 8001a6c:	785b      	ldrb	r3, [r3, #1]
 8001a6e:	001a      	movs	r2, r3
 8001a70:	f000 fe69 	bl	8002746 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001a74:	4b5c      	ldr	r3, [pc, #368]	@ (8001be8 <sevSeg_Init+0x234>)
 8001a76:	6898      	ldr	r0, [r3, #8]
 8001a78:	4b56      	ldr	r3, [pc, #344]	@ (8001bd4 <sevSeg_Init+0x220>)
 8001a7a:	8819      	ldrh	r1, [r3, #0]
 8001a7c:	4b5b      	ldr	r3, [pc, #364]	@ (8001bec <sevSeg_Init+0x238>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	001a      	movs	r2, r3
 8001a82:	f000 fe60 	bl	8002746 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 8001a86:	4b58      	ldr	r3, [pc, #352]	@ (8001be8 <sevSeg_Init+0x234>)
 8001a88:	68d8      	ldr	r0, [r3, #12]
 8001a8a:	4b53      	ldr	r3, [pc, #332]	@ (8001bd8 <sevSeg_Init+0x224>)
 8001a8c:	8819      	ldrh	r1, [r3, #0]
 8001a8e:	4b57      	ldr	r3, [pc, #348]	@ (8001bec <sevSeg_Init+0x238>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	001a      	movs	r2, r3
 8001a94:	f000 fe57 	bl	8002746 <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(50);
 8001a98:	2032      	movs	r0, #50	@ 0x32
 8001a9a:	f000 f95d 	bl	8001d58 <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 8001a9e:	2308      	movs	r3, #8
 8001aa0:	18fb      	adds	r3, r7, r3
 8001aa2:	4a53      	ldr	r2, [pc, #332]	@ (8001bf0 <sevSeg_Init+0x23c>)
 8001aa4:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	e038      	b.n	8001b1e <sevSeg_Init+0x16a>

		sendByte = hofSymb[i];
 8001aac:	231b      	movs	r3, #27
 8001aae:	18fb      	adds	r3, r7, r3
 8001ab0:	2208      	movs	r2, #8
 8001ab2:	18b9      	adds	r1, r7, r2
 8001ab4:	697a      	ldr	r2, [r7, #20]
 8001ab6:	188a      	adds	r2, r1, r2
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 8001abc:	2300      	movs	r3, #0
 8001abe:	613b      	str	r3, [r7, #16]
 8001ac0:	e027      	b.n	8001b12 <sevSeg_Init+0x15e>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001ac2:	4b49      	ldr	r3, [pc, #292]	@ (8001be8 <sevSeg_Init+0x234>)
 8001ac4:	6818      	ldr	r0, [r3, #0]
 8001ac6:	4b41      	ldr	r3, [pc, #260]	@ (8001bcc <sevSeg_Init+0x218>)
 8001ac8:	8819      	ldrh	r1, [r3, #0]
 8001aca:	241b      	movs	r4, #27
 8001acc:	193b      	adds	r3, r7, r4
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	4a45      	ldr	r2, [pc, #276]	@ (8001bec <sevSeg_Init+0x238>)
 8001ad6:	5cd3      	ldrb	r3, [r2, r3]
 8001ad8:	001a      	movs	r2, r3
 8001ada:	f000 fe34 	bl	8002746 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001ade:	4b42      	ldr	r3, [pc, #264]	@ (8001be8 <sevSeg_Init+0x234>)
 8001ae0:	6858      	ldr	r0, [r3, #4]
 8001ae2:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd0 <sevSeg_Init+0x21c>)
 8001ae4:	8819      	ldrh	r1, [r3, #0]
 8001ae6:	4b41      	ldr	r3, [pc, #260]	@ (8001bec <sevSeg_Init+0x238>)
 8001ae8:	785b      	ldrb	r3, [r3, #1]
 8001aea:	001a      	movs	r2, r3
 8001aec:	f000 fe2b 	bl	8002746 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001af0:	4b3d      	ldr	r3, [pc, #244]	@ (8001be8 <sevSeg_Init+0x234>)
 8001af2:	6858      	ldr	r0, [r3, #4]
 8001af4:	4b36      	ldr	r3, [pc, #216]	@ (8001bd0 <sevSeg_Init+0x21c>)
 8001af6:	8819      	ldrh	r1, [r3, #0]
 8001af8:	4b3c      	ldr	r3, [pc, #240]	@ (8001bec <sevSeg_Init+0x238>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	001a      	movs	r2, r3
 8001afe:	f000 fe22 	bl	8002746 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001b02:	193b      	adds	r3, r7, r4
 8001b04:	193a      	adds	r2, r7, r4
 8001b06:	7812      	ldrb	r2, [r2, #0]
 8001b08:	0852      	lsrs	r2, r2, #1
 8001b0a:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	613b      	str	r3, [r7, #16]
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	2b07      	cmp	r3, #7
 8001b16:	ddd4      	ble.n	8001ac2 <sevSeg_Init+0x10e>
	for(int i = 0; i <= 3; i++) {
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	617b      	str	r3, [r7, #20]
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	2b03      	cmp	r3, #3
 8001b22:	ddc3      	ble.n	8001aac <sevSeg_Init+0xf8>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001b24:	4b30      	ldr	r3, [pc, #192]	@ (8001be8 <sevSeg_Init+0x234>)
 8001b26:	6898      	ldr	r0, [r3, #8]
 8001b28:	4b2a      	ldr	r3, [pc, #168]	@ (8001bd4 <sevSeg_Init+0x220>)
 8001b2a:	8819      	ldrh	r1, [r3, #0]
 8001b2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001bec <sevSeg_Init+0x238>)
 8001b2e:	785b      	ldrb	r3, [r3, #1]
 8001b30:	001a      	movs	r2, r3
 8001b32:	f000 fe08 	bl	8002746 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001b36:	4b2c      	ldr	r3, [pc, #176]	@ (8001be8 <sevSeg_Init+0x234>)
 8001b38:	6898      	ldr	r0, [r3, #8]
 8001b3a:	4b26      	ldr	r3, [pc, #152]	@ (8001bd4 <sevSeg_Init+0x220>)
 8001b3c:	8819      	ldrh	r1, [r3, #0]
 8001b3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001bec <sevSeg_Init+0x238>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	001a      	movs	r2, r3
 8001b44:	f000 fdff 	bl	8002746 <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 8001b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	f003 faea 	bl	8005124 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 8001b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b52:	0018      	movs	r0, r3
 8001b54:	f003 fa9a 	bl	800508c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 8001b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5e:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 4)){
 8001b60:	46c0      	nop			@ (mov r8, r8)
 8001b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	1ad2      	subs	r2, r2, r3
 8001b6c:	2380      	movs	r3, #128	@ 0x80
 8001b6e:	01db      	lsls	r3, r3, #7
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d3f6      	bcc.n	8001b62 <sevSeg_Init+0x1ae>
//		timerVal = __HAL_TIM_GET_COUNTER(htim);
	}

	HAL_TIM_Base_Stop(htim);
 8001b74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b76:	0018      	movs	r0, r3
 8001b78:	f003 fad4 	bl	8005124 <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001be8 <sevSeg_Init+0x234>)
 8001b7e:	6918      	ldr	r0, [r3, #16]
 8001b80:	4b16      	ldr	r3, [pc, #88]	@ (8001bdc <sevSeg_Init+0x228>)
 8001b82:	8819      	ldrh	r1, [r3, #0]
 8001b84:	4b19      	ldr	r3, [pc, #100]	@ (8001bec <sevSeg_Init+0x238>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	001a      	movs	r2, r3
 8001b8a:	f000 fddc 	bl	8002746 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001b8e:	4b16      	ldr	r3, [pc, #88]	@ (8001be8 <sevSeg_Init+0x234>)
 8001b90:	6918      	ldr	r0, [r3, #16]
 8001b92:	4b12      	ldr	r3, [pc, #72]	@ (8001bdc <sevSeg_Init+0x228>)
 8001b94:	8819      	ldrh	r1, [r3, #0]
 8001b96:	4b15      	ldr	r3, [pc, #84]	@ (8001bec <sevSeg_Init+0x238>)
 8001b98:	785b      	ldrb	r3, [r3, #1]
 8001b9a:	001a      	movs	r2, r3
 8001b9c:	f000 fdd3 	bl	8002746 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001ba0:	4b11      	ldr	r3, [pc, #68]	@ (8001be8 <sevSeg_Init+0x234>)
 8001ba2:	6898      	ldr	r0, [r3, #8]
 8001ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd4 <sevSeg_Init+0x220>)
 8001ba6:	8819      	ldrh	r1, [r3, #0]
 8001ba8:	4b10      	ldr	r3, [pc, #64]	@ (8001bec <sevSeg_Init+0x238>)
 8001baa:	785b      	ldrb	r3, [r3, #1]
 8001bac:	001a      	movs	r2, r3
 8001bae:	f000 fdca 	bl	8002746 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001be8 <sevSeg_Init+0x234>)
 8001bb4:	6898      	ldr	r0, [r3, #8]
 8001bb6:	4b07      	ldr	r3, [pc, #28]	@ (8001bd4 <sevSeg_Init+0x220>)
 8001bb8:	8819      	ldrh	r1, [r3, #0]
 8001bba:	4b0c      	ldr	r3, [pc, #48]	@ (8001bec <sevSeg_Init+0x238>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	001a      	movs	r2, r3
 8001bc0:	f000 fdc1 	bl	8002746 <HAL_GPIO_WritePin>

}
 8001bc4:	46c0      	nop			@ (mov r8, r8)
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	b008      	add	sp, #32
 8001bca:	bdb0      	pop	{r4, r5, r7, pc}
 8001bcc:	200001ec 	.word	0x200001ec
 8001bd0:	200001ee 	.word	0x200001ee
 8001bd4:	200001f0 	.word	0x200001f0
 8001bd8:	200001f2 	.word	0x200001f2
 8001bdc:	200001f4 	.word	0x200001f4
 8001be0:	200001f8 	.word	0x200001f8
 8001be4:	20000244 	.word	0x20000244
 8001be8:	20000048 	.word	0x20000048
 8001bec:	2000005c 	.word	0x2000005c
 8001bf0:	471d3700 	.word	0x471d3700

08001bf4 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 8001bf4:	b590      	push	{r4, r7, lr}
 8001bf6:	b087      	sub	sp, #28
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	210a      	movs	r1, #10
 8001c02:	0018      	movs	r0, r3
 8001c04:	f7fe fa7e 	bl	8000104 <__udivsi3>
 8001c08:	0003      	movs	r3, r0
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	2408      	movs	r4, #8
 8001c0e:	193b      	adds	r3, r7, r4
 8001c10:	701a      	strb	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	210a      	movs	r1, #10
 8001c18:	0018      	movs	r0, r3
 8001c1a:	f7fe faf9 	bl	8000210 <__aeabi_uidivmod>
 8001c1e:	000b      	movs	r3, r1
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	193b      	adds	r3, r7, r4
 8001c24:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001c2a:	210a      	movs	r1, #10
 8001c2c:	0018      	movs	r0, r3
 8001c2e:	f7fe fa69 	bl	8000104 <__udivsi3>
 8001c32:	0003      	movs	r3, r0
 8001c34:	b2da      	uxtb	r2, r3
 8001c36:	193b      	adds	r3, r7, r4
 8001c38:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001c3e:	210a      	movs	r1, #10
 8001c40:	0018      	movs	r0, r3
 8001c42:	f7fe fae5 	bl	8000210 <__aeabi_uidivmod>
 8001c46:	000b      	movs	r3, r1
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	193b      	adds	r3, r7, r4
 8001c4c:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 8001c4e:	2116      	movs	r1, #22
 8001c50:	187b      	adds	r3, r7, r1
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	78db      	ldrb	r3, [r3, #3]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d102      	bne.n	8001c64 <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 8001c5e:	187b      	adds	r3, r7, r1
 8001c60:	2202      	movs	r2, #2
 8001c62:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 8001c64:	2300      	movs	r3, #0
 8001c66:	613b      	str	r3, [r7, #16]
 8001c68:	e04f      	b.n	8001d0a <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 8001c6a:	2308      	movs	r3, #8
 8001c6c:	18fa      	adds	r2, r7, r3
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	18d3      	adds	r3, r2, r3
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	0019      	movs	r1, r3
 8001c76:	2417      	movs	r4, #23
 8001c78:	193b      	adds	r3, r7, r4
 8001c7a:	4a30      	ldr	r2, [pc, #192]	@ (8001d3c <sevSeg_updateDigits+0x148>)
 8001c7c:	5c52      	ldrb	r2, [r2, r1]
 8001c7e:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d110      	bne.n	8001ca8 <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	210a      	movs	r1, #10
 8001c8c:	0018      	movs	r0, r3
 8001c8e:	f7fe fa39 	bl	8000104 <__udivsi3>
 8001c92:	0003      	movs	r3, r0
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	001a      	movs	r2, r3
 8001c98:	2316      	movs	r3, #22
 8001c9a:	18fb      	adds	r3, r7, r3
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	18d2      	adds	r2, r2, r3
 8001ca0:	193b      	adds	r3, r7, r4
 8001ca2:	4927      	ldr	r1, [pc, #156]	@ (8001d40 <sevSeg_updateDigits+0x14c>)
 8001ca4:	5c8a      	ldrb	r2, [r1, r2]
 8001ca6:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	e027      	b.n	8001cfe <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001cae:	4b25      	ldr	r3, [pc, #148]	@ (8001d44 <sevSeg_updateDigits+0x150>)
 8001cb0:	6818      	ldr	r0, [r3, #0]
 8001cb2:	4b25      	ldr	r3, [pc, #148]	@ (8001d48 <sevSeg_updateDigits+0x154>)
 8001cb4:	8819      	ldrh	r1, [r3, #0]
 8001cb6:	2417      	movs	r4, #23
 8001cb8:	193b      	adds	r3, r7, r4
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	4a22      	ldr	r2, [pc, #136]	@ (8001d4c <sevSeg_updateDigits+0x158>)
 8001cc2:	5cd3      	ldrb	r3, [r2, r3]
 8001cc4:	001a      	movs	r2, r3
 8001cc6:	f000 fd3e 	bl	8002746 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001cca:	4b1e      	ldr	r3, [pc, #120]	@ (8001d44 <sevSeg_updateDigits+0x150>)
 8001ccc:	6858      	ldr	r0, [r3, #4]
 8001cce:	4b20      	ldr	r3, [pc, #128]	@ (8001d50 <sevSeg_updateDigits+0x15c>)
 8001cd0:	8819      	ldrh	r1, [r3, #0]
 8001cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d4c <sevSeg_updateDigits+0x158>)
 8001cd4:	785b      	ldrb	r3, [r3, #1]
 8001cd6:	001a      	movs	r2, r3
 8001cd8:	f000 fd35 	bl	8002746 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001cdc:	4b19      	ldr	r3, [pc, #100]	@ (8001d44 <sevSeg_updateDigits+0x150>)
 8001cde:	6858      	ldr	r0, [r3, #4]
 8001ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d50 <sevSeg_updateDigits+0x15c>)
 8001ce2:	8819      	ldrh	r1, [r3, #0]
 8001ce4:	4b19      	ldr	r3, [pc, #100]	@ (8001d4c <sevSeg_updateDigits+0x158>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	001a      	movs	r2, r3
 8001cea:	f000 fd2c 	bl	8002746 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001cee:	193b      	adds	r3, r7, r4
 8001cf0:	193a      	adds	r2, r7, r4
 8001cf2:	7812      	ldrb	r2, [r2, #0]
 8001cf4:	0852      	lsrs	r2, r2, #1
 8001cf6:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2b07      	cmp	r3, #7
 8001d02:	ddd4      	ble.n	8001cae <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	3301      	adds	r3, #1
 8001d08:	613b      	str	r3, [r7, #16]
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	2b03      	cmp	r3, #3
 8001d0e:	ddac      	ble.n	8001c6a <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001d10:	4b0c      	ldr	r3, [pc, #48]	@ (8001d44 <sevSeg_updateDigits+0x150>)
 8001d12:	6898      	ldr	r0, [r3, #8]
 8001d14:	4b0f      	ldr	r3, [pc, #60]	@ (8001d54 <sevSeg_updateDigits+0x160>)
 8001d16:	8819      	ldrh	r1, [r3, #0]
 8001d18:	4b0c      	ldr	r3, [pc, #48]	@ (8001d4c <sevSeg_updateDigits+0x158>)
 8001d1a:	785b      	ldrb	r3, [r3, #1]
 8001d1c:	001a      	movs	r2, r3
 8001d1e:	f000 fd12 	bl	8002746 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001d22:	4b08      	ldr	r3, [pc, #32]	@ (8001d44 <sevSeg_updateDigits+0x150>)
 8001d24:	6898      	ldr	r0, [r3, #8]
 8001d26:	4b0b      	ldr	r3, [pc, #44]	@ (8001d54 <sevSeg_updateDigits+0x160>)
 8001d28:	8819      	ldrh	r1, [r3, #0]
 8001d2a:	4b08      	ldr	r3, [pc, #32]	@ (8001d4c <sevSeg_updateDigits+0x158>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	001a      	movs	r2, r3
 8001d30:	f000 fd09 	bl	8002746 <HAL_GPIO_WritePin>

	return;
 8001d34:	46c0      	nop			@ (mov r8, r8)

}
 8001d36:	46bd      	mov	sp, r7
 8001d38:	b007      	add	sp, #28
 8001d3a:	bd90      	pop	{r4, r7, pc}
 8001d3c:	08005de0 	.word	0x08005de0
 8001d40:	08005dec 	.word	0x08005dec
 8001d44:	20000048 	.word	0x20000048
 8001d48:	200001ec 	.word	0x200001ec
 8001d4c:	2000005c 	.word	0x2000005c
 8001d50:	200001ee 	.word	0x200001ee
 8001d54:	200001f0 	.word	0x200001f0

08001d58 <sevSeg_setIntensity>:

void sevSeg_setIntensity(uint16_t dutyCycle) {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	0002      	movs	r2, r0
 8001d60:	1dbb      	adds	r3, r7, #6
 8001d62:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim_PWM, tim_PWM_CHANNEL_shift, dutyCycle);
 8001d64:	4b20      	ldr	r3, [pc, #128]	@ (8001de8 <sevSeg_setIntensity+0x90>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d105      	bne.n	8001d78 <sevSeg_setIntensity+0x20>
 8001d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001dec <sevSeg_setIntensity+0x94>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	1dba      	adds	r2, r7, #6
 8001d72:	8812      	ldrh	r2, [r2, #0]
 8001d74:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d76:	e02c      	b.n	8001dd2 <sevSeg_setIntensity+0x7a>
 8001d78:	4b1b      	ldr	r3, [pc, #108]	@ (8001de8 <sevSeg_setIntensity+0x90>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b04      	cmp	r3, #4
 8001d7e:	d105      	bne.n	8001d8c <sevSeg_setIntensity+0x34>
 8001d80:	4b1a      	ldr	r3, [pc, #104]	@ (8001dec <sevSeg_setIntensity+0x94>)
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	1dbb      	adds	r3, r7, #6
 8001d86:	881b      	ldrh	r3, [r3, #0]
 8001d88:	6393      	str	r3, [r2, #56]	@ 0x38
 8001d8a:	e022      	b.n	8001dd2 <sevSeg_setIntensity+0x7a>
 8001d8c:	4b16      	ldr	r3, [pc, #88]	@ (8001de8 <sevSeg_setIntensity+0x90>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2b08      	cmp	r3, #8
 8001d92:	d105      	bne.n	8001da0 <sevSeg_setIntensity+0x48>
 8001d94:	4b15      	ldr	r3, [pc, #84]	@ (8001dec <sevSeg_setIntensity+0x94>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	1dbb      	adds	r3, r7, #6
 8001d9a:	881b      	ldrh	r3, [r3, #0]
 8001d9c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d9e:	e018      	b.n	8001dd2 <sevSeg_setIntensity+0x7a>
 8001da0:	4b11      	ldr	r3, [pc, #68]	@ (8001de8 <sevSeg_setIntensity+0x90>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2b0c      	cmp	r3, #12
 8001da6:	d105      	bne.n	8001db4 <sevSeg_setIntensity+0x5c>
 8001da8:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <sevSeg_setIntensity+0x94>)
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	1dbb      	adds	r3, r7, #6
 8001dae:	881b      	ldrh	r3, [r3, #0]
 8001db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db2:	e00e      	b.n	8001dd2 <sevSeg_setIntensity+0x7a>
 8001db4:	4b0c      	ldr	r3, [pc, #48]	@ (8001de8 <sevSeg_setIntensity+0x90>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2b10      	cmp	r3, #16
 8001dba:	d105      	bne.n	8001dc8 <sevSeg_setIntensity+0x70>
 8001dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001dec <sevSeg_setIntensity+0x94>)
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	1dbb      	adds	r3, r7, #6
 8001dc2:	881b      	ldrh	r3, [r3, #0]
 8001dc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dc6:	e004      	b.n	8001dd2 <sevSeg_setIntensity+0x7a>
 8001dc8:	4b08      	ldr	r3, [pc, #32]	@ (8001dec <sevSeg_setIntensity+0x94>)
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	1dbb      	adds	r3, r7, #6
 8001dce:	881b      	ldrh	r3, [r3, #0]
 8001dd0:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(&htim_PWM, tim_PWM_CHANNEL_shift);
 8001dd2:	4b05      	ldr	r3, [pc, #20]	@ (8001de8 <sevSeg_setIntensity+0x90>)
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	4b05      	ldr	r3, [pc, #20]	@ (8001dec <sevSeg_setIntensity+0x94>)
 8001dd8:	0011      	movs	r1, r2
 8001dda:	0018      	movs	r0, r3
 8001ddc:	f003 fa20 	bl	8005220 <HAL_TIM_PWM_Start>

}
 8001de0:	46c0      	nop			@ (mov r8, r8)
 8001de2:	46bd      	mov	sp, r7
 8001de4:	b002      	add	sp, #8
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	20000244 	.word	0x20000244
 8001dec:	200001f8 	.word	0x200001f8

08001df0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df6:	4b13      	ldr	r3, [pc, #76]	@ (8001e44 <HAL_MspInit+0x54>)
 8001df8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dfa:	4b12      	ldr	r3, [pc, #72]	@ (8001e44 <HAL_MspInit+0x54>)
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e02:	4b10      	ldr	r3, [pc, #64]	@ (8001e44 <HAL_MspInit+0x54>)
 8001e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e06:	2201      	movs	r2, #1
 8001e08:	4013      	ands	r3, r2
 8001e0a:	607b      	str	r3, [r7, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e44 <HAL_MspInit+0x54>)
 8001e10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e12:	4b0c      	ldr	r3, [pc, #48]	@ (8001e44 <HAL_MspInit+0x54>)
 8001e14:	2180      	movs	r1, #128	@ 0x80
 8001e16:	0549      	lsls	r1, r1, #21
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e1c:	4b09      	ldr	r3, [pc, #36]	@ (8001e44 <HAL_MspInit+0x54>)
 8001e1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e20:	2380      	movs	r3, #128	@ 0x80
 8001e22:	055b      	lsls	r3, r3, #21
 8001e24:	4013      	ands	r3, r2
 8001e26:	603b      	str	r3, [r7, #0]
 8001e28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	2004      	movs	r0, #4
 8001e30:	f000 fad6 	bl	80023e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001e34:	2004      	movs	r0, #4
 8001e36:	f000 fae8 	bl	800240a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	b002      	add	sp, #8
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	46c0      	nop			@ (mov r8, r8)
 8001e44:	40021000 	.word	0x40021000

08001e48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e48:	b590      	push	{r4, r7, lr}
 8001e4a:	b095      	sub	sp, #84	@ 0x54
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e50:	233c      	movs	r3, #60	@ 0x3c
 8001e52:	18fb      	adds	r3, r7, r3
 8001e54:	0018      	movs	r0, r3
 8001e56:	2314      	movs	r3, #20
 8001e58:	001a      	movs	r2, r3
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	f003 ff6a 	bl	8005d34 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e60:	2414      	movs	r4, #20
 8001e62:	193b      	adds	r3, r7, r4
 8001e64:	0018      	movs	r0, r3
 8001e66:	2328      	movs	r3, #40	@ 0x28
 8001e68:	001a      	movs	r2, r3
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	f003 ff62 	bl	8005d34 <memset>
  if(hi2c->Instance==I2C1)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a22      	ldr	r2, [pc, #136]	@ (8001f00 <HAL_I2C_MspInit+0xb8>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d13d      	bne.n	8001ef6 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e7a:	193b      	adds	r3, r7, r4
 8001e7c:	2220      	movs	r2, #32
 8001e7e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001e80:	193b      	adds	r3, r7, r4
 8001e82:	2200      	movs	r2, #0
 8001e84:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e86:	193b      	adds	r3, r7, r4
 8001e88:	0018      	movs	r0, r3
 8001e8a:	f002 f80f 	bl	8003eac <HAL_RCCEx_PeriphCLKConfig>
 8001e8e:	1e03      	subs	r3, r0, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001e92:	f7ff fd89 	bl	80019a8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e96:	4b1b      	ldr	r3, [pc, #108]	@ (8001f04 <HAL_I2C_MspInit+0xbc>)
 8001e98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001f04 <HAL_I2C_MspInit+0xbc>)
 8001e9c:	2102      	movs	r1, #2
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ea2:	4b18      	ldr	r3, [pc, #96]	@ (8001f04 <HAL_I2C_MspInit+0xbc>)
 8001ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001eae:	213c      	movs	r1, #60	@ 0x3c
 8001eb0:	187b      	adds	r3, r7, r1
 8001eb2:	22c0      	movs	r2, #192	@ 0xc0
 8001eb4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eb6:	187b      	adds	r3, r7, r1
 8001eb8:	2212      	movs	r2, #18
 8001eba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	187b      	adds	r3, r7, r1
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec2:	187b      	adds	r3, r7, r1
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001ec8:	187b      	adds	r3, r7, r1
 8001eca:	2206      	movs	r2, #6
 8001ecc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ece:	187b      	adds	r3, r7, r1
 8001ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f08 <HAL_I2C_MspInit+0xc0>)
 8001ed2:	0019      	movs	r1, r3
 8001ed4:	0010      	movs	r0, r2
 8001ed6:	f000 fab5 	bl	8002444 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001eda:	4b0a      	ldr	r3, [pc, #40]	@ (8001f04 <HAL_I2C_MspInit+0xbc>)
 8001edc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ede:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <HAL_I2C_MspInit+0xbc>)
 8001ee0:	2180      	movs	r1, #128	@ 0x80
 8001ee2:	0389      	lsls	r1, r1, #14
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ee8:	4b06      	ldr	r3, [pc, #24]	@ (8001f04 <HAL_I2C_MspInit+0xbc>)
 8001eea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001eec:	2380      	movs	r3, #128	@ 0x80
 8001eee:	039b      	lsls	r3, r3, #14
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ef6:	46c0      	nop			@ (mov r8, r8)
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	b015      	add	sp, #84	@ 0x54
 8001efc:	bd90      	pop	{r4, r7, pc}
 8001efe:	46c0      	nop			@ (mov r8, r8)
 8001f00:	40005400 	.word	0x40005400
 8001f04:	40021000 	.word	0x40021000
 8001f08:	50000400 	.word	0x50000400

08001f0c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001f0c:	b590      	push	{r4, r7, lr}
 8001f0e:	b08f      	sub	sp, #60	@ 0x3c
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f14:	2410      	movs	r4, #16
 8001f16:	193b      	adds	r3, r7, r4
 8001f18:	0018      	movs	r0, r3
 8001f1a:	2328      	movs	r3, #40	@ 0x28
 8001f1c:	001a      	movs	r2, r3
 8001f1e:	2100      	movs	r1, #0
 8001f20:	f003 ff08 	bl	8005d34 <memset>
  if(hrtc->Instance==RTC)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a19      	ldr	r2, [pc, #100]	@ (8001f90 <HAL_RTC_MspInit+0x84>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d12c      	bne.n	8001f88 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001f2e:	193b      	adds	r3, r7, r4
 8001f30:	2280      	movs	r2, #128	@ 0x80
 8001f32:	0292      	lsls	r2, r2, #10
 8001f34:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001f36:	193b      	adds	r3, r7, r4
 8001f38:	2280      	movs	r2, #128	@ 0x80
 8001f3a:	0052      	lsls	r2, r2, #1
 8001f3c:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f3e:	193b      	adds	r3, r7, r4
 8001f40:	0018      	movs	r0, r3
 8001f42:	f001 ffb3 	bl	8003eac <HAL_RCCEx_PeriphCLKConfig>
 8001f46:	1e03      	subs	r3, r0, #0
 8001f48:	d001      	beq.n	8001f4e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001f4a:	f7ff fd2d 	bl	80019a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f4e:	4b11      	ldr	r3, [pc, #68]	@ (8001f94 <HAL_RTC_MspInit+0x88>)
 8001f50:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f52:	4b10      	ldr	r3, [pc, #64]	@ (8001f94 <HAL_RTC_MspInit+0x88>)
 8001f54:	2180      	movs	r1, #128	@ 0x80
 8001f56:	0209      	lsls	r1, r1, #8
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001f5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f94 <HAL_RTC_MspInit+0x88>)
 8001f5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f60:	4b0c      	ldr	r3, [pc, #48]	@ (8001f94 <HAL_RTC_MspInit+0x88>)
 8001f62:	2180      	movs	r1, #128	@ 0x80
 8001f64:	00c9      	lsls	r1, r1, #3
 8001f66:	430a      	orrs	r2, r1
 8001f68:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f94 <HAL_RTC_MspInit+0x88>)
 8001f6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f6e:	2380      	movs	r3, #128	@ 0x80
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	4013      	ands	r3, r2
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	2002      	movs	r0, #2
 8001f7e:	f000 fa2f 	bl	80023e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8001f82:	2002      	movs	r0, #2
 8001f84:	f000 fa41 	bl	800240a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001f88:	46c0      	nop			@ (mov r8, r8)
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	b00f      	add	sp, #60	@ 0x3c
 8001f8e:	bd90      	pop	{r4, r7, pc}
 8001f90:	40002800 	.word	0x40002800
 8001f94:	40021000 	.word	0x40021000

08001f98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	2380      	movs	r3, #128	@ 0x80
 8001fa6:	05db      	lsls	r3, r3, #23
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d10b      	bne.n	8001fc4 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fac:	4b07      	ldr	r3, [pc, #28]	@ (8001fcc <HAL_TIM_PWM_MspInit+0x34>)
 8001fae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fb0:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <HAL_TIM_PWM_MspInit+0x34>)
 8001fb2:	2101      	movs	r1, #1
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001fb8:	4b04      	ldr	r3, [pc, #16]	@ (8001fcc <HAL_TIM_PWM_MspInit+0x34>)
 8001fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	60fb      	str	r3, [r7, #12]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fc4:	46c0      	nop			@ (mov r8, r8)
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	b004      	add	sp, #16
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40021000 	.word	0x40021000

08001fd0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a0a      	ldr	r2, [pc, #40]	@ (8002008 <HAL_TIM_Base_MspInit+0x38>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d10d      	bne.n	8001ffe <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800200c <HAL_TIM_Base_MspInit+0x3c>)
 8001fe4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fe6:	4b09      	ldr	r3, [pc, #36]	@ (800200c <HAL_TIM_Base_MspInit+0x3c>)
 8001fe8:	2180      	movs	r1, #128	@ 0x80
 8001fea:	0209      	lsls	r1, r1, #8
 8001fec:	430a      	orrs	r2, r1
 8001fee:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ff0:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_TIM_Base_MspInit+0x3c>)
 8001ff2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ff4:	2380      	movs	r3, #128	@ 0x80
 8001ff6:	021b      	lsls	r3, r3, #8
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001ffe:	46c0      	nop			@ (mov r8, r8)
 8002000:	46bd      	mov	sp, r7
 8002002:	b004      	add	sp, #16
 8002004:	bd80      	pop	{r7, pc}
 8002006:	46c0      	nop			@ (mov r8, r8)
 8002008:	40002000 	.word	0x40002000
 800200c:	40021000 	.word	0x40021000

08002010 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002010:	b590      	push	{r4, r7, lr}
 8002012:	b089      	sub	sp, #36	@ 0x24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002018:	240c      	movs	r4, #12
 800201a:	193b      	adds	r3, r7, r4
 800201c:	0018      	movs	r0, r3
 800201e:	2314      	movs	r3, #20
 8002020:	001a      	movs	r2, r3
 8002022:	2100      	movs	r1, #0
 8002024:	f003 fe86 	bl	8005d34 <memset>
  if(htim->Instance==TIM2)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	2380      	movs	r3, #128	@ 0x80
 800202e:	05db      	lsls	r3, r3, #23
 8002030:	429a      	cmp	r2, r3
 8002032:	d121      	bne.n	8002078 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002034:	4b12      	ldr	r3, [pc, #72]	@ (8002080 <HAL_TIM_MspPostInit+0x70>)
 8002036:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002038:	4b11      	ldr	r3, [pc, #68]	@ (8002080 <HAL_TIM_MspPostInit+0x70>)
 800203a:	2104      	movs	r1, #4
 800203c:	430a      	orrs	r2, r1
 800203e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002040:	4b0f      	ldr	r3, [pc, #60]	@ (8002080 <HAL_TIM_MspPostInit+0x70>)
 8002042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002044:	2204      	movs	r2, #4
 8002046:	4013      	ands	r3, r2
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 800204c:	0021      	movs	r1, r4
 800204e:	187b      	adds	r3, r7, r1
 8002050:	2240      	movs	r2, #64	@ 0x40
 8002052:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002054:	187b      	adds	r3, r7, r1
 8002056:	2202      	movs	r2, #2
 8002058:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	187b      	adds	r3, r7, r1
 800205c:	2200      	movs	r2, #0
 800205e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002060:	187b      	adds	r3, r7, r1
 8002062:	2200      	movs	r2, #0
 8002064:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002066:	187b      	adds	r3, r7, r1
 8002068:	2202      	movs	r2, #2
 800206a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 800206c:	187b      	adds	r3, r7, r1
 800206e:	4a05      	ldr	r2, [pc, #20]	@ (8002084 <HAL_TIM_MspPostInit+0x74>)
 8002070:	0019      	movs	r1, r3
 8002072:	0010      	movs	r0, r2
 8002074:	f000 f9e6 	bl	8002444 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002078:	46c0      	nop			@ (mov r8, r8)
 800207a:	46bd      	mov	sp, r7
 800207c:	b009      	add	sp, #36	@ 0x24
 800207e:	bd90      	pop	{r4, r7, pc}
 8002080:	40021000 	.word	0x40021000
 8002084:	50000800 	.word	0x50000800

08002088 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800208c:	46c0      	nop			@ (mov r8, r8)
 800208e:	e7fd      	b.n	800208c <NMI_Handler+0x4>

08002090 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002094:	46c0      	nop			@ (mov r8, r8)
 8002096:	e7fd      	b.n	8002094 <HardFault_Handler+0x4>

08002098 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800209c:	46c0      	nop			@ (mov r8, r8)
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020a6:	46c0      	nop			@ (mov r8, r8)
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020b0:	f000 f8ce 	bl	8002250 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020b4:	46c0      	nop			@ (mov r8, r8)
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
	...

080020bc <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80020c0:	4b03      	ldr	r3, [pc, #12]	@ (80020d0 <RTC_TAMP_IRQHandler+0x14>)
 80020c2:	0018      	movs	r0, r3
 80020c4:	f002 fd70 	bl	8004ba8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80020c8:	46c0      	nop			@ (mov r8, r8)
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	46c0      	nop			@ (mov r8, r8)
 80020d0:	20000110 	.word	0x20000110

080020d4 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80020d8:	46c0      	nop			@ (mov r8, r8)
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 80020e2:	2001      	movs	r0, #1
 80020e4:	f000 fb68 	bl	80027b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 80020e8:	2002      	movs	r0, #2
 80020ea:	f000 fb65 	bl	80027b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80020ee:	46c0      	nop			@ (mov r8, r8)
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 80020f8:	2004      	movs	r0, #4
 80020fa:	f000 fb5d 	bl	80027b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 80020fe:	2008      	movs	r0, #8
 8002100:	f000 fb5a 	bl	80027b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002104:	46c0      	nop			@ (mov r8, r8)
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 800210e:	2380      	movs	r3, #128	@ 0x80
 8002110:	021b      	lsls	r3, r3, #8
 8002112:	0018      	movs	r0, r3
 8002114:	f000 fb50 	bl	80027b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002118:	46c0      	nop			@ (mov r8, r8)
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002122:	46c0      	nop			@ (mov r8, r8)
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002128:	480d      	ldr	r0, [pc, #52]	@ (8002160 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800212a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800212c:	f7ff fff7 	bl	800211e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002130:	480c      	ldr	r0, [pc, #48]	@ (8002164 <LoopForever+0x6>)
  ldr r1, =_edata
 8002132:	490d      	ldr	r1, [pc, #52]	@ (8002168 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002134:	4a0d      	ldr	r2, [pc, #52]	@ (800216c <LoopForever+0xe>)
  movs r3, #0
 8002136:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002138:	e002      	b.n	8002140 <LoopCopyDataInit>

0800213a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800213a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800213c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800213e:	3304      	adds	r3, #4

08002140 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002140:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002142:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002144:	d3f9      	bcc.n	800213a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002146:	4a0a      	ldr	r2, [pc, #40]	@ (8002170 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002148:	4c0a      	ldr	r4, [pc, #40]	@ (8002174 <LoopForever+0x16>)
  movs r3, #0
 800214a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800214c:	e001      	b.n	8002152 <LoopFillZerobss>

0800214e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800214e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002150:	3204      	adds	r2, #4

08002152 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002152:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002154:	d3fb      	bcc.n	800214e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002156:	f003 fdf5 	bl	8005d44 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800215a:	f7fe fc1f 	bl	800099c <main>

0800215e <LoopForever>:

LoopForever:
  b LoopForever
 800215e:	e7fe      	b.n	800215e <LoopForever>
  ldr   r0, =_estack
 8002160:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002164:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002168:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800216c:	08005e8c 	.word	0x08005e8c
  ldr r2, =_sbss
 8002170:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002174:	2000024c 	.word	0x2000024c

08002178 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002178:	e7fe      	b.n	8002178 <ADC1_IRQHandler>
	...

0800217c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002182:	1dfb      	adds	r3, r7, #7
 8002184:	2200      	movs	r2, #0
 8002186:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002188:	4b0b      	ldr	r3, [pc, #44]	@ (80021b8 <HAL_Init+0x3c>)
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	4b0a      	ldr	r3, [pc, #40]	@ (80021b8 <HAL_Init+0x3c>)
 800218e:	2180      	movs	r1, #128	@ 0x80
 8002190:	0049      	lsls	r1, r1, #1
 8002192:	430a      	orrs	r2, r1
 8002194:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002196:	2003      	movs	r0, #3
 8002198:	f000 f810 	bl	80021bc <HAL_InitTick>
 800219c:	1e03      	subs	r3, r0, #0
 800219e:	d003      	beq.n	80021a8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80021a0:	1dfb      	adds	r3, r7, #7
 80021a2:	2201      	movs	r2, #1
 80021a4:	701a      	strb	r2, [r3, #0]
 80021a6:	e001      	b.n	80021ac <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80021a8:	f7ff fe22 	bl	8001df0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021ac:	1dfb      	adds	r3, r7, #7
 80021ae:	781b      	ldrb	r3, [r3, #0]
}
 80021b0:	0018      	movs	r0, r3
 80021b2:	46bd      	mov	sp, r7
 80021b4:	b002      	add	sp, #8
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40022000 	.word	0x40022000

080021bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021bc:	b590      	push	{r4, r7, lr}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021c4:	230f      	movs	r3, #15
 80021c6:	18fb      	adds	r3, r7, r3
 80021c8:	2200      	movs	r2, #0
 80021ca:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80021cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002244 <HAL_InitTick+0x88>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d02b      	beq.n	800222c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80021d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002248 <HAL_InitTick+0x8c>)
 80021d6:	681c      	ldr	r4, [r3, #0]
 80021d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002244 <HAL_InitTick+0x88>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	0019      	movs	r1, r3
 80021de:	23fa      	movs	r3, #250	@ 0xfa
 80021e0:	0098      	lsls	r0, r3, #2
 80021e2:	f7fd ff8f 	bl	8000104 <__udivsi3>
 80021e6:	0003      	movs	r3, r0
 80021e8:	0019      	movs	r1, r3
 80021ea:	0020      	movs	r0, r4
 80021ec:	f7fd ff8a 	bl	8000104 <__udivsi3>
 80021f0:	0003      	movs	r3, r0
 80021f2:	0018      	movs	r0, r3
 80021f4:	f000 f919 	bl	800242a <HAL_SYSTICK_Config>
 80021f8:	1e03      	subs	r3, r0, #0
 80021fa:	d112      	bne.n	8002222 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2b03      	cmp	r3, #3
 8002200:	d80a      	bhi.n	8002218 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002202:	6879      	ldr	r1, [r7, #4]
 8002204:	2301      	movs	r3, #1
 8002206:	425b      	negs	r3, r3
 8002208:	2200      	movs	r2, #0
 800220a:	0018      	movs	r0, r3
 800220c:	f000 f8e8 	bl	80023e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002210:	4b0e      	ldr	r3, [pc, #56]	@ (800224c <HAL_InitTick+0x90>)
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	601a      	str	r2, [r3, #0]
 8002216:	e00d      	b.n	8002234 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002218:	230f      	movs	r3, #15
 800221a:	18fb      	adds	r3, r7, r3
 800221c:	2201      	movs	r2, #1
 800221e:	701a      	strb	r2, [r3, #0]
 8002220:	e008      	b.n	8002234 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002222:	230f      	movs	r3, #15
 8002224:	18fb      	adds	r3, r7, r3
 8002226:	2201      	movs	r2, #1
 8002228:	701a      	strb	r2, [r3, #0]
 800222a:	e003      	b.n	8002234 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800222c:	230f      	movs	r3, #15
 800222e:	18fb      	adds	r3, r7, r3
 8002230:	2201      	movs	r2, #1
 8002232:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002234:	230f      	movs	r3, #15
 8002236:	18fb      	adds	r3, r7, r3
 8002238:	781b      	ldrb	r3, [r3, #0]
}
 800223a:	0018      	movs	r0, r3
 800223c:	46bd      	mov	sp, r7
 800223e:	b005      	add	sp, #20
 8002240:	bd90      	pop	{r4, r7, pc}
 8002242:	46c0      	nop			@ (mov r8, r8)
 8002244:	20000068 	.word	0x20000068
 8002248:	20000060 	.word	0x20000060
 800224c:	20000064 	.word	0x20000064

08002250 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002254:	4b05      	ldr	r3, [pc, #20]	@ (800226c <HAL_IncTick+0x1c>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	001a      	movs	r2, r3
 800225a:	4b05      	ldr	r3, [pc, #20]	@ (8002270 <HAL_IncTick+0x20>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	18d2      	adds	r2, r2, r3
 8002260:	4b03      	ldr	r3, [pc, #12]	@ (8002270 <HAL_IncTick+0x20>)
 8002262:	601a      	str	r2, [r3, #0]
}
 8002264:	46c0      	nop			@ (mov r8, r8)
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	46c0      	nop			@ (mov r8, r8)
 800226c:	20000068 	.word	0x20000068
 8002270:	20000248 	.word	0x20000248

08002274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  return uwTick;
 8002278:	4b02      	ldr	r3, [pc, #8]	@ (8002284 <HAL_GetTick+0x10>)
 800227a:	681b      	ldr	r3, [r3, #0]
}
 800227c:	0018      	movs	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	46c0      	nop			@ (mov r8, r8)
 8002284:	20000248 	.word	0x20000248

08002288 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	0002      	movs	r2, r0
 8002290:	1dfb      	adds	r3, r7, #7
 8002292:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002294:	1dfb      	adds	r3, r7, #7
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	2b7f      	cmp	r3, #127	@ 0x7f
 800229a:	d809      	bhi.n	80022b0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800229c:	1dfb      	adds	r3, r7, #7
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	001a      	movs	r2, r3
 80022a2:	231f      	movs	r3, #31
 80022a4:	401a      	ands	r2, r3
 80022a6:	4b04      	ldr	r3, [pc, #16]	@ (80022b8 <__NVIC_EnableIRQ+0x30>)
 80022a8:	2101      	movs	r1, #1
 80022aa:	4091      	lsls	r1, r2
 80022ac:	000a      	movs	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80022b0:	46c0      	nop			@ (mov r8, r8)
 80022b2:	46bd      	mov	sp, r7
 80022b4:	b002      	add	sp, #8
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	e000e100 	.word	0xe000e100

080022bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022bc:	b590      	push	{r4, r7, lr}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	0002      	movs	r2, r0
 80022c4:	6039      	str	r1, [r7, #0]
 80022c6:	1dfb      	adds	r3, r7, #7
 80022c8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80022ca:	1dfb      	adds	r3, r7, #7
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80022d0:	d828      	bhi.n	8002324 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022d2:	4a2f      	ldr	r2, [pc, #188]	@ (8002390 <__NVIC_SetPriority+0xd4>)
 80022d4:	1dfb      	adds	r3, r7, #7
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	b25b      	sxtb	r3, r3
 80022da:	089b      	lsrs	r3, r3, #2
 80022dc:	33c0      	adds	r3, #192	@ 0xc0
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	589b      	ldr	r3, [r3, r2]
 80022e2:	1dfa      	adds	r2, r7, #7
 80022e4:	7812      	ldrb	r2, [r2, #0]
 80022e6:	0011      	movs	r1, r2
 80022e8:	2203      	movs	r2, #3
 80022ea:	400a      	ands	r2, r1
 80022ec:	00d2      	lsls	r2, r2, #3
 80022ee:	21ff      	movs	r1, #255	@ 0xff
 80022f0:	4091      	lsls	r1, r2
 80022f2:	000a      	movs	r2, r1
 80022f4:	43d2      	mvns	r2, r2
 80022f6:	401a      	ands	r2, r3
 80022f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	019b      	lsls	r3, r3, #6
 80022fe:	22ff      	movs	r2, #255	@ 0xff
 8002300:	401a      	ands	r2, r3
 8002302:	1dfb      	adds	r3, r7, #7
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	0018      	movs	r0, r3
 8002308:	2303      	movs	r3, #3
 800230a:	4003      	ands	r3, r0
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002310:	481f      	ldr	r0, [pc, #124]	@ (8002390 <__NVIC_SetPriority+0xd4>)
 8002312:	1dfb      	adds	r3, r7, #7
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	b25b      	sxtb	r3, r3
 8002318:	089b      	lsrs	r3, r3, #2
 800231a:	430a      	orrs	r2, r1
 800231c:	33c0      	adds	r3, #192	@ 0xc0
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002322:	e031      	b.n	8002388 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002324:	4a1b      	ldr	r2, [pc, #108]	@ (8002394 <__NVIC_SetPriority+0xd8>)
 8002326:	1dfb      	adds	r3, r7, #7
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	0019      	movs	r1, r3
 800232c:	230f      	movs	r3, #15
 800232e:	400b      	ands	r3, r1
 8002330:	3b08      	subs	r3, #8
 8002332:	089b      	lsrs	r3, r3, #2
 8002334:	3306      	adds	r3, #6
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	18d3      	adds	r3, r2, r3
 800233a:	3304      	adds	r3, #4
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	1dfa      	adds	r2, r7, #7
 8002340:	7812      	ldrb	r2, [r2, #0]
 8002342:	0011      	movs	r1, r2
 8002344:	2203      	movs	r2, #3
 8002346:	400a      	ands	r2, r1
 8002348:	00d2      	lsls	r2, r2, #3
 800234a:	21ff      	movs	r1, #255	@ 0xff
 800234c:	4091      	lsls	r1, r2
 800234e:	000a      	movs	r2, r1
 8002350:	43d2      	mvns	r2, r2
 8002352:	401a      	ands	r2, r3
 8002354:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	019b      	lsls	r3, r3, #6
 800235a:	22ff      	movs	r2, #255	@ 0xff
 800235c:	401a      	ands	r2, r3
 800235e:	1dfb      	adds	r3, r7, #7
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	0018      	movs	r0, r3
 8002364:	2303      	movs	r3, #3
 8002366:	4003      	ands	r3, r0
 8002368:	00db      	lsls	r3, r3, #3
 800236a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800236c:	4809      	ldr	r0, [pc, #36]	@ (8002394 <__NVIC_SetPriority+0xd8>)
 800236e:	1dfb      	adds	r3, r7, #7
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	001c      	movs	r4, r3
 8002374:	230f      	movs	r3, #15
 8002376:	4023      	ands	r3, r4
 8002378:	3b08      	subs	r3, #8
 800237a:	089b      	lsrs	r3, r3, #2
 800237c:	430a      	orrs	r2, r1
 800237e:	3306      	adds	r3, #6
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	18c3      	adds	r3, r0, r3
 8002384:	3304      	adds	r3, #4
 8002386:	601a      	str	r2, [r3, #0]
}
 8002388:	46c0      	nop			@ (mov r8, r8)
 800238a:	46bd      	mov	sp, r7
 800238c:	b003      	add	sp, #12
 800238e:	bd90      	pop	{r4, r7, pc}
 8002390:	e000e100 	.word	0xe000e100
 8002394:	e000ed00 	.word	0xe000ed00

08002398 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	1e5a      	subs	r2, r3, #1
 80023a4:	2380      	movs	r3, #128	@ 0x80
 80023a6:	045b      	lsls	r3, r3, #17
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d301      	bcc.n	80023b0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ac:	2301      	movs	r3, #1
 80023ae:	e010      	b.n	80023d2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023b0:	4b0a      	ldr	r3, [pc, #40]	@ (80023dc <SysTick_Config+0x44>)
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	3a01      	subs	r2, #1
 80023b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023b8:	2301      	movs	r3, #1
 80023ba:	425b      	negs	r3, r3
 80023bc:	2103      	movs	r1, #3
 80023be:	0018      	movs	r0, r3
 80023c0:	f7ff ff7c 	bl	80022bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023c4:	4b05      	ldr	r3, [pc, #20]	@ (80023dc <SysTick_Config+0x44>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ca:	4b04      	ldr	r3, [pc, #16]	@ (80023dc <SysTick_Config+0x44>)
 80023cc:	2207      	movs	r2, #7
 80023ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	0018      	movs	r0, r3
 80023d4:	46bd      	mov	sp, r7
 80023d6:	b002      	add	sp, #8
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	46c0      	nop			@ (mov r8, r8)
 80023dc:	e000e010 	.word	0xe000e010

080023e0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60b9      	str	r1, [r7, #8]
 80023e8:	607a      	str	r2, [r7, #4]
 80023ea:	210f      	movs	r1, #15
 80023ec:	187b      	adds	r3, r7, r1
 80023ee:	1c02      	adds	r2, r0, #0
 80023f0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	187b      	adds	r3, r7, r1
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	b25b      	sxtb	r3, r3
 80023fa:	0011      	movs	r1, r2
 80023fc:	0018      	movs	r0, r3
 80023fe:	f7ff ff5d 	bl	80022bc <__NVIC_SetPriority>
}
 8002402:	46c0      	nop			@ (mov r8, r8)
 8002404:	46bd      	mov	sp, r7
 8002406:	b004      	add	sp, #16
 8002408:	bd80      	pop	{r7, pc}

0800240a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b082      	sub	sp, #8
 800240e:	af00      	add	r7, sp, #0
 8002410:	0002      	movs	r2, r0
 8002412:	1dfb      	adds	r3, r7, #7
 8002414:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002416:	1dfb      	adds	r3, r7, #7
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	b25b      	sxtb	r3, r3
 800241c:	0018      	movs	r0, r3
 800241e:	f7ff ff33 	bl	8002288 <__NVIC_EnableIRQ>
}
 8002422:	46c0      	nop			@ (mov r8, r8)
 8002424:	46bd      	mov	sp, r7
 8002426:	b002      	add	sp, #8
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	0018      	movs	r0, r3
 8002436:	f7ff ffaf 	bl	8002398 <SysTick_Config>
 800243a:	0003      	movs	r3, r0
}
 800243c:	0018      	movs	r0, r3
 800243e:	46bd      	mov	sp, r7
 8002440:	b002      	add	sp, #8
 8002442:	bd80      	pop	{r7, pc}

08002444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800244e:	2300      	movs	r3, #0
 8002450:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002452:	e147      	b.n	80026e4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2101      	movs	r1, #1
 800245a:	697a      	ldr	r2, [r7, #20]
 800245c:	4091      	lsls	r1, r2
 800245e:	000a      	movs	r2, r1
 8002460:	4013      	ands	r3, r2
 8002462:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d100      	bne.n	800246c <HAL_GPIO_Init+0x28>
 800246a:	e138      	b.n	80026de <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2203      	movs	r2, #3
 8002472:	4013      	ands	r3, r2
 8002474:	2b01      	cmp	r3, #1
 8002476:	d005      	beq.n	8002484 <HAL_GPIO_Init+0x40>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	2203      	movs	r2, #3
 800247e:	4013      	ands	r3, r2
 8002480:	2b02      	cmp	r3, #2
 8002482:	d130      	bne.n	80024e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	2203      	movs	r2, #3
 8002490:	409a      	lsls	r2, r3
 8002492:	0013      	movs	r3, r2
 8002494:	43da      	mvns	r2, r3
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	4013      	ands	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	68da      	ldr	r2, [r3, #12]
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	409a      	lsls	r2, r3
 80024a6:	0013      	movs	r3, r2
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024ba:	2201      	movs	r2, #1
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	409a      	lsls	r2, r3
 80024c0:	0013      	movs	r3, r2
 80024c2:	43da      	mvns	r2, r3
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	4013      	ands	r3, r2
 80024c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	091b      	lsrs	r3, r3, #4
 80024d0:	2201      	movs	r2, #1
 80024d2:	401a      	ands	r2, r3
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	409a      	lsls	r2, r3
 80024d8:	0013      	movs	r3, r2
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4313      	orrs	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	2203      	movs	r2, #3
 80024ec:	4013      	ands	r3, r2
 80024ee:	2b03      	cmp	r3, #3
 80024f0:	d017      	beq.n	8002522 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	2203      	movs	r2, #3
 80024fe:	409a      	lsls	r2, r3
 8002500:	0013      	movs	r3, r2
 8002502:	43da      	mvns	r2, r3
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	4013      	ands	r3, r2
 8002508:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	689a      	ldr	r2, [r3, #8]
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	409a      	lsls	r2, r3
 8002514:	0013      	movs	r3, r2
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	4313      	orrs	r3, r2
 800251a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2203      	movs	r2, #3
 8002528:	4013      	ands	r3, r2
 800252a:	2b02      	cmp	r3, #2
 800252c:	d123      	bne.n	8002576 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	08da      	lsrs	r2, r3, #3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3208      	adds	r2, #8
 8002536:	0092      	lsls	r2, r2, #2
 8002538:	58d3      	ldr	r3, [r2, r3]
 800253a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	2207      	movs	r2, #7
 8002540:	4013      	ands	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	220f      	movs	r2, #15
 8002546:	409a      	lsls	r2, r3
 8002548:	0013      	movs	r3, r2
 800254a:	43da      	mvns	r2, r3
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	4013      	ands	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	691a      	ldr	r2, [r3, #16]
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	2107      	movs	r1, #7
 800255a:	400b      	ands	r3, r1
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	409a      	lsls	r2, r3
 8002560:	0013      	movs	r3, r2
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	08da      	lsrs	r2, r3, #3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3208      	adds	r2, #8
 8002570:	0092      	lsls	r2, r2, #2
 8002572:	6939      	ldr	r1, [r7, #16]
 8002574:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	2203      	movs	r2, #3
 8002582:	409a      	lsls	r2, r3
 8002584:	0013      	movs	r3, r2
 8002586:	43da      	mvns	r2, r3
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	4013      	ands	r3, r2
 800258c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2203      	movs	r2, #3
 8002594:	401a      	ands	r2, r3
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	409a      	lsls	r2, r3
 800259c:	0013      	movs	r3, r2
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685a      	ldr	r2, [r3, #4]
 80025ae:	23c0      	movs	r3, #192	@ 0xc0
 80025b0:	029b      	lsls	r3, r3, #10
 80025b2:	4013      	ands	r3, r2
 80025b4:	d100      	bne.n	80025b8 <HAL_GPIO_Init+0x174>
 80025b6:	e092      	b.n	80026de <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80025b8:	4a50      	ldr	r2, [pc, #320]	@ (80026fc <HAL_GPIO_Init+0x2b8>)
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	089b      	lsrs	r3, r3, #2
 80025be:	3318      	adds	r3, #24
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	589b      	ldr	r3, [r3, r2]
 80025c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	2203      	movs	r2, #3
 80025ca:	4013      	ands	r3, r2
 80025cc:	00db      	lsls	r3, r3, #3
 80025ce:	220f      	movs	r2, #15
 80025d0:	409a      	lsls	r2, r3
 80025d2:	0013      	movs	r3, r2
 80025d4:	43da      	mvns	r2, r3
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	4013      	ands	r3, r2
 80025da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	23a0      	movs	r3, #160	@ 0xa0
 80025e0:	05db      	lsls	r3, r3, #23
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d013      	beq.n	800260e <HAL_GPIO_Init+0x1ca>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a45      	ldr	r2, [pc, #276]	@ (8002700 <HAL_GPIO_Init+0x2bc>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d00d      	beq.n	800260a <HAL_GPIO_Init+0x1c6>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a44      	ldr	r2, [pc, #272]	@ (8002704 <HAL_GPIO_Init+0x2c0>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d007      	beq.n	8002606 <HAL_GPIO_Init+0x1c2>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a43      	ldr	r2, [pc, #268]	@ (8002708 <HAL_GPIO_Init+0x2c4>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d101      	bne.n	8002602 <HAL_GPIO_Init+0x1be>
 80025fe:	2303      	movs	r3, #3
 8002600:	e006      	b.n	8002610 <HAL_GPIO_Init+0x1cc>
 8002602:	2305      	movs	r3, #5
 8002604:	e004      	b.n	8002610 <HAL_GPIO_Init+0x1cc>
 8002606:	2302      	movs	r3, #2
 8002608:	e002      	b.n	8002610 <HAL_GPIO_Init+0x1cc>
 800260a:	2301      	movs	r3, #1
 800260c:	e000      	b.n	8002610 <HAL_GPIO_Init+0x1cc>
 800260e:	2300      	movs	r3, #0
 8002610:	697a      	ldr	r2, [r7, #20]
 8002612:	2103      	movs	r1, #3
 8002614:	400a      	ands	r2, r1
 8002616:	00d2      	lsls	r2, r2, #3
 8002618:	4093      	lsls	r3, r2
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4313      	orrs	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002620:	4936      	ldr	r1, [pc, #216]	@ (80026fc <HAL_GPIO_Init+0x2b8>)
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	089b      	lsrs	r3, r3, #2
 8002626:	3318      	adds	r3, #24
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800262e:	4b33      	ldr	r3, [pc, #204]	@ (80026fc <HAL_GPIO_Init+0x2b8>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	43da      	mvns	r2, r3
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	4013      	ands	r3, r2
 800263c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685a      	ldr	r2, [r3, #4]
 8002642:	2380      	movs	r3, #128	@ 0x80
 8002644:	035b      	lsls	r3, r3, #13
 8002646:	4013      	ands	r3, r2
 8002648:	d003      	beq.n	8002652 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800264a:	693a      	ldr	r2, [r7, #16]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4313      	orrs	r3, r2
 8002650:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002652:	4b2a      	ldr	r3, [pc, #168]	@ (80026fc <HAL_GPIO_Init+0x2b8>)
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002658:	4b28      	ldr	r3, [pc, #160]	@ (80026fc <HAL_GPIO_Init+0x2b8>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	43da      	mvns	r2, r3
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	4013      	ands	r3, r2
 8002666:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685a      	ldr	r2, [r3, #4]
 800266c:	2380      	movs	r3, #128	@ 0x80
 800266e:	039b      	lsls	r3, r3, #14
 8002670:	4013      	ands	r3, r2
 8002672:	d003      	beq.n	800267c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	4313      	orrs	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800267c:	4b1f      	ldr	r3, [pc, #124]	@ (80026fc <HAL_GPIO_Init+0x2b8>)
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002682:	4a1e      	ldr	r2, [pc, #120]	@ (80026fc <HAL_GPIO_Init+0x2b8>)
 8002684:	2384      	movs	r3, #132	@ 0x84
 8002686:	58d3      	ldr	r3, [r2, r3]
 8002688:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	43da      	mvns	r2, r3
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	4013      	ands	r3, r2
 8002692:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685a      	ldr	r2, [r3, #4]
 8002698:	2380      	movs	r3, #128	@ 0x80
 800269a:	029b      	lsls	r3, r3, #10
 800269c:	4013      	ands	r3, r2
 800269e:	d003      	beq.n	80026a8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026a8:	4914      	ldr	r1, [pc, #80]	@ (80026fc <HAL_GPIO_Init+0x2b8>)
 80026aa:	2284      	movs	r2, #132	@ 0x84
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80026b0:	4a12      	ldr	r2, [pc, #72]	@ (80026fc <HAL_GPIO_Init+0x2b8>)
 80026b2:	2380      	movs	r3, #128	@ 0x80
 80026b4:	58d3      	ldr	r3, [r2, r3]
 80026b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	43da      	mvns	r2, r3
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	4013      	ands	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685a      	ldr	r2, [r3, #4]
 80026c6:	2380      	movs	r3, #128	@ 0x80
 80026c8:	025b      	lsls	r3, r3, #9
 80026ca:	4013      	ands	r3, r2
 80026cc:	d003      	beq.n	80026d6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80026ce:	693a      	ldr	r2, [r7, #16]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026d6:	4909      	ldr	r1, [pc, #36]	@ (80026fc <HAL_GPIO_Init+0x2b8>)
 80026d8:	2280      	movs	r2, #128	@ 0x80
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	3301      	adds	r3, #1
 80026e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	40da      	lsrs	r2, r3
 80026ec:	1e13      	subs	r3, r2, #0
 80026ee:	d000      	beq.n	80026f2 <HAL_GPIO_Init+0x2ae>
 80026f0:	e6b0      	b.n	8002454 <HAL_GPIO_Init+0x10>
  }
}
 80026f2:	46c0      	nop			@ (mov r8, r8)
 80026f4:	46c0      	nop			@ (mov r8, r8)
 80026f6:	46bd      	mov	sp, r7
 80026f8:	b006      	add	sp, #24
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40021800 	.word	0x40021800
 8002700:	50000400 	.word	0x50000400
 8002704:	50000800 	.word	0x50000800
 8002708:	50000c00 	.word	0x50000c00

0800270c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	000a      	movs	r2, r1
 8002716:	1cbb      	adds	r3, r7, #2
 8002718:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	1cba      	adds	r2, r7, #2
 8002720:	8812      	ldrh	r2, [r2, #0]
 8002722:	4013      	ands	r3, r2
 8002724:	d004      	beq.n	8002730 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002726:	230f      	movs	r3, #15
 8002728:	18fb      	adds	r3, r7, r3
 800272a:	2201      	movs	r2, #1
 800272c:	701a      	strb	r2, [r3, #0]
 800272e:	e003      	b.n	8002738 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002730:	230f      	movs	r3, #15
 8002732:	18fb      	adds	r3, r7, r3
 8002734:	2200      	movs	r2, #0
 8002736:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002738:	230f      	movs	r3, #15
 800273a:	18fb      	adds	r3, r7, r3
 800273c:	781b      	ldrb	r3, [r3, #0]
}
 800273e:	0018      	movs	r0, r3
 8002740:	46bd      	mov	sp, r7
 8002742:	b004      	add	sp, #16
 8002744:	bd80      	pop	{r7, pc}

08002746 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	b082      	sub	sp, #8
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
 800274e:	0008      	movs	r0, r1
 8002750:	0011      	movs	r1, r2
 8002752:	1cbb      	adds	r3, r7, #2
 8002754:	1c02      	adds	r2, r0, #0
 8002756:	801a      	strh	r2, [r3, #0]
 8002758:	1c7b      	adds	r3, r7, #1
 800275a:	1c0a      	adds	r2, r1, #0
 800275c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800275e:	1c7b      	adds	r3, r7, #1
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d004      	beq.n	8002770 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002766:	1cbb      	adds	r3, r7, #2
 8002768:	881a      	ldrh	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800276e:	e003      	b.n	8002778 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002770:	1cbb      	adds	r3, r7, #2
 8002772:	881a      	ldrh	r2, [r3, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002778:	46c0      	nop			@ (mov r8, r8)
 800277a:	46bd      	mov	sp, r7
 800277c:	b002      	add	sp, #8
 800277e:	bd80      	pop	{r7, pc}

08002780 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	000a      	movs	r2, r1
 800278a:	1cbb      	adds	r3, r7, #2
 800278c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	695b      	ldr	r3, [r3, #20]
 8002792:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002794:	1cbb      	adds	r3, r7, #2
 8002796:	881b      	ldrh	r3, [r3, #0]
 8002798:	68fa      	ldr	r2, [r7, #12]
 800279a:	4013      	ands	r3, r2
 800279c:	041a      	lsls	r2, r3, #16
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	43db      	mvns	r3, r3
 80027a2:	1cb9      	adds	r1, r7, #2
 80027a4:	8809      	ldrh	r1, [r1, #0]
 80027a6:	400b      	ands	r3, r1
 80027a8:	431a      	orrs	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	619a      	str	r2, [r3, #24]
}
 80027ae:	46c0      	nop			@ (mov r8, r8)
 80027b0:	46bd      	mov	sp, r7
 80027b2:	b004      	add	sp, #16
 80027b4:	bd80      	pop	{r7, pc}
	...

080027b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	0002      	movs	r2, r0
 80027c0:	1dbb      	adds	r3, r7, #6
 80027c2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80027c4:	4b10      	ldr	r3, [pc, #64]	@ (8002808 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	1dba      	adds	r2, r7, #6
 80027ca:	8812      	ldrh	r2, [r2, #0]
 80027cc:	4013      	ands	r3, r2
 80027ce:	d008      	beq.n	80027e2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80027d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002808 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80027d2:	1dba      	adds	r2, r7, #6
 80027d4:	8812      	ldrh	r2, [r2, #0]
 80027d6:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80027d8:	1dbb      	adds	r3, r7, #6
 80027da:	881b      	ldrh	r3, [r3, #0]
 80027dc:	0018      	movs	r0, r3
 80027de:	f000 f815 	bl	800280c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80027e2:	4b09      	ldr	r3, [pc, #36]	@ (8002808 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	1dba      	adds	r2, r7, #6
 80027e8:	8812      	ldrh	r2, [r2, #0]
 80027ea:	4013      	ands	r3, r2
 80027ec:	d008      	beq.n	8002800 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80027ee:	4b06      	ldr	r3, [pc, #24]	@ (8002808 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80027f0:	1dba      	adds	r2, r7, #6
 80027f2:	8812      	ldrh	r2, [r2, #0]
 80027f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80027f6:	1dbb      	adds	r3, r7, #6
 80027f8:	881b      	ldrh	r3, [r3, #0]
 80027fa:	0018      	movs	r0, r3
 80027fc:	f7fe fdae 	bl	800135c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002800:	46c0      	nop			@ (mov r8, r8)
 8002802:	46bd      	mov	sp, r7
 8002804:	b002      	add	sp, #8
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40021800 	.word	0x40021800

0800280c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	0002      	movs	r2, r0
 8002814:	1dbb      	adds	r3, r7, #6
 8002816:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002818:	46c0      	nop			@ (mov r8, r8)
 800281a:	46bd      	mov	sp, r7
 800281c:	b002      	add	sp, #8
 800281e:	bd80      	pop	{r7, pc}

08002820 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e08f      	b.n	8002952 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2241      	movs	r2, #65	@ 0x41
 8002836:	5c9b      	ldrb	r3, [r3, r2]
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d107      	bne.n	800284e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2240      	movs	r2, #64	@ 0x40
 8002842:	2100      	movs	r1, #0
 8002844:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	0018      	movs	r0, r3
 800284a:	f7ff fafd 	bl	8001e48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2241      	movs	r2, #65	@ 0x41
 8002852:	2124      	movs	r1, #36	@ 0x24
 8002854:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2101      	movs	r1, #1
 8002862:	438a      	bics	r2, r1
 8002864:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	493b      	ldr	r1, [pc, #236]	@ (800295c <HAL_I2C_Init+0x13c>)
 8002870:	400a      	ands	r2, r1
 8002872:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689a      	ldr	r2, [r3, #8]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4938      	ldr	r1, [pc, #224]	@ (8002960 <HAL_I2C_Init+0x140>)
 8002880:	400a      	ands	r2, r1
 8002882:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	2b01      	cmp	r3, #1
 800288a:	d108      	bne.n	800289e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2180      	movs	r1, #128	@ 0x80
 8002896:	0209      	lsls	r1, r1, #8
 8002898:	430a      	orrs	r2, r1
 800289a:	609a      	str	r2, [r3, #8]
 800289c:	e007      	b.n	80028ae <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	689a      	ldr	r2, [r3, #8]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2184      	movs	r1, #132	@ 0x84
 80028a8:	0209      	lsls	r1, r1, #8
 80028aa:	430a      	orrs	r2, r1
 80028ac:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d109      	bne.n	80028ca <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	685a      	ldr	r2, [r3, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2180      	movs	r1, #128	@ 0x80
 80028c2:	0109      	lsls	r1, r1, #4
 80028c4:	430a      	orrs	r2, r1
 80028c6:	605a      	str	r2, [r3, #4]
 80028c8:	e007      	b.n	80028da <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4923      	ldr	r1, [pc, #140]	@ (8002964 <HAL_I2C_Init+0x144>)
 80028d6:	400a      	ands	r2, r1
 80028d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4920      	ldr	r1, [pc, #128]	@ (8002968 <HAL_I2C_Init+0x148>)
 80028e6:	430a      	orrs	r2, r1
 80028e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68da      	ldr	r2, [r3, #12]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	491a      	ldr	r1, [pc, #104]	@ (8002960 <HAL_I2C_Init+0x140>)
 80028f6:	400a      	ands	r2, r1
 80028f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	691a      	ldr	r2, [r3, #16]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	431a      	orrs	r2, r3
 8002904:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	69d9      	ldr	r1, [r3, #28]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a1a      	ldr	r2, [r3, #32]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	430a      	orrs	r2, r1
 8002922:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2101      	movs	r1, #1
 8002930:	430a      	orrs	r2, r1
 8002932:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2241      	movs	r2, #65	@ 0x41
 800293e:	2120      	movs	r1, #32
 8002940:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2242      	movs	r2, #66	@ 0x42
 800294c:	2100      	movs	r1, #0
 800294e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	0018      	movs	r0, r3
 8002954:	46bd      	mov	sp, r7
 8002956:	b002      	add	sp, #8
 8002958:	bd80      	pop	{r7, pc}
 800295a:	46c0      	nop			@ (mov r8, r8)
 800295c:	f0ffffff 	.word	0xf0ffffff
 8002960:	ffff7fff 	.word	0xffff7fff
 8002964:	fffff7ff 	.word	0xfffff7ff
 8002968:	02008000 	.word	0x02008000

0800296c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800296c:	b590      	push	{r4, r7, lr}
 800296e:	b089      	sub	sp, #36	@ 0x24
 8002970:	af02      	add	r7, sp, #8
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	0008      	movs	r0, r1
 8002976:	607a      	str	r2, [r7, #4]
 8002978:	0019      	movs	r1, r3
 800297a:	230a      	movs	r3, #10
 800297c:	18fb      	adds	r3, r7, r3
 800297e:	1c02      	adds	r2, r0, #0
 8002980:	801a      	strh	r2, [r3, #0]
 8002982:	2308      	movs	r3, #8
 8002984:	18fb      	adds	r3, r7, r3
 8002986:	1c0a      	adds	r2, r1, #0
 8002988:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2241      	movs	r2, #65	@ 0x41
 800298e:	5c9b      	ldrb	r3, [r3, r2]
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b20      	cmp	r3, #32
 8002994:	d000      	beq.n	8002998 <HAL_I2C_Master_Transmit+0x2c>
 8002996:	e10a      	b.n	8002bae <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2240      	movs	r2, #64	@ 0x40
 800299c:	5c9b      	ldrb	r3, [r3, r2]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d101      	bne.n	80029a6 <HAL_I2C_Master_Transmit+0x3a>
 80029a2:	2302      	movs	r3, #2
 80029a4:	e104      	b.n	8002bb0 <HAL_I2C_Master_Transmit+0x244>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2240      	movs	r2, #64	@ 0x40
 80029aa:	2101      	movs	r1, #1
 80029ac:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029ae:	f7ff fc61 	bl	8002274 <HAL_GetTick>
 80029b2:	0003      	movs	r3, r0
 80029b4:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029b6:	2380      	movs	r3, #128	@ 0x80
 80029b8:	0219      	lsls	r1, r3, #8
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	2319      	movs	r3, #25
 80029c2:	2201      	movs	r2, #1
 80029c4:	f000 fa26 	bl	8002e14 <I2C_WaitOnFlagUntilTimeout>
 80029c8:	1e03      	subs	r3, r0, #0
 80029ca:	d001      	beq.n	80029d0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e0ef      	b.n	8002bb0 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2241      	movs	r2, #65	@ 0x41
 80029d4:	2121      	movs	r1, #33	@ 0x21
 80029d6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2242      	movs	r2, #66	@ 0x42
 80029dc:	2110      	movs	r1, #16
 80029de:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2200      	movs	r2, #0
 80029e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2208      	movs	r2, #8
 80029f0:	18ba      	adds	r2, r7, r2
 80029f2:	8812      	ldrh	r2, [r2, #0]
 80029f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2200      	movs	r2, #0
 80029fa:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	2bff      	cmp	r3, #255	@ 0xff
 8002a04:	d906      	bls.n	8002a14 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	22ff      	movs	r2, #255	@ 0xff
 8002a0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002a0c:	2380      	movs	r3, #128	@ 0x80
 8002a0e:	045b      	lsls	r3, r3, #17
 8002a10:	617b      	str	r3, [r7, #20]
 8002a12:	e007      	b.n	8002a24 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002a1e:	2380      	movs	r3, #128	@ 0x80
 8002a20:	049b      	lsls	r3, r3, #18
 8002a22:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d027      	beq.n	8002a7c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a30:	781a      	ldrb	r2, [r3, #0]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3c:	1c5a      	adds	r2, r3, #1
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a54:	3b01      	subs	r3, #1
 8002a56:	b29a      	uxth	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	3301      	adds	r3, #1
 8002a64:	b2da      	uxtb	r2, r3
 8002a66:	697c      	ldr	r4, [r7, #20]
 8002a68:	230a      	movs	r3, #10
 8002a6a:	18fb      	adds	r3, r7, r3
 8002a6c:	8819      	ldrh	r1, [r3, #0]
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	4b51      	ldr	r3, [pc, #324]	@ (8002bb8 <HAL_I2C_Master_Transmit+0x24c>)
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	0023      	movs	r3, r4
 8002a76:	f000 fc45 	bl	8003304 <I2C_TransferConfig>
 8002a7a:	e06f      	b.n	8002b5c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	697c      	ldr	r4, [r7, #20]
 8002a84:	230a      	movs	r3, #10
 8002a86:	18fb      	adds	r3, r7, r3
 8002a88:	8819      	ldrh	r1, [r3, #0]
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	4b4a      	ldr	r3, [pc, #296]	@ (8002bb8 <HAL_I2C_Master_Transmit+0x24c>)
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	0023      	movs	r3, r4
 8002a92:	f000 fc37 	bl	8003304 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002a96:	e061      	b.n	8002b5c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f000 fa10 	bl	8002ec4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002aa4:	1e03      	subs	r3, r0, #0
 8002aa6:	d001      	beq.n	8002aac <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e081      	b.n	8002bb0 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab0:	781a      	ldrb	r2, [r3, #0]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abc:	1c5a      	adds	r2, r3, #1
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	3b01      	subs	r3, #1
 8002aca:	b29a      	uxth	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d03a      	beq.n	8002b5c <HAL_I2C_Master_Transmit+0x1f0>
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d136      	bne.n	8002b5c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002aee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	9300      	str	r3, [sp, #0]
 8002af6:	0013      	movs	r3, r2
 8002af8:	2200      	movs	r2, #0
 8002afa:	2180      	movs	r1, #128	@ 0x80
 8002afc:	f000 f98a 	bl	8002e14 <I2C_WaitOnFlagUntilTimeout>
 8002b00:	1e03      	subs	r3, r0, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e053      	b.n	8002bb0 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2bff      	cmp	r3, #255	@ 0xff
 8002b10:	d911      	bls.n	8002b36 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	22ff      	movs	r2, #255	@ 0xff
 8002b16:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	2380      	movs	r3, #128	@ 0x80
 8002b20:	045c      	lsls	r4, r3, #17
 8002b22:	230a      	movs	r3, #10
 8002b24:	18fb      	adds	r3, r7, r3
 8002b26:	8819      	ldrh	r1, [r3, #0]
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	9300      	str	r3, [sp, #0]
 8002b2e:	0023      	movs	r3, r4
 8002b30:	f000 fbe8 	bl	8003304 <I2C_TransferConfig>
 8002b34:	e012      	b.n	8002b5c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b44:	b2da      	uxtb	r2, r3
 8002b46:	2380      	movs	r3, #128	@ 0x80
 8002b48:	049c      	lsls	r4, r3, #18
 8002b4a:	230a      	movs	r3, #10
 8002b4c:	18fb      	adds	r3, r7, r3
 8002b4e:	8819      	ldrh	r1, [r3, #0]
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	2300      	movs	r3, #0
 8002b54:	9300      	str	r3, [sp, #0]
 8002b56:	0023      	movs	r3, r4
 8002b58:	f000 fbd4 	bl	8003304 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d198      	bne.n	8002a98 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	f000 f9ef 	bl	8002f50 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b72:	1e03      	subs	r3, r0, #0
 8002b74:	d001      	beq.n	8002b7a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e01a      	b.n	8002bb0 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	490b      	ldr	r1, [pc, #44]	@ (8002bbc <HAL_I2C_Master_Transmit+0x250>)
 8002b8e:	400a      	ands	r2, r1
 8002b90:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2241      	movs	r2, #65	@ 0x41
 8002b96:	2120      	movs	r1, #32
 8002b98:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2242      	movs	r2, #66	@ 0x42
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2240      	movs	r2, #64	@ 0x40
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	e000      	b.n	8002bb0 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8002bae:	2302      	movs	r3, #2
  }
}
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	b007      	add	sp, #28
 8002bb6:	bd90      	pop	{r4, r7, pc}
 8002bb8:	80002000 	.word	0x80002000
 8002bbc:	fe00e800 	.word	0xfe00e800

08002bc0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002bc0:	b590      	push	{r4, r7, lr}
 8002bc2:	b089      	sub	sp, #36	@ 0x24
 8002bc4:	af02      	add	r7, sp, #8
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	0008      	movs	r0, r1
 8002bca:	607a      	str	r2, [r7, #4]
 8002bcc:	0019      	movs	r1, r3
 8002bce:	230a      	movs	r3, #10
 8002bd0:	18fb      	adds	r3, r7, r3
 8002bd2:	1c02      	adds	r2, r0, #0
 8002bd4:	801a      	strh	r2, [r3, #0]
 8002bd6:	2308      	movs	r3, #8
 8002bd8:	18fb      	adds	r3, r7, r3
 8002bda:	1c0a      	adds	r2, r1, #0
 8002bdc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2241      	movs	r2, #65	@ 0x41
 8002be2:	5c9b      	ldrb	r3, [r3, r2]
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b20      	cmp	r3, #32
 8002be8:	d000      	beq.n	8002bec <HAL_I2C_Master_Receive+0x2c>
 8002bea:	e0e8      	b.n	8002dbe <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2240      	movs	r2, #64	@ 0x40
 8002bf0:	5c9b      	ldrb	r3, [r3, r2]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d101      	bne.n	8002bfa <HAL_I2C_Master_Receive+0x3a>
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	e0e2      	b.n	8002dc0 <HAL_I2C_Master_Receive+0x200>
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2240      	movs	r2, #64	@ 0x40
 8002bfe:	2101      	movs	r1, #1
 8002c00:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c02:	f7ff fb37 	bl	8002274 <HAL_GetTick>
 8002c06:	0003      	movs	r3, r0
 8002c08:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c0a:	2380      	movs	r3, #128	@ 0x80
 8002c0c:	0219      	lsls	r1, r3, #8
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	2319      	movs	r3, #25
 8002c16:	2201      	movs	r2, #1
 8002c18:	f000 f8fc 	bl	8002e14 <I2C_WaitOnFlagUntilTimeout>
 8002c1c:	1e03      	subs	r3, r0, #0
 8002c1e:	d001      	beq.n	8002c24 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e0cd      	b.n	8002dc0 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2241      	movs	r2, #65	@ 0x41
 8002c28:	2122      	movs	r1, #34	@ 0x22
 8002c2a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2242      	movs	r2, #66	@ 0x42
 8002c30:	2110      	movs	r1, #16
 8002c32:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2200      	movs	r2, #0
 8002c38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2208      	movs	r2, #8
 8002c44:	18ba      	adds	r2, r7, r2
 8002c46:	8812      	ldrh	r2, [r2, #0]
 8002c48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	2bff      	cmp	r3, #255	@ 0xff
 8002c58:	d911      	bls.n	8002c7e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	22ff      	movs	r2, #255	@ 0xff
 8002c5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	2380      	movs	r3, #128	@ 0x80
 8002c68:	045c      	lsls	r4, r3, #17
 8002c6a:	230a      	movs	r3, #10
 8002c6c:	18fb      	adds	r3, r7, r3
 8002c6e:	8819      	ldrh	r1, [r3, #0]
 8002c70:	68f8      	ldr	r0, [r7, #12]
 8002c72:	4b55      	ldr	r3, [pc, #340]	@ (8002dc8 <HAL_I2C_Master_Receive+0x208>)
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	0023      	movs	r3, r4
 8002c78:	f000 fb44 	bl	8003304 <I2C_TransferConfig>
 8002c7c:	e076      	b.n	8002d6c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c8c:	b2da      	uxtb	r2, r3
 8002c8e:	2380      	movs	r3, #128	@ 0x80
 8002c90:	049c      	lsls	r4, r3, #18
 8002c92:	230a      	movs	r3, #10
 8002c94:	18fb      	adds	r3, r7, r3
 8002c96:	8819      	ldrh	r1, [r3, #0]
 8002c98:	68f8      	ldr	r0, [r7, #12]
 8002c9a:	4b4b      	ldr	r3, [pc, #300]	@ (8002dc8 <HAL_I2C_Master_Receive+0x208>)
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	0023      	movs	r3, r4
 8002ca0:	f000 fb30 	bl	8003304 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002ca4:	e062      	b.n	8002d6c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ca6:	697a      	ldr	r2, [r7, #20]
 8002ca8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	0018      	movs	r0, r3
 8002cae:	f000 f993 	bl	8002fd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002cb2:	1e03      	subs	r3, r0, #0
 8002cb4:	d001      	beq.n	8002cba <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e082      	b.n	8002dc0 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc4:	b2d2      	uxtb	r2, r2
 8002cc6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ccc:	1c5a      	adds	r2, r3, #1
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	b29a      	uxth	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d03a      	beq.n	8002d6c <HAL_I2C_Master_Receive+0x1ac>
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d136      	bne.n	8002d6c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002cfe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	0013      	movs	r3, r2
 8002d08:	2200      	movs	r2, #0
 8002d0a:	2180      	movs	r1, #128	@ 0x80
 8002d0c:	f000 f882 	bl	8002e14 <I2C_WaitOnFlagUntilTimeout>
 8002d10:	1e03      	subs	r3, r0, #0
 8002d12:	d001      	beq.n	8002d18 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e053      	b.n	8002dc0 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	2bff      	cmp	r3, #255	@ 0xff
 8002d20:	d911      	bls.n	8002d46 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	22ff      	movs	r2, #255	@ 0xff
 8002d26:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d2c:	b2da      	uxtb	r2, r3
 8002d2e:	2380      	movs	r3, #128	@ 0x80
 8002d30:	045c      	lsls	r4, r3, #17
 8002d32:	230a      	movs	r3, #10
 8002d34:	18fb      	adds	r3, r7, r3
 8002d36:	8819      	ldrh	r1, [r3, #0]
 8002d38:	68f8      	ldr	r0, [r7, #12]
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	9300      	str	r3, [sp, #0]
 8002d3e:	0023      	movs	r3, r4
 8002d40:	f000 fae0 	bl	8003304 <I2C_TransferConfig>
 8002d44:	e012      	b.n	8002d6c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d54:	b2da      	uxtb	r2, r3
 8002d56:	2380      	movs	r3, #128	@ 0x80
 8002d58:	049c      	lsls	r4, r3, #18
 8002d5a:	230a      	movs	r3, #10
 8002d5c:	18fb      	adds	r3, r7, r3
 8002d5e:	8819      	ldrh	r1, [r3, #0]
 8002d60:	68f8      	ldr	r0, [r7, #12]
 8002d62:	2300      	movs	r3, #0
 8002d64:	9300      	str	r3, [sp, #0]
 8002d66:	0023      	movs	r3, r4
 8002d68:	f000 facc 	bl	8003304 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d197      	bne.n	8002ca6 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	f000 f8e7 	bl	8002f50 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d82:	1e03      	subs	r3, r0, #0
 8002d84:	d001      	beq.n	8002d8a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e01a      	b.n	8002dc0 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	490b      	ldr	r1, [pc, #44]	@ (8002dcc <HAL_I2C_Master_Receive+0x20c>)
 8002d9e:	400a      	ands	r2, r1
 8002da0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2241      	movs	r2, #65	@ 0x41
 8002da6:	2120      	movs	r1, #32
 8002da8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2242      	movs	r2, #66	@ 0x42
 8002dae:	2100      	movs	r1, #0
 8002db0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2240      	movs	r2, #64	@ 0x40
 8002db6:	2100      	movs	r1, #0
 8002db8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	e000      	b.n	8002dc0 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8002dbe:	2302      	movs	r3, #2
  }
}
 8002dc0:	0018      	movs	r0, r3
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	b007      	add	sp, #28
 8002dc6:	bd90      	pop	{r4, r7, pc}
 8002dc8:	80002400 	.word	0x80002400
 8002dcc:	fe00e800 	.word	0xfe00e800

08002dd0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	2202      	movs	r2, #2
 8002de0:	4013      	ands	r3, r2
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d103      	bne.n	8002dee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2200      	movs	r2, #0
 8002dec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	2201      	movs	r2, #1
 8002df6:	4013      	ands	r3, r2
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d007      	beq.n	8002e0c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	699a      	ldr	r2, [r3, #24]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2101      	movs	r1, #1
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	619a      	str	r2, [r3, #24]
  }
}
 8002e0c:	46c0      	nop			@ (mov r8, r8)
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	b002      	add	sp, #8
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b084      	sub	sp, #16
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	603b      	str	r3, [r7, #0]
 8002e20:	1dfb      	adds	r3, r7, #7
 8002e22:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e24:	e03a      	b.n	8002e9c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	6839      	ldr	r1, [r7, #0]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f000 f971 	bl	8003114 <I2C_IsErrorOccurred>
 8002e32:	1e03      	subs	r3, r0, #0
 8002e34:	d001      	beq.n	8002e3a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e040      	b.n	8002ebc <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	d02d      	beq.n	8002e9c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e40:	f7ff fa18 	bl	8002274 <HAL_GetTick>
 8002e44:	0002      	movs	r2, r0
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	683a      	ldr	r2, [r7, #0]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d302      	bcc.n	8002e56 <I2C_WaitOnFlagUntilTimeout+0x42>
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d122      	bne.n	8002e9c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	68ba      	ldr	r2, [r7, #8]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	68ba      	ldr	r2, [r7, #8]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	425a      	negs	r2, r3
 8002e66:	4153      	adcs	r3, r2
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	001a      	movs	r2, r3
 8002e6c:	1dfb      	adds	r3, r7, #7
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d113      	bne.n	8002e9c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e78:	2220      	movs	r2, #32
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2241      	movs	r2, #65	@ 0x41
 8002e84:	2120      	movs	r1, #32
 8002e86:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2242      	movs	r2, #66	@ 0x42
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2240      	movs	r2, #64	@ 0x40
 8002e94:	2100      	movs	r1, #0
 8002e96:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e00f      	b.n	8002ebc <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	68ba      	ldr	r2, [r7, #8]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	68ba      	ldr	r2, [r7, #8]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	425a      	negs	r2, r3
 8002eac:	4153      	adcs	r3, r2
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	001a      	movs	r2, r3
 8002eb2:	1dfb      	adds	r3, r7, #7
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d0b5      	beq.n	8002e26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	b004      	add	sp, #16
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ed0:	e032      	b.n	8002f38 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	68b9      	ldr	r1, [r7, #8]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f000 f91b 	bl	8003114 <I2C_IsErrorOccurred>
 8002ede:	1e03      	subs	r3, r0, #0
 8002ee0:	d001      	beq.n	8002ee6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e030      	b.n	8002f48 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	d025      	beq.n	8002f38 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eec:	f7ff f9c2 	bl	8002274 <HAL_GetTick>
 8002ef0:	0002      	movs	r2, r0
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d302      	bcc.n	8002f02 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d11a      	bne.n	8002f38 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	2202      	movs	r2, #2
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d013      	beq.n	8002f38 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f14:	2220      	movs	r2, #32
 8002f16:	431a      	orrs	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2241      	movs	r2, #65	@ 0x41
 8002f20:	2120      	movs	r1, #32
 8002f22:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2242      	movs	r2, #66	@ 0x42
 8002f28:	2100      	movs	r1, #0
 8002f2a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2240      	movs	r2, #64	@ 0x40
 8002f30:	2100      	movs	r1, #0
 8002f32:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e007      	b.n	8002f48 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	2202      	movs	r2, #2
 8002f40:	4013      	ands	r3, r2
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d1c5      	bne.n	8002ed2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	0018      	movs	r0, r3
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	b004      	add	sp, #16
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f5c:	e02f      	b.n	8002fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	68b9      	ldr	r1, [r7, #8]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	0018      	movs	r0, r3
 8002f66:	f000 f8d5 	bl	8003114 <I2C_IsErrorOccurred>
 8002f6a:	1e03      	subs	r3, r0, #0
 8002f6c:	d001      	beq.n	8002f72 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e02d      	b.n	8002fce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f72:	f7ff f97f 	bl	8002274 <HAL_GetTick>
 8002f76:	0002      	movs	r2, r0
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	68ba      	ldr	r2, [r7, #8]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d302      	bcc.n	8002f88 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d11a      	bne.n	8002fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	4013      	ands	r3, r2
 8002f92:	2b20      	cmp	r3, #32
 8002f94:	d013      	beq.n	8002fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	431a      	orrs	r2, r3
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2241      	movs	r2, #65	@ 0x41
 8002fa6:	2120      	movs	r1, #32
 8002fa8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2242      	movs	r2, #66	@ 0x42
 8002fae:	2100      	movs	r1, #0
 8002fb0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2240      	movs	r2, #64	@ 0x40
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e007      	b.n	8002fce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	2220      	movs	r2, #32
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	2b20      	cmp	r3, #32
 8002fca:	d1c8      	bne.n	8002f5e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	0018      	movs	r0, r3
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	b004      	add	sp, #16
 8002fd4:	bd80      	pop	{r7, pc}
	...

08002fd8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	60f8      	str	r0, [r7, #12]
 8002fe0:	60b9      	str	r1, [r7, #8]
 8002fe2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fe4:	2317      	movs	r3, #23
 8002fe6:	18fb      	adds	r3, r7, r3
 8002fe8:	2200      	movs	r2, #0
 8002fea:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002fec:	e07b      	b.n	80030e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	68b9      	ldr	r1, [r7, #8]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f000 f88d 	bl	8003114 <I2C_IsErrorOccurred>
 8002ffa:	1e03      	subs	r3, r0, #0
 8002ffc:	d003      	beq.n	8003006 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8002ffe:	2317      	movs	r3, #23
 8003000:	18fb      	adds	r3, r7, r3
 8003002:	2201      	movs	r2, #1
 8003004:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	2220      	movs	r2, #32
 800300e:	4013      	ands	r3, r2
 8003010:	2b20      	cmp	r3, #32
 8003012:	d140      	bne.n	8003096 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8003014:	2117      	movs	r1, #23
 8003016:	187b      	adds	r3, r7, r1
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d13b      	bne.n	8003096 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	2204      	movs	r2, #4
 8003026:	4013      	ands	r3, r2
 8003028:	2b04      	cmp	r3, #4
 800302a:	d106      	bne.n	800303a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003030:	2b00      	cmp	r3, #0
 8003032:	d002      	beq.n	800303a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003034:	187b      	adds	r3, r7, r1
 8003036:	2200      	movs	r2, #0
 8003038:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	2210      	movs	r2, #16
 8003042:	4013      	ands	r3, r2
 8003044:	2b10      	cmp	r3, #16
 8003046:	d123      	bne.n	8003090 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2210      	movs	r2, #16
 800304e:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2204      	movs	r2, #4
 8003054:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2220      	movs	r2, #32
 800305c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4929      	ldr	r1, [pc, #164]	@ (8003110 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 800306a:	400a      	ands	r2, r1
 800306c:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2241      	movs	r2, #65	@ 0x41
 8003072:	2120      	movs	r1, #32
 8003074:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2242      	movs	r2, #66	@ 0x42
 800307a:	2100      	movs	r1, #0
 800307c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2240      	movs	r2, #64	@ 0x40
 8003082:	2100      	movs	r1, #0
 8003084:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003086:	2317      	movs	r3, #23
 8003088:	18fb      	adds	r3, r7, r3
 800308a:	2201      	movs	r2, #1
 800308c:	701a      	strb	r2, [r3, #0]
 800308e:	e002      	b.n	8003096 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003096:	f7ff f8ed 	bl	8002274 <HAL_GetTick>
 800309a:	0002      	movs	r2, r0
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	68ba      	ldr	r2, [r7, #8]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d302      	bcc.n	80030ac <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d11c      	bne.n	80030e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 80030ac:	2017      	movs	r0, #23
 80030ae:	183b      	adds	r3, r7, r0
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d117      	bne.n	80030e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	2204      	movs	r2, #4
 80030be:	4013      	ands	r3, r2
 80030c0:	2b04      	cmp	r3, #4
 80030c2:	d010      	beq.n	80030e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c8:	2220      	movs	r2, #32
 80030ca:	431a      	orrs	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2241      	movs	r2, #65	@ 0x41
 80030d4:	2120      	movs	r1, #32
 80030d6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2240      	movs	r2, #64	@ 0x40
 80030dc:	2100      	movs	r1, #0
 80030de:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80030e0:	183b      	adds	r3, r7, r0
 80030e2:	2201      	movs	r2, #1
 80030e4:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	2204      	movs	r2, #4
 80030ee:	4013      	ands	r3, r2
 80030f0:	2b04      	cmp	r3, #4
 80030f2:	d005      	beq.n	8003100 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80030f4:	2317      	movs	r3, #23
 80030f6:	18fb      	adds	r3, r7, r3
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d100      	bne.n	8003100 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80030fe:	e776      	b.n	8002fee <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8003100:	2317      	movs	r3, #23
 8003102:	18fb      	adds	r3, r7, r3
 8003104:	781b      	ldrb	r3, [r3, #0]
}
 8003106:	0018      	movs	r0, r3
 8003108:	46bd      	mov	sp, r7
 800310a:	b006      	add	sp, #24
 800310c:	bd80      	pop	{r7, pc}
 800310e:	46c0      	nop			@ (mov r8, r8)
 8003110:	fe00e800 	.word	0xfe00e800

08003114 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b08a      	sub	sp, #40	@ 0x28
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003120:	2327      	movs	r3, #39	@ 0x27
 8003122:	18fb      	adds	r3, r7, r3
 8003124:	2200      	movs	r2, #0
 8003126:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003130:	2300      	movs	r3, #0
 8003132:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	2210      	movs	r2, #16
 800313c:	4013      	ands	r3, r2
 800313e:	d100      	bne.n	8003142 <I2C_IsErrorOccurred+0x2e>
 8003140:	e079      	b.n	8003236 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2210      	movs	r2, #16
 8003148:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800314a:	e057      	b.n	80031fc <I2C_IsErrorOccurred+0xe8>
 800314c:	2227      	movs	r2, #39	@ 0x27
 800314e:	18bb      	adds	r3, r7, r2
 8003150:	18ba      	adds	r2, r7, r2
 8003152:	7812      	ldrb	r2, [r2, #0]
 8003154:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	3301      	adds	r3, #1
 800315a:	d04f      	beq.n	80031fc <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800315c:	f7ff f88a 	bl	8002274 <HAL_GetTick>
 8003160:	0002      	movs	r2, r0
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	429a      	cmp	r2, r3
 800316a:	d302      	bcc.n	8003172 <I2C_IsErrorOccurred+0x5e>
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d144      	bne.n	80031fc <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	2380      	movs	r3, #128	@ 0x80
 800317a:	01db      	lsls	r3, r3, #7
 800317c:	4013      	ands	r3, r2
 800317e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003180:	2013      	movs	r0, #19
 8003182:	183b      	adds	r3, r7, r0
 8003184:	68fa      	ldr	r2, [r7, #12]
 8003186:	2142      	movs	r1, #66	@ 0x42
 8003188:	5c52      	ldrb	r2, [r2, r1]
 800318a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	699a      	ldr	r2, [r3, #24]
 8003192:	2380      	movs	r3, #128	@ 0x80
 8003194:	021b      	lsls	r3, r3, #8
 8003196:	401a      	ands	r2, r3
 8003198:	2380      	movs	r3, #128	@ 0x80
 800319a:	021b      	lsls	r3, r3, #8
 800319c:	429a      	cmp	r2, r3
 800319e:	d126      	bne.n	80031ee <I2C_IsErrorOccurred+0xda>
 80031a0:	697a      	ldr	r2, [r7, #20]
 80031a2:	2380      	movs	r3, #128	@ 0x80
 80031a4:	01db      	lsls	r3, r3, #7
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d021      	beq.n	80031ee <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80031aa:	183b      	adds	r3, r7, r0
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	2b20      	cmp	r3, #32
 80031b0:	d01d      	beq.n	80031ee <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2180      	movs	r1, #128	@ 0x80
 80031be:	01c9      	lsls	r1, r1, #7
 80031c0:	430a      	orrs	r2, r1
 80031c2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80031c4:	f7ff f856 	bl	8002274 <HAL_GetTick>
 80031c8:	0003      	movs	r3, r0
 80031ca:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031cc:	e00f      	b.n	80031ee <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80031ce:	f7ff f851 	bl	8002274 <HAL_GetTick>
 80031d2:	0002      	movs	r2, r0
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b19      	cmp	r3, #25
 80031da:	d908      	bls.n	80031ee <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	2220      	movs	r2, #32
 80031e0:	4313      	orrs	r3, r2
 80031e2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80031e4:	2327      	movs	r3, #39	@ 0x27
 80031e6:	18fb      	adds	r3, r7, r3
 80031e8:	2201      	movs	r2, #1
 80031ea:	701a      	strb	r2, [r3, #0]

              break;
 80031ec:	e006      	b.n	80031fc <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	2220      	movs	r2, #32
 80031f6:	4013      	ands	r3, r2
 80031f8:	2b20      	cmp	r3, #32
 80031fa:	d1e8      	bne.n	80031ce <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	699b      	ldr	r3, [r3, #24]
 8003202:	2220      	movs	r2, #32
 8003204:	4013      	ands	r3, r2
 8003206:	2b20      	cmp	r3, #32
 8003208:	d004      	beq.n	8003214 <I2C_IsErrorOccurred+0x100>
 800320a:	2327      	movs	r3, #39	@ 0x27
 800320c:	18fb      	adds	r3, r7, r3
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d09b      	beq.n	800314c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003214:	2327      	movs	r3, #39	@ 0x27
 8003216:	18fb      	adds	r3, r7, r3
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d103      	bne.n	8003226 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2220      	movs	r2, #32
 8003224:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003226:	6a3b      	ldr	r3, [r7, #32]
 8003228:	2204      	movs	r2, #4
 800322a:	4313      	orrs	r3, r2
 800322c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800322e:	2327      	movs	r3, #39	@ 0x27
 8003230:	18fb      	adds	r3, r7, r3
 8003232:	2201      	movs	r2, #1
 8003234:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800323e:	69ba      	ldr	r2, [r7, #24]
 8003240:	2380      	movs	r3, #128	@ 0x80
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	4013      	ands	r3, r2
 8003246:	d00c      	beq.n	8003262 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003248:	6a3b      	ldr	r3, [r7, #32]
 800324a:	2201      	movs	r2, #1
 800324c:	4313      	orrs	r3, r2
 800324e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2280      	movs	r2, #128	@ 0x80
 8003256:	0052      	lsls	r2, r2, #1
 8003258:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800325a:	2327      	movs	r3, #39	@ 0x27
 800325c:	18fb      	adds	r3, r7, r3
 800325e:	2201      	movs	r2, #1
 8003260:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	2380      	movs	r3, #128	@ 0x80
 8003266:	00db      	lsls	r3, r3, #3
 8003268:	4013      	ands	r3, r2
 800326a:	d00c      	beq.n	8003286 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800326c:	6a3b      	ldr	r3, [r7, #32]
 800326e:	2208      	movs	r2, #8
 8003270:	4313      	orrs	r3, r2
 8003272:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2280      	movs	r2, #128	@ 0x80
 800327a:	00d2      	lsls	r2, r2, #3
 800327c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800327e:	2327      	movs	r3, #39	@ 0x27
 8003280:	18fb      	adds	r3, r7, r3
 8003282:	2201      	movs	r2, #1
 8003284:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	2380      	movs	r3, #128	@ 0x80
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	4013      	ands	r3, r2
 800328e:	d00c      	beq.n	80032aa <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003290:	6a3b      	ldr	r3, [r7, #32]
 8003292:	2202      	movs	r2, #2
 8003294:	4313      	orrs	r3, r2
 8003296:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2280      	movs	r2, #128	@ 0x80
 800329e:	0092      	lsls	r2, r2, #2
 80032a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032a2:	2327      	movs	r3, #39	@ 0x27
 80032a4:	18fb      	adds	r3, r7, r3
 80032a6:	2201      	movs	r2, #1
 80032a8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80032aa:	2327      	movs	r3, #39	@ 0x27
 80032ac:	18fb      	adds	r3, r7, r3
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d01d      	beq.n	80032f0 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	0018      	movs	r0, r3
 80032b8:	f7ff fd8a 	bl	8002dd0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	685a      	ldr	r2, [r3, #4]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	490e      	ldr	r1, [pc, #56]	@ (8003300 <I2C_IsErrorOccurred+0x1ec>)
 80032c8:	400a      	ands	r2, r1
 80032ca:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032d0:	6a3b      	ldr	r3, [r7, #32]
 80032d2:	431a      	orrs	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2241      	movs	r2, #65	@ 0x41
 80032dc:	2120      	movs	r1, #32
 80032de:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2242      	movs	r2, #66	@ 0x42
 80032e4:	2100      	movs	r1, #0
 80032e6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2240      	movs	r2, #64	@ 0x40
 80032ec:	2100      	movs	r1, #0
 80032ee:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80032f0:	2327      	movs	r3, #39	@ 0x27
 80032f2:	18fb      	adds	r3, r7, r3
 80032f4:	781b      	ldrb	r3, [r3, #0]
}
 80032f6:	0018      	movs	r0, r3
 80032f8:	46bd      	mov	sp, r7
 80032fa:	b00a      	add	sp, #40	@ 0x28
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	46c0      	nop			@ (mov r8, r8)
 8003300:	fe00e800 	.word	0xfe00e800

08003304 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003304:	b590      	push	{r4, r7, lr}
 8003306:	b087      	sub	sp, #28
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	0008      	movs	r0, r1
 800330e:	0011      	movs	r1, r2
 8003310:	607b      	str	r3, [r7, #4]
 8003312:	240a      	movs	r4, #10
 8003314:	193b      	adds	r3, r7, r4
 8003316:	1c02      	adds	r2, r0, #0
 8003318:	801a      	strh	r2, [r3, #0]
 800331a:	2009      	movs	r0, #9
 800331c:	183b      	adds	r3, r7, r0
 800331e:	1c0a      	adds	r2, r1, #0
 8003320:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003322:	193b      	adds	r3, r7, r4
 8003324:	881b      	ldrh	r3, [r3, #0]
 8003326:	059b      	lsls	r3, r3, #22
 8003328:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800332a:	183b      	adds	r3, r7, r0
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	0419      	lsls	r1, r3, #16
 8003330:	23ff      	movs	r3, #255	@ 0xff
 8003332:	041b      	lsls	r3, r3, #16
 8003334:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003336:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800333c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800333e:	4313      	orrs	r3, r2
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	085b      	lsrs	r3, r3, #1
 8003344:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800334e:	0d51      	lsrs	r1, r2, #21
 8003350:	2280      	movs	r2, #128	@ 0x80
 8003352:	00d2      	lsls	r2, r2, #3
 8003354:	400a      	ands	r2, r1
 8003356:	4907      	ldr	r1, [pc, #28]	@ (8003374 <I2C_TransferConfig+0x70>)
 8003358:	430a      	orrs	r2, r1
 800335a:	43d2      	mvns	r2, r2
 800335c:	401a      	ands	r2, r3
 800335e:	0011      	movs	r1, r2
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	430a      	orrs	r2, r1
 8003368:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800336a:	46c0      	nop			@ (mov r8, r8)
 800336c:	46bd      	mov	sp, r7
 800336e:	b007      	add	sp, #28
 8003370:	bd90      	pop	{r4, r7, pc}
 8003372:	46c0      	nop			@ (mov r8, r8)
 8003374:	03ff63ff 	.word	0x03ff63ff

08003378 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2241      	movs	r2, #65	@ 0x41
 8003386:	5c9b      	ldrb	r3, [r3, r2]
 8003388:	b2db      	uxtb	r3, r3
 800338a:	2b20      	cmp	r3, #32
 800338c:	d138      	bne.n	8003400 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2240      	movs	r2, #64	@ 0x40
 8003392:	5c9b      	ldrb	r3, [r3, r2]
 8003394:	2b01      	cmp	r3, #1
 8003396:	d101      	bne.n	800339c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003398:	2302      	movs	r3, #2
 800339a:	e032      	b.n	8003402 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2240      	movs	r2, #64	@ 0x40
 80033a0:	2101      	movs	r1, #1
 80033a2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2241      	movs	r2, #65	@ 0x41
 80033a8:	2124      	movs	r1, #36	@ 0x24
 80033aa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2101      	movs	r1, #1
 80033b8:	438a      	bics	r2, r1
 80033ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4911      	ldr	r1, [pc, #68]	@ (800340c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80033c8:	400a      	ands	r2, r1
 80033ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6819      	ldr	r1, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2101      	movs	r1, #1
 80033e8:	430a      	orrs	r2, r1
 80033ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2241      	movs	r2, #65	@ 0x41
 80033f0:	2120      	movs	r1, #32
 80033f2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2240      	movs	r2, #64	@ 0x40
 80033f8:	2100      	movs	r1, #0
 80033fa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80033fc:	2300      	movs	r3, #0
 80033fe:	e000      	b.n	8003402 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003400:	2302      	movs	r3, #2
  }
}
 8003402:	0018      	movs	r0, r3
 8003404:	46bd      	mov	sp, r7
 8003406:	b002      	add	sp, #8
 8003408:	bd80      	pop	{r7, pc}
 800340a:	46c0      	nop			@ (mov r8, r8)
 800340c:	ffffefff 	.word	0xffffefff

08003410 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2241      	movs	r2, #65	@ 0x41
 800341e:	5c9b      	ldrb	r3, [r3, r2]
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b20      	cmp	r3, #32
 8003424:	d139      	bne.n	800349a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2240      	movs	r2, #64	@ 0x40
 800342a:	5c9b      	ldrb	r3, [r3, r2]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d101      	bne.n	8003434 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003430:	2302      	movs	r3, #2
 8003432:	e033      	b.n	800349c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2240      	movs	r2, #64	@ 0x40
 8003438:	2101      	movs	r1, #1
 800343a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2241      	movs	r2, #65	@ 0x41
 8003440:	2124      	movs	r1, #36	@ 0x24
 8003442:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2101      	movs	r1, #1
 8003450:	438a      	bics	r2, r1
 8003452:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	4a11      	ldr	r2, [pc, #68]	@ (80034a4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003460:	4013      	ands	r3, r2
 8003462:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	021b      	lsls	r3, r3, #8
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	4313      	orrs	r3, r2
 800346c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2101      	movs	r1, #1
 8003482:	430a      	orrs	r2, r1
 8003484:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2241      	movs	r2, #65	@ 0x41
 800348a:	2120      	movs	r1, #32
 800348c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2240      	movs	r2, #64	@ 0x40
 8003492:	2100      	movs	r1, #0
 8003494:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003496:	2300      	movs	r3, #0
 8003498:	e000      	b.n	800349c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800349a:	2302      	movs	r3, #2
  }
}
 800349c:	0018      	movs	r0, r3
 800349e:	46bd      	mov	sp, r7
 80034a0:	b004      	add	sp, #16
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	fffff0ff 	.word	0xfffff0ff

080034a8 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034ac:	4b04      	ldr	r3, [pc, #16]	@ (80034c0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	4b03      	ldr	r3, [pc, #12]	@ (80034c0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80034b2:	2180      	movs	r1, #128	@ 0x80
 80034b4:	0049      	lsls	r1, r1, #1
 80034b6:	430a      	orrs	r2, r1
 80034b8:	601a      	str	r2, [r3, #0]
}
 80034ba:	46c0      	nop			@ (mov r8, r8)
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	40007000 	.word	0x40007000

080034c4 <HAL_PWR_DisableBkUpAccess>:
/**
  * @brief  Disable access to the backup domain
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 80034c8:	4b04      	ldr	r3, [pc, #16]	@ (80034dc <HAL_PWR_DisableBkUpAccess+0x18>)
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	4b03      	ldr	r3, [pc, #12]	@ (80034dc <HAL_PWR_DisableBkUpAccess+0x18>)
 80034ce:	4904      	ldr	r1, [pc, #16]	@ (80034e0 <HAL_PWR_DisableBkUpAccess+0x1c>)
 80034d0:	400a      	ands	r2, r1
 80034d2:	601a      	str	r2, [r3, #0]
}
 80034d4:	46c0      	nop			@ (mov r8, r8)
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	46c0      	nop			@ (mov r8, r8)
 80034dc:	40007000 	.word	0x40007000
 80034e0:	fffffeff 	.word	0xfffffeff

080034e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80034ec:	4b19      	ldr	r3, [pc, #100]	@ (8003554 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a19      	ldr	r2, [pc, #100]	@ (8003558 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80034f2:	4013      	ands	r3, r2
 80034f4:	0019      	movs	r1, r3
 80034f6:	4b17      	ldr	r3, [pc, #92]	@ (8003554 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	2380      	movs	r3, #128	@ 0x80
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	429a      	cmp	r2, r3
 8003506:	d11f      	bne.n	8003548 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003508:	4b14      	ldr	r3, [pc, #80]	@ (800355c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	0013      	movs	r3, r2
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	189b      	adds	r3, r3, r2
 8003512:	005b      	lsls	r3, r3, #1
 8003514:	4912      	ldr	r1, [pc, #72]	@ (8003560 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003516:	0018      	movs	r0, r3
 8003518:	f7fc fdf4 	bl	8000104 <__udivsi3>
 800351c:	0003      	movs	r3, r0
 800351e:	3301      	adds	r3, #1
 8003520:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003522:	e008      	b.n	8003536 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d003      	beq.n	8003532 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	3b01      	subs	r3, #1
 800352e:	60fb      	str	r3, [r7, #12]
 8003530:	e001      	b.n	8003536 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e009      	b.n	800354a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003536:	4b07      	ldr	r3, [pc, #28]	@ (8003554 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003538:	695a      	ldr	r2, [r3, #20]
 800353a:	2380      	movs	r3, #128	@ 0x80
 800353c:	00db      	lsls	r3, r3, #3
 800353e:	401a      	ands	r2, r3
 8003540:	2380      	movs	r3, #128	@ 0x80
 8003542:	00db      	lsls	r3, r3, #3
 8003544:	429a      	cmp	r2, r3
 8003546:	d0ed      	beq.n	8003524 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003548:	2300      	movs	r3, #0
}
 800354a:	0018      	movs	r0, r3
 800354c:	46bd      	mov	sp, r7
 800354e:	b004      	add	sp, #16
 8003550:	bd80      	pop	{r7, pc}
 8003552:	46c0      	nop			@ (mov r8, r8)
 8003554:	40007000 	.word	0x40007000
 8003558:	fffff9ff 	.word	0xfffff9ff
 800355c:	20000060 	.word	0x20000060
 8003560:	000f4240 	.word	0x000f4240

08003564 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b088      	sub	sp, #32
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e2fe      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2201      	movs	r2, #1
 800357c:	4013      	ands	r3, r2
 800357e:	d100      	bne.n	8003582 <HAL_RCC_OscConfig+0x1e>
 8003580:	e07c      	b.n	800367c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003582:	4bc3      	ldr	r3, [pc, #780]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	2238      	movs	r2, #56	@ 0x38
 8003588:	4013      	ands	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800358c:	4bc0      	ldr	r3, [pc, #768]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	2203      	movs	r2, #3
 8003592:	4013      	ands	r3, r2
 8003594:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	2b10      	cmp	r3, #16
 800359a:	d102      	bne.n	80035a2 <HAL_RCC_OscConfig+0x3e>
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	2b03      	cmp	r3, #3
 80035a0:	d002      	beq.n	80035a8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	2b08      	cmp	r3, #8
 80035a6:	d10b      	bne.n	80035c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035a8:	4bb9      	ldr	r3, [pc, #740]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	2380      	movs	r3, #128	@ 0x80
 80035ae:	029b      	lsls	r3, r3, #10
 80035b0:	4013      	ands	r3, r2
 80035b2:	d062      	beq.n	800367a <HAL_RCC_OscConfig+0x116>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d15e      	bne.n	800367a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e2d9      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	2380      	movs	r3, #128	@ 0x80
 80035c6:	025b      	lsls	r3, r3, #9
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d107      	bne.n	80035dc <HAL_RCC_OscConfig+0x78>
 80035cc:	4bb0      	ldr	r3, [pc, #704]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	4baf      	ldr	r3, [pc, #700]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80035d2:	2180      	movs	r1, #128	@ 0x80
 80035d4:	0249      	lsls	r1, r1, #9
 80035d6:	430a      	orrs	r2, r1
 80035d8:	601a      	str	r2, [r3, #0]
 80035da:	e020      	b.n	800361e <HAL_RCC_OscConfig+0xba>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	23a0      	movs	r3, #160	@ 0xa0
 80035e2:	02db      	lsls	r3, r3, #11
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d10e      	bne.n	8003606 <HAL_RCC_OscConfig+0xa2>
 80035e8:	4ba9      	ldr	r3, [pc, #676]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	4ba8      	ldr	r3, [pc, #672]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80035ee:	2180      	movs	r1, #128	@ 0x80
 80035f0:	02c9      	lsls	r1, r1, #11
 80035f2:	430a      	orrs	r2, r1
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	4ba6      	ldr	r3, [pc, #664]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	4ba5      	ldr	r3, [pc, #660]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80035fc:	2180      	movs	r1, #128	@ 0x80
 80035fe:	0249      	lsls	r1, r1, #9
 8003600:	430a      	orrs	r2, r1
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	e00b      	b.n	800361e <HAL_RCC_OscConfig+0xba>
 8003606:	4ba2      	ldr	r3, [pc, #648]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	4ba1      	ldr	r3, [pc, #644]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800360c:	49a1      	ldr	r1, [pc, #644]	@ (8003894 <HAL_RCC_OscConfig+0x330>)
 800360e:	400a      	ands	r2, r1
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	4b9f      	ldr	r3, [pc, #636]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	4b9e      	ldr	r3, [pc, #632]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003618:	499f      	ldr	r1, [pc, #636]	@ (8003898 <HAL_RCC_OscConfig+0x334>)
 800361a:	400a      	ands	r2, r1
 800361c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d014      	beq.n	8003650 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003626:	f7fe fe25 	bl	8002274 <HAL_GetTick>
 800362a:	0003      	movs	r3, r0
 800362c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003630:	f7fe fe20 	bl	8002274 <HAL_GetTick>
 8003634:	0002      	movs	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b64      	cmp	r3, #100	@ 0x64
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e298      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003642:	4b93      	ldr	r3, [pc, #588]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	2380      	movs	r3, #128	@ 0x80
 8003648:	029b      	lsls	r3, r3, #10
 800364a:	4013      	ands	r3, r2
 800364c:	d0f0      	beq.n	8003630 <HAL_RCC_OscConfig+0xcc>
 800364e:	e015      	b.n	800367c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003650:	f7fe fe10 	bl	8002274 <HAL_GetTick>
 8003654:	0003      	movs	r3, r0
 8003656:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003658:	e008      	b.n	800366c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800365a:	f7fe fe0b 	bl	8002274 <HAL_GetTick>
 800365e:	0002      	movs	r2, r0
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b64      	cmp	r3, #100	@ 0x64
 8003666:	d901      	bls.n	800366c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e283      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800366c:	4b88      	ldr	r3, [pc, #544]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	2380      	movs	r3, #128	@ 0x80
 8003672:	029b      	lsls	r3, r3, #10
 8003674:	4013      	ands	r3, r2
 8003676:	d1f0      	bne.n	800365a <HAL_RCC_OscConfig+0xf6>
 8003678:	e000      	b.n	800367c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800367a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2202      	movs	r2, #2
 8003682:	4013      	ands	r3, r2
 8003684:	d100      	bne.n	8003688 <HAL_RCC_OscConfig+0x124>
 8003686:	e099      	b.n	80037bc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003688:	4b81      	ldr	r3, [pc, #516]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	2238      	movs	r2, #56	@ 0x38
 800368e:	4013      	ands	r3, r2
 8003690:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003692:	4b7f      	ldr	r3, [pc, #508]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	2203      	movs	r2, #3
 8003698:	4013      	ands	r3, r2
 800369a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	2b10      	cmp	r3, #16
 80036a0:	d102      	bne.n	80036a8 <HAL_RCC_OscConfig+0x144>
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d002      	beq.n	80036ae <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d135      	bne.n	800371a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036ae:	4b78      	ldr	r3, [pc, #480]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	2380      	movs	r3, #128	@ 0x80
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	4013      	ands	r3, r2
 80036b8:	d005      	beq.n	80036c6 <HAL_RCC_OscConfig+0x162>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e256      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036c6:	4b72      	ldr	r3, [pc, #456]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	4a74      	ldr	r2, [pc, #464]	@ (800389c <HAL_RCC_OscConfig+0x338>)
 80036cc:	4013      	ands	r3, r2
 80036ce:	0019      	movs	r1, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	021a      	lsls	r2, r3, #8
 80036d6:	4b6e      	ldr	r3, [pc, #440]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80036d8:	430a      	orrs	r2, r1
 80036da:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d112      	bne.n	8003708 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80036e2:	4b6b      	ldr	r3, [pc, #428]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a6e      	ldr	r2, [pc, #440]	@ (80038a0 <HAL_RCC_OscConfig+0x33c>)
 80036e8:	4013      	ands	r3, r2
 80036ea:	0019      	movs	r1, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	691a      	ldr	r2, [r3, #16]
 80036f0:	4b67      	ldr	r3, [pc, #412]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80036f2:	430a      	orrs	r2, r1
 80036f4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80036f6:	4b66      	ldr	r3, [pc, #408]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	0adb      	lsrs	r3, r3, #11
 80036fc:	2207      	movs	r2, #7
 80036fe:	4013      	ands	r3, r2
 8003700:	4a68      	ldr	r2, [pc, #416]	@ (80038a4 <HAL_RCC_OscConfig+0x340>)
 8003702:	40da      	lsrs	r2, r3
 8003704:	4b68      	ldr	r3, [pc, #416]	@ (80038a8 <HAL_RCC_OscConfig+0x344>)
 8003706:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003708:	4b68      	ldr	r3, [pc, #416]	@ (80038ac <HAL_RCC_OscConfig+0x348>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	0018      	movs	r0, r3
 800370e:	f7fe fd55 	bl	80021bc <HAL_InitTick>
 8003712:	1e03      	subs	r3, r0, #0
 8003714:	d051      	beq.n	80037ba <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e22c      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d030      	beq.n	8003784 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003722:	4b5b      	ldr	r3, [pc, #364]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a5e      	ldr	r2, [pc, #376]	@ (80038a0 <HAL_RCC_OscConfig+0x33c>)
 8003728:	4013      	ands	r3, r2
 800372a:	0019      	movs	r1, r3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691a      	ldr	r2, [r3, #16]
 8003730:	4b57      	ldr	r3, [pc, #348]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003732:	430a      	orrs	r2, r1
 8003734:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003736:	4b56      	ldr	r3, [pc, #344]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	4b55      	ldr	r3, [pc, #340]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800373c:	2180      	movs	r1, #128	@ 0x80
 800373e:	0049      	lsls	r1, r1, #1
 8003740:	430a      	orrs	r2, r1
 8003742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003744:	f7fe fd96 	bl	8002274 <HAL_GetTick>
 8003748:	0003      	movs	r3, r0
 800374a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800374c:	e008      	b.n	8003760 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800374e:	f7fe fd91 	bl	8002274 <HAL_GetTick>
 8003752:	0002      	movs	r2, r0
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b02      	cmp	r3, #2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e209      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003760:	4b4b      	ldr	r3, [pc, #300]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	2380      	movs	r3, #128	@ 0x80
 8003766:	00db      	lsls	r3, r3, #3
 8003768:	4013      	ands	r3, r2
 800376a:	d0f0      	beq.n	800374e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800376c:	4b48      	ldr	r3, [pc, #288]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	4a4a      	ldr	r2, [pc, #296]	@ (800389c <HAL_RCC_OscConfig+0x338>)
 8003772:	4013      	ands	r3, r2
 8003774:	0019      	movs	r1, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	021a      	lsls	r2, r3, #8
 800377c:	4b44      	ldr	r3, [pc, #272]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800377e:	430a      	orrs	r2, r1
 8003780:	605a      	str	r2, [r3, #4]
 8003782:	e01b      	b.n	80037bc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003784:	4b42      	ldr	r3, [pc, #264]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	4b41      	ldr	r3, [pc, #260]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800378a:	4949      	ldr	r1, [pc, #292]	@ (80038b0 <HAL_RCC_OscConfig+0x34c>)
 800378c:	400a      	ands	r2, r1
 800378e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003790:	f7fe fd70 	bl	8002274 <HAL_GetTick>
 8003794:	0003      	movs	r3, r0
 8003796:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003798:	e008      	b.n	80037ac <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800379a:	f7fe fd6b 	bl	8002274 <HAL_GetTick>
 800379e:	0002      	movs	r2, r0
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e1e3      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037ac:	4b38      	ldr	r3, [pc, #224]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	2380      	movs	r3, #128	@ 0x80
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	4013      	ands	r3, r2
 80037b6:	d1f0      	bne.n	800379a <HAL_RCC_OscConfig+0x236>
 80037b8:	e000      	b.n	80037bc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037ba:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2208      	movs	r2, #8
 80037c2:	4013      	ands	r3, r2
 80037c4:	d047      	beq.n	8003856 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80037c6:	4b32      	ldr	r3, [pc, #200]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	2238      	movs	r2, #56	@ 0x38
 80037cc:	4013      	ands	r3, r2
 80037ce:	2b18      	cmp	r3, #24
 80037d0:	d10a      	bne.n	80037e8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80037d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80037d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037d6:	2202      	movs	r2, #2
 80037d8:	4013      	ands	r3, r2
 80037da:	d03c      	beq.n	8003856 <HAL_RCC_OscConfig+0x2f2>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d138      	bne.n	8003856 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e1c5      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	699b      	ldr	r3, [r3, #24]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d019      	beq.n	8003824 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80037f0:	4b27      	ldr	r3, [pc, #156]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80037f2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80037f4:	4b26      	ldr	r3, [pc, #152]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 80037f6:	2101      	movs	r1, #1
 80037f8:	430a      	orrs	r2, r1
 80037fa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037fc:	f7fe fd3a 	bl	8002274 <HAL_GetTick>
 8003800:	0003      	movs	r3, r0
 8003802:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003804:	e008      	b.n	8003818 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003806:	f7fe fd35 	bl	8002274 <HAL_GetTick>
 800380a:	0002      	movs	r2, r0
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	2b02      	cmp	r3, #2
 8003812:	d901      	bls.n	8003818 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e1ad      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003818:	4b1d      	ldr	r3, [pc, #116]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800381a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800381c:	2202      	movs	r2, #2
 800381e:	4013      	ands	r3, r2
 8003820:	d0f1      	beq.n	8003806 <HAL_RCC_OscConfig+0x2a2>
 8003822:	e018      	b.n	8003856 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003824:	4b1a      	ldr	r3, [pc, #104]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003826:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003828:	4b19      	ldr	r3, [pc, #100]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800382a:	2101      	movs	r1, #1
 800382c:	438a      	bics	r2, r1
 800382e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003830:	f7fe fd20 	bl	8002274 <HAL_GetTick>
 8003834:	0003      	movs	r3, r0
 8003836:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003838:	e008      	b.n	800384c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800383a:	f7fe fd1b 	bl	8002274 <HAL_GetTick>
 800383e:	0002      	movs	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d901      	bls.n	800384c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e193      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800384c:	4b10      	ldr	r3, [pc, #64]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800384e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003850:	2202      	movs	r2, #2
 8003852:	4013      	ands	r3, r2
 8003854:	d1f1      	bne.n	800383a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	2204      	movs	r2, #4
 800385c:	4013      	ands	r3, r2
 800385e:	d100      	bne.n	8003862 <HAL_RCC_OscConfig+0x2fe>
 8003860:	e0c6      	b.n	80039f0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003862:	231f      	movs	r3, #31
 8003864:	18fb      	adds	r3, r7, r3
 8003866:	2200      	movs	r2, #0
 8003868:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800386a:	4b09      	ldr	r3, [pc, #36]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	2238      	movs	r2, #56	@ 0x38
 8003870:	4013      	ands	r3, r2
 8003872:	2b20      	cmp	r3, #32
 8003874:	d11e      	bne.n	80038b4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003876:	4b06      	ldr	r3, [pc, #24]	@ (8003890 <HAL_RCC_OscConfig+0x32c>)
 8003878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387a:	2202      	movs	r2, #2
 800387c:	4013      	ands	r3, r2
 800387e:	d100      	bne.n	8003882 <HAL_RCC_OscConfig+0x31e>
 8003880:	e0b6      	b.n	80039f0 <HAL_RCC_OscConfig+0x48c>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d000      	beq.n	800388c <HAL_RCC_OscConfig+0x328>
 800388a:	e0b1      	b.n	80039f0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e171      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
 8003890:	40021000 	.word	0x40021000
 8003894:	fffeffff 	.word	0xfffeffff
 8003898:	fffbffff 	.word	0xfffbffff
 800389c:	ffff80ff 	.word	0xffff80ff
 80038a0:	ffffc7ff 	.word	0xffffc7ff
 80038a4:	00f42400 	.word	0x00f42400
 80038a8:	20000060 	.word	0x20000060
 80038ac:	20000064 	.word	0x20000064
 80038b0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038b4:	4bb1      	ldr	r3, [pc, #708]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 80038b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038b8:	2380      	movs	r3, #128	@ 0x80
 80038ba:	055b      	lsls	r3, r3, #21
 80038bc:	4013      	ands	r3, r2
 80038be:	d101      	bne.n	80038c4 <HAL_RCC_OscConfig+0x360>
 80038c0:	2301      	movs	r3, #1
 80038c2:	e000      	b.n	80038c6 <HAL_RCC_OscConfig+0x362>
 80038c4:	2300      	movs	r3, #0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d011      	beq.n	80038ee <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80038ca:	4bac      	ldr	r3, [pc, #688]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 80038cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038ce:	4bab      	ldr	r3, [pc, #684]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 80038d0:	2180      	movs	r1, #128	@ 0x80
 80038d2:	0549      	lsls	r1, r1, #21
 80038d4:	430a      	orrs	r2, r1
 80038d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80038d8:	4ba8      	ldr	r3, [pc, #672]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 80038da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038dc:	2380      	movs	r3, #128	@ 0x80
 80038de:	055b      	lsls	r3, r3, #21
 80038e0:	4013      	ands	r3, r2
 80038e2:	60fb      	str	r3, [r7, #12]
 80038e4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80038e6:	231f      	movs	r3, #31
 80038e8:	18fb      	adds	r3, r7, r3
 80038ea:	2201      	movs	r2, #1
 80038ec:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038ee:	4ba4      	ldr	r3, [pc, #656]	@ (8003b80 <HAL_RCC_OscConfig+0x61c>)
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	2380      	movs	r3, #128	@ 0x80
 80038f4:	005b      	lsls	r3, r3, #1
 80038f6:	4013      	ands	r3, r2
 80038f8:	d11a      	bne.n	8003930 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038fa:	4ba1      	ldr	r3, [pc, #644]	@ (8003b80 <HAL_RCC_OscConfig+0x61c>)
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	4ba0      	ldr	r3, [pc, #640]	@ (8003b80 <HAL_RCC_OscConfig+0x61c>)
 8003900:	2180      	movs	r1, #128	@ 0x80
 8003902:	0049      	lsls	r1, r1, #1
 8003904:	430a      	orrs	r2, r1
 8003906:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003908:	f7fe fcb4 	bl	8002274 <HAL_GetTick>
 800390c:	0003      	movs	r3, r0
 800390e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003910:	e008      	b.n	8003924 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003912:	f7fe fcaf 	bl	8002274 <HAL_GetTick>
 8003916:	0002      	movs	r2, r0
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	2b02      	cmp	r3, #2
 800391e:	d901      	bls.n	8003924 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e127      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003924:	4b96      	ldr	r3, [pc, #600]	@ (8003b80 <HAL_RCC_OscConfig+0x61c>)
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	2380      	movs	r3, #128	@ 0x80
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	4013      	ands	r3, r2
 800392e:	d0f0      	beq.n	8003912 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d106      	bne.n	8003946 <HAL_RCC_OscConfig+0x3e2>
 8003938:	4b90      	ldr	r3, [pc, #576]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 800393a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800393c:	4b8f      	ldr	r3, [pc, #572]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 800393e:	2101      	movs	r1, #1
 8003940:	430a      	orrs	r2, r1
 8003942:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003944:	e01c      	b.n	8003980 <HAL_RCC_OscConfig+0x41c>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	2b05      	cmp	r3, #5
 800394c:	d10c      	bne.n	8003968 <HAL_RCC_OscConfig+0x404>
 800394e:	4b8b      	ldr	r3, [pc, #556]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003950:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003952:	4b8a      	ldr	r3, [pc, #552]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003954:	2104      	movs	r1, #4
 8003956:	430a      	orrs	r2, r1
 8003958:	65da      	str	r2, [r3, #92]	@ 0x5c
 800395a:	4b88      	ldr	r3, [pc, #544]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 800395c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800395e:	4b87      	ldr	r3, [pc, #540]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003960:	2101      	movs	r1, #1
 8003962:	430a      	orrs	r2, r1
 8003964:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003966:	e00b      	b.n	8003980 <HAL_RCC_OscConfig+0x41c>
 8003968:	4b84      	ldr	r3, [pc, #528]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 800396a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800396c:	4b83      	ldr	r3, [pc, #524]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 800396e:	2101      	movs	r1, #1
 8003970:	438a      	bics	r2, r1
 8003972:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003974:	4b81      	ldr	r3, [pc, #516]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003976:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003978:	4b80      	ldr	r3, [pc, #512]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 800397a:	2104      	movs	r1, #4
 800397c:	438a      	bics	r2, r1
 800397e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d014      	beq.n	80039b2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003988:	f7fe fc74 	bl	8002274 <HAL_GetTick>
 800398c:	0003      	movs	r3, r0
 800398e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003990:	e009      	b.n	80039a6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003992:	f7fe fc6f 	bl	8002274 <HAL_GetTick>
 8003996:	0002      	movs	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	4a79      	ldr	r2, [pc, #484]	@ (8003b84 <HAL_RCC_OscConfig+0x620>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e0e6      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039a6:	4b75      	ldr	r3, [pc, #468]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 80039a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039aa:	2202      	movs	r2, #2
 80039ac:	4013      	ands	r3, r2
 80039ae:	d0f0      	beq.n	8003992 <HAL_RCC_OscConfig+0x42e>
 80039b0:	e013      	b.n	80039da <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b2:	f7fe fc5f 	bl	8002274 <HAL_GetTick>
 80039b6:	0003      	movs	r3, r0
 80039b8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039ba:	e009      	b.n	80039d0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039bc:	f7fe fc5a 	bl	8002274 <HAL_GetTick>
 80039c0:	0002      	movs	r2, r0
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	4a6f      	ldr	r2, [pc, #444]	@ (8003b84 <HAL_RCC_OscConfig+0x620>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d901      	bls.n	80039d0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e0d1      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039d0:	4b6a      	ldr	r3, [pc, #424]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 80039d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d4:	2202      	movs	r2, #2
 80039d6:	4013      	ands	r3, r2
 80039d8:	d1f0      	bne.n	80039bc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80039da:	231f      	movs	r3, #31
 80039dc:	18fb      	adds	r3, r7, r3
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d105      	bne.n	80039f0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80039e4:	4b65      	ldr	r3, [pc, #404]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 80039e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039e8:	4b64      	ldr	r3, [pc, #400]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 80039ea:	4967      	ldr	r1, [pc, #412]	@ (8003b88 <HAL_RCC_OscConfig+0x624>)
 80039ec:	400a      	ands	r2, r1
 80039ee:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	69db      	ldr	r3, [r3, #28]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d100      	bne.n	80039fa <HAL_RCC_OscConfig+0x496>
 80039f8:	e0bb      	b.n	8003b72 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039fa:	4b60      	ldr	r3, [pc, #384]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	2238      	movs	r2, #56	@ 0x38
 8003a00:	4013      	ands	r3, r2
 8003a02:	2b10      	cmp	r3, #16
 8003a04:	d100      	bne.n	8003a08 <HAL_RCC_OscConfig+0x4a4>
 8003a06:	e07b      	b.n	8003b00 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	69db      	ldr	r3, [r3, #28]
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d156      	bne.n	8003abe <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a10:	4b5a      	ldr	r3, [pc, #360]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	4b59      	ldr	r3, [pc, #356]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003a16:	495d      	ldr	r1, [pc, #372]	@ (8003b8c <HAL_RCC_OscConfig+0x628>)
 8003a18:	400a      	ands	r2, r1
 8003a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1c:	f7fe fc2a 	bl	8002274 <HAL_GetTick>
 8003a20:	0003      	movs	r3, r0
 8003a22:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a24:	e008      	b.n	8003a38 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a26:	f7fe fc25 	bl	8002274 <HAL_GetTick>
 8003a2a:	0002      	movs	r2, r0
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d901      	bls.n	8003a38 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e09d      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a38:	4b50      	ldr	r3, [pc, #320]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	2380      	movs	r3, #128	@ 0x80
 8003a3e:	049b      	lsls	r3, r3, #18
 8003a40:	4013      	ands	r3, r2
 8003a42:	d1f0      	bne.n	8003a26 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a44:	4b4d      	ldr	r3, [pc, #308]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	4a51      	ldr	r2, [pc, #324]	@ (8003b90 <HAL_RCC_OscConfig+0x62c>)
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	0019      	movs	r1, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a1a      	ldr	r2, [r3, #32]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a56:	431a      	orrs	r2, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5c:	021b      	lsls	r3, r3, #8
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a64:	431a      	orrs	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a6a:	431a      	orrs	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a70:	431a      	orrs	r2, r3
 8003a72:	4b42      	ldr	r3, [pc, #264]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003a74:	430a      	orrs	r2, r1
 8003a76:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a78:	4b40      	ldr	r3, [pc, #256]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	4b3f      	ldr	r3, [pc, #252]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003a7e:	2180      	movs	r1, #128	@ 0x80
 8003a80:	0449      	lsls	r1, r1, #17
 8003a82:	430a      	orrs	r2, r1
 8003a84:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003a86:	4b3d      	ldr	r3, [pc, #244]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003a88:	68da      	ldr	r2, [r3, #12]
 8003a8a:	4b3c      	ldr	r3, [pc, #240]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003a8c:	2180      	movs	r1, #128	@ 0x80
 8003a8e:	0549      	lsls	r1, r1, #21
 8003a90:	430a      	orrs	r2, r1
 8003a92:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a94:	f7fe fbee 	bl	8002274 <HAL_GetTick>
 8003a98:	0003      	movs	r3, r0
 8003a9a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a9c:	e008      	b.n	8003ab0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a9e:	f7fe fbe9 	bl	8002274 <HAL_GetTick>
 8003aa2:	0002      	movs	r2, r0
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d901      	bls.n	8003ab0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e061      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ab0:	4b32      	ldr	r3, [pc, #200]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	2380      	movs	r3, #128	@ 0x80
 8003ab6:	049b      	lsls	r3, r3, #18
 8003ab8:	4013      	ands	r3, r2
 8003aba:	d0f0      	beq.n	8003a9e <HAL_RCC_OscConfig+0x53a>
 8003abc:	e059      	b.n	8003b72 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003abe:	4b2f      	ldr	r3, [pc, #188]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	4b2e      	ldr	r3, [pc, #184]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003ac4:	4931      	ldr	r1, [pc, #196]	@ (8003b8c <HAL_RCC_OscConfig+0x628>)
 8003ac6:	400a      	ands	r2, r1
 8003ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aca:	f7fe fbd3 	bl	8002274 <HAL_GetTick>
 8003ace:	0003      	movs	r3, r0
 8003ad0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad4:	f7fe fbce 	bl	8002274 <HAL_GetTick>
 8003ad8:	0002      	movs	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e046      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ae6:	4b25      	ldr	r3, [pc, #148]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	2380      	movs	r3, #128	@ 0x80
 8003aec:	049b      	lsls	r3, r3, #18
 8003aee:	4013      	ands	r3, r2
 8003af0:	d1f0      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003af2:	4b22      	ldr	r3, [pc, #136]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003af4:	68da      	ldr	r2, [r3, #12]
 8003af6:	4b21      	ldr	r3, [pc, #132]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003af8:	4926      	ldr	r1, [pc, #152]	@ (8003b94 <HAL_RCC_OscConfig+0x630>)
 8003afa:	400a      	ands	r2, r1
 8003afc:	60da      	str	r2, [r3, #12]
 8003afe:	e038      	b.n	8003b72 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	69db      	ldr	r3, [r3, #28]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d101      	bne.n	8003b0c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e033      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003b7c <HAL_RCC_OscConfig+0x618>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	2203      	movs	r2, #3
 8003b16:	401a      	ands	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d126      	bne.n	8003b6e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	2270      	movs	r2, #112	@ 0x70
 8003b24:	401a      	ands	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d11f      	bne.n	8003b6e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	23fe      	movs	r3, #254	@ 0xfe
 8003b32:	01db      	lsls	r3, r3, #7
 8003b34:	401a      	ands	r2, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d116      	bne.n	8003b6e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003b40:	697a      	ldr	r2, [r7, #20]
 8003b42:	23f8      	movs	r3, #248	@ 0xf8
 8003b44:	039b      	lsls	r3, r3, #14
 8003b46:	401a      	ands	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d10e      	bne.n	8003b6e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	23e0      	movs	r3, #224	@ 0xe0
 8003b54:	051b      	lsls	r3, r3, #20
 8003b56:	401a      	ands	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d106      	bne.n	8003b6e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	0f5b      	lsrs	r3, r3, #29
 8003b64:	075a      	lsls	r2, r3, #29
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d001      	beq.n	8003b72 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e000      	b.n	8003b74 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	0018      	movs	r0, r3
 8003b76:	46bd      	mov	sp, r7
 8003b78:	b008      	add	sp, #32
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	40021000 	.word	0x40021000
 8003b80:	40007000 	.word	0x40007000
 8003b84:	00001388 	.word	0x00001388
 8003b88:	efffffff 	.word	0xefffffff
 8003b8c:	feffffff 	.word	0xfeffffff
 8003b90:	11c1808c 	.word	0x11c1808c
 8003b94:	eefefffc 	.word	0xeefefffc

08003b98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d101      	bne.n	8003bac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e0e9      	b.n	8003d80 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bac:	4b76      	ldr	r3, [pc, #472]	@ (8003d88 <HAL_RCC_ClockConfig+0x1f0>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2207      	movs	r2, #7
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d91e      	bls.n	8003bf8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bba:	4b73      	ldr	r3, [pc, #460]	@ (8003d88 <HAL_RCC_ClockConfig+0x1f0>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2207      	movs	r2, #7
 8003bc0:	4393      	bics	r3, r2
 8003bc2:	0019      	movs	r1, r3
 8003bc4:	4b70      	ldr	r3, [pc, #448]	@ (8003d88 <HAL_RCC_ClockConfig+0x1f0>)
 8003bc6:	683a      	ldr	r2, [r7, #0]
 8003bc8:	430a      	orrs	r2, r1
 8003bca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003bcc:	f7fe fb52 	bl	8002274 <HAL_GetTick>
 8003bd0:	0003      	movs	r3, r0
 8003bd2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003bd4:	e009      	b.n	8003bea <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bd6:	f7fe fb4d 	bl	8002274 <HAL_GetTick>
 8003bda:	0002      	movs	r2, r0
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	4a6a      	ldr	r2, [pc, #424]	@ (8003d8c <HAL_RCC_ClockConfig+0x1f4>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e0ca      	b.n	8003d80 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003bea:	4b67      	ldr	r3, [pc, #412]	@ (8003d88 <HAL_RCC_ClockConfig+0x1f0>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	2207      	movs	r2, #7
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d1ee      	bne.n	8003bd6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2202      	movs	r2, #2
 8003bfe:	4013      	ands	r3, r2
 8003c00:	d015      	beq.n	8003c2e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2204      	movs	r2, #4
 8003c08:	4013      	ands	r3, r2
 8003c0a:	d006      	beq.n	8003c1a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003c0c:	4b60      	ldr	r3, [pc, #384]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003c0e:	689a      	ldr	r2, [r3, #8]
 8003c10:	4b5f      	ldr	r3, [pc, #380]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003c12:	21e0      	movs	r1, #224	@ 0xe0
 8003c14:	01c9      	lsls	r1, r1, #7
 8003c16:	430a      	orrs	r2, r1
 8003c18:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c1a:	4b5d      	ldr	r3, [pc, #372]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	4a5d      	ldr	r2, [pc, #372]	@ (8003d94 <HAL_RCC_ClockConfig+0x1fc>)
 8003c20:	4013      	ands	r3, r2
 8003c22:	0019      	movs	r1, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689a      	ldr	r2, [r3, #8]
 8003c28:	4b59      	ldr	r3, [pc, #356]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2201      	movs	r2, #1
 8003c34:	4013      	ands	r3, r2
 8003c36:	d057      	beq.n	8003ce8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d107      	bne.n	8003c50 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c40:	4b53      	ldr	r3, [pc, #332]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	2380      	movs	r3, #128	@ 0x80
 8003c46:	029b      	lsls	r3, r3, #10
 8003c48:	4013      	ands	r3, r2
 8003c4a:	d12b      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e097      	b.n	8003d80 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d107      	bne.n	8003c68 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c58:	4b4d      	ldr	r3, [pc, #308]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	2380      	movs	r3, #128	@ 0x80
 8003c5e:	049b      	lsls	r3, r3, #18
 8003c60:	4013      	ands	r3, r2
 8003c62:	d11f      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e08b      	b.n	8003d80 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d107      	bne.n	8003c80 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c70:	4b47      	ldr	r3, [pc, #284]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	2380      	movs	r3, #128	@ 0x80
 8003c76:	00db      	lsls	r3, r3, #3
 8003c78:	4013      	ands	r3, r2
 8003c7a:	d113      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e07f      	b.n	8003d80 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	2b03      	cmp	r3, #3
 8003c86:	d106      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c88:	4b41      	ldr	r3, [pc, #260]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003c8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c8c:	2202      	movs	r2, #2
 8003c8e:	4013      	ands	r3, r2
 8003c90:	d108      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e074      	b.n	8003d80 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c96:	4b3e      	ldr	r3, [pc, #248]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	d101      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e06d      	b.n	8003d80 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ca4:	4b3a      	ldr	r3, [pc, #232]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	2207      	movs	r2, #7
 8003caa:	4393      	bics	r3, r2
 8003cac:	0019      	movs	r1, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685a      	ldr	r2, [r3, #4]
 8003cb2:	4b37      	ldr	r3, [pc, #220]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cb8:	f7fe fadc 	bl	8002274 <HAL_GetTick>
 8003cbc:	0003      	movs	r3, r0
 8003cbe:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc0:	e009      	b.n	8003cd6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cc2:	f7fe fad7 	bl	8002274 <HAL_GetTick>
 8003cc6:	0002      	movs	r2, r0
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	4a2f      	ldr	r2, [pc, #188]	@ (8003d8c <HAL_RCC_ClockConfig+0x1f4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e054      	b.n	8003d80 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cd6:	4b2e      	ldr	r3, [pc, #184]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	2238      	movs	r2, #56	@ 0x38
 8003cdc:	401a      	ands	r2, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	00db      	lsls	r3, r3, #3
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d1ec      	bne.n	8003cc2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ce8:	4b27      	ldr	r3, [pc, #156]	@ (8003d88 <HAL_RCC_ClockConfig+0x1f0>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2207      	movs	r2, #7
 8003cee:	4013      	ands	r3, r2
 8003cf0:	683a      	ldr	r2, [r7, #0]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d21e      	bcs.n	8003d34 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cf6:	4b24      	ldr	r3, [pc, #144]	@ (8003d88 <HAL_RCC_ClockConfig+0x1f0>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2207      	movs	r2, #7
 8003cfc:	4393      	bics	r3, r2
 8003cfe:	0019      	movs	r1, r3
 8003d00:	4b21      	ldr	r3, [pc, #132]	@ (8003d88 <HAL_RCC_ClockConfig+0x1f0>)
 8003d02:	683a      	ldr	r2, [r7, #0]
 8003d04:	430a      	orrs	r2, r1
 8003d06:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d08:	f7fe fab4 	bl	8002274 <HAL_GetTick>
 8003d0c:	0003      	movs	r3, r0
 8003d0e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d10:	e009      	b.n	8003d26 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d12:	f7fe faaf 	bl	8002274 <HAL_GetTick>
 8003d16:	0002      	movs	r2, r0
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	4a1b      	ldr	r2, [pc, #108]	@ (8003d8c <HAL_RCC_ClockConfig+0x1f4>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e02c      	b.n	8003d80 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d26:	4b18      	ldr	r3, [pc, #96]	@ (8003d88 <HAL_RCC_ClockConfig+0x1f0>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2207      	movs	r2, #7
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d1ee      	bne.n	8003d12 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2204      	movs	r2, #4
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	d009      	beq.n	8003d52 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003d3e:	4b14      	ldr	r3, [pc, #80]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	4a15      	ldr	r2, [pc, #84]	@ (8003d98 <HAL_RCC_ClockConfig+0x200>)
 8003d44:	4013      	ands	r3, r2
 8003d46:	0019      	movs	r1, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68da      	ldr	r2, [r3, #12]
 8003d4c:	4b10      	ldr	r3, [pc, #64]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003d52:	f000 f829 	bl	8003da8 <HAL_RCC_GetSysClockFreq>
 8003d56:	0001      	movs	r1, r0
 8003d58:	4b0d      	ldr	r3, [pc, #52]	@ (8003d90 <HAL_RCC_ClockConfig+0x1f8>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	0a1b      	lsrs	r3, r3, #8
 8003d5e:	220f      	movs	r2, #15
 8003d60:	401a      	ands	r2, r3
 8003d62:	4b0e      	ldr	r3, [pc, #56]	@ (8003d9c <HAL_RCC_ClockConfig+0x204>)
 8003d64:	0092      	lsls	r2, r2, #2
 8003d66:	58d3      	ldr	r3, [r2, r3]
 8003d68:	221f      	movs	r2, #31
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	000a      	movs	r2, r1
 8003d6e:	40da      	lsrs	r2, r3
 8003d70:	4b0b      	ldr	r3, [pc, #44]	@ (8003da0 <HAL_RCC_ClockConfig+0x208>)
 8003d72:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003d74:	4b0b      	ldr	r3, [pc, #44]	@ (8003da4 <HAL_RCC_ClockConfig+0x20c>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	0018      	movs	r0, r3
 8003d7a:	f7fe fa1f 	bl	80021bc <HAL_InitTick>
 8003d7e:	0003      	movs	r3, r0
}
 8003d80:	0018      	movs	r0, r3
 8003d82:	46bd      	mov	sp, r7
 8003d84:	b004      	add	sp, #16
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	40022000 	.word	0x40022000
 8003d8c:	00001388 	.word	0x00001388
 8003d90:	40021000 	.word	0x40021000
 8003d94:	fffff0ff 	.word	0xfffff0ff
 8003d98:	ffff8fff 	.word	0xffff8fff
 8003d9c:	08005df0 	.word	0x08005df0
 8003da0:	20000060 	.word	0x20000060
 8003da4:	20000064 	.word	0x20000064

08003da8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003dae:	4b3c      	ldr	r3, [pc, #240]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	2238      	movs	r2, #56	@ 0x38
 8003db4:	4013      	ands	r3, r2
 8003db6:	d10f      	bne.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003db8:	4b39      	ldr	r3, [pc, #228]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	0adb      	lsrs	r3, r3, #11
 8003dbe:	2207      	movs	r2, #7
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	409a      	lsls	r2, r3
 8003dc6:	0013      	movs	r3, r2
 8003dc8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003dca:	6839      	ldr	r1, [r7, #0]
 8003dcc:	4835      	ldr	r0, [pc, #212]	@ (8003ea4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003dce:	f7fc f999 	bl	8000104 <__udivsi3>
 8003dd2:	0003      	movs	r3, r0
 8003dd4:	613b      	str	r3, [r7, #16]
 8003dd6:	e05d      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003dd8:	4b31      	ldr	r3, [pc, #196]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	2238      	movs	r2, #56	@ 0x38
 8003dde:	4013      	ands	r3, r2
 8003de0:	2b08      	cmp	r3, #8
 8003de2:	d102      	bne.n	8003dea <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003de4:	4b30      	ldr	r3, [pc, #192]	@ (8003ea8 <HAL_RCC_GetSysClockFreq+0x100>)
 8003de6:	613b      	str	r3, [r7, #16]
 8003de8:	e054      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003dea:	4b2d      	ldr	r3, [pc, #180]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	2238      	movs	r2, #56	@ 0x38
 8003df0:	4013      	ands	r3, r2
 8003df2:	2b10      	cmp	r3, #16
 8003df4:	d138      	bne.n	8003e68 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003df6:	4b2a      	ldr	r3, [pc, #168]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	2203      	movs	r2, #3
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e00:	4b27      	ldr	r3, [pc, #156]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	091b      	lsrs	r3, r3, #4
 8003e06:	2207      	movs	r2, #7
 8003e08:	4013      	ands	r3, r2
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2b03      	cmp	r3, #3
 8003e12:	d10d      	bne.n	8003e30 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e14:	68b9      	ldr	r1, [r7, #8]
 8003e16:	4824      	ldr	r0, [pc, #144]	@ (8003ea8 <HAL_RCC_GetSysClockFreq+0x100>)
 8003e18:	f7fc f974 	bl	8000104 <__udivsi3>
 8003e1c:	0003      	movs	r3, r0
 8003e1e:	0019      	movs	r1, r3
 8003e20:	4b1f      	ldr	r3, [pc, #124]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	0a1b      	lsrs	r3, r3, #8
 8003e26:	227f      	movs	r2, #127	@ 0x7f
 8003e28:	4013      	ands	r3, r2
 8003e2a:	434b      	muls	r3, r1
 8003e2c:	617b      	str	r3, [r7, #20]
        break;
 8003e2e:	e00d      	b.n	8003e4c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003e30:	68b9      	ldr	r1, [r7, #8]
 8003e32:	481c      	ldr	r0, [pc, #112]	@ (8003ea4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003e34:	f7fc f966 	bl	8000104 <__udivsi3>
 8003e38:	0003      	movs	r3, r0
 8003e3a:	0019      	movs	r1, r3
 8003e3c:	4b18      	ldr	r3, [pc, #96]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	0a1b      	lsrs	r3, r3, #8
 8003e42:	227f      	movs	r2, #127	@ 0x7f
 8003e44:	4013      	ands	r3, r2
 8003e46:	434b      	muls	r3, r1
 8003e48:	617b      	str	r3, [r7, #20]
        break;
 8003e4a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003e4c:	4b14      	ldr	r3, [pc, #80]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	0f5b      	lsrs	r3, r3, #29
 8003e52:	2207      	movs	r2, #7
 8003e54:	4013      	ands	r3, r2
 8003e56:	3301      	adds	r3, #1
 8003e58:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003e5a:	6879      	ldr	r1, [r7, #4]
 8003e5c:	6978      	ldr	r0, [r7, #20]
 8003e5e:	f7fc f951 	bl	8000104 <__udivsi3>
 8003e62:	0003      	movs	r3, r0
 8003e64:	613b      	str	r3, [r7, #16]
 8003e66:	e015      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003e68:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	2238      	movs	r2, #56	@ 0x38
 8003e6e:	4013      	ands	r3, r2
 8003e70:	2b20      	cmp	r3, #32
 8003e72:	d103      	bne.n	8003e7c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003e74:	2380      	movs	r3, #128	@ 0x80
 8003e76:	021b      	lsls	r3, r3, #8
 8003e78:	613b      	str	r3, [r7, #16]
 8003e7a:	e00b      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003e7c:	4b08      	ldr	r3, [pc, #32]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	2238      	movs	r2, #56	@ 0x38
 8003e82:	4013      	ands	r3, r2
 8003e84:	2b18      	cmp	r3, #24
 8003e86:	d103      	bne.n	8003e90 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003e88:	23fa      	movs	r3, #250	@ 0xfa
 8003e8a:	01db      	lsls	r3, r3, #7
 8003e8c:	613b      	str	r3, [r7, #16]
 8003e8e:	e001      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003e94:	693b      	ldr	r3, [r7, #16]
}
 8003e96:	0018      	movs	r0, r3
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	b006      	add	sp, #24
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	46c0      	nop			@ (mov r8, r8)
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	00f42400 	.word	0x00f42400
 8003ea8:	007a1200 	.word	0x007a1200

08003eac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b086      	sub	sp, #24
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003eb4:	2313      	movs	r3, #19
 8003eb6:	18fb      	adds	r3, r7, r3
 8003eb8:	2200      	movs	r2, #0
 8003eba:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ebc:	2312      	movs	r3, #18
 8003ebe:	18fb      	adds	r3, r7, r3
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	2380      	movs	r3, #128	@ 0x80
 8003eca:	029b      	lsls	r3, r3, #10
 8003ecc:	4013      	ands	r3, r2
 8003ece:	d100      	bne.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003ed0:	e0a3      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ed2:	2011      	movs	r0, #17
 8003ed4:	183b      	adds	r3, r7, r0
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eda:	4ba5      	ldr	r3, [pc, #660]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003edc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ede:	2380      	movs	r3, #128	@ 0x80
 8003ee0:	055b      	lsls	r3, r3, #21
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	d110      	bne.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ee6:	4ba2      	ldr	r3, [pc, #648]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ee8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003eea:	4ba1      	ldr	r3, [pc, #644]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003eec:	2180      	movs	r1, #128	@ 0x80
 8003eee:	0549      	lsls	r1, r1, #21
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003ef4:	4b9e      	ldr	r3, [pc, #632]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ef6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ef8:	2380      	movs	r3, #128	@ 0x80
 8003efa:	055b      	lsls	r3, r3, #21
 8003efc:	4013      	ands	r3, r2
 8003efe:	60bb      	str	r3, [r7, #8]
 8003f00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f02:	183b      	adds	r3, r7, r0
 8003f04:	2201      	movs	r2, #1
 8003f06:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f08:	4b9a      	ldr	r3, [pc, #616]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	4b99      	ldr	r3, [pc, #612]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003f0e:	2180      	movs	r1, #128	@ 0x80
 8003f10:	0049      	lsls	r1, r1, #1
 8003f12:	430a      	orrs	r2, r1
 8003f14:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f16:	f7fe f9ad 	bl	8002274 <HAL_GetTick>
 8003f1a:	0003      	movs	r3, r0
 8003f1c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f1e:	e00b      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f20:	f7fe f9a8 	bl	8002274 <HAL_GetTick>
 8003f24:	0002      	movs	r2, r0
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d904      	bls.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003f2e:	2313      	movs	r3, #19
 8003f30:	18fb      	adds	r3, r7, r3
 8003f32:	2203      	movs	r2, #3
 8003f34:	701a      	strb	r2, [r3, #0]
        break;
 8003f36:	e005      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f38:	4b8e      	ldr	r3, [pc, #568]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	2380      	movs	r3, #128	@ 0x80
 8003f3e:	005b      	lsls	r3, r3, #1
 8003f40:	4013      	ands	r3, r2
 8003f42:	d0ed      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003f44:	2313      	movs	r3, #19
 8003f46:	18fb      	adds	r3, r7, r3
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d154      	bne.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f4e:	4b88      	ldr	r3, [pc, #544]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f50:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f52:	23c0      	movs	r3, #192	@ 0xc0
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	4013      	ands	r3, r2
 8003f58:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d019      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d014      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f6a:	4b81      	ldr	r3, [pc, #516]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f6e:	4a82      	ldr	r2, [pc, #520]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003f70:	4013      	ands	r3, r2
 8003f72:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f74:	4b7e      	ldr	r3, [pc, #504]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f76:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f78:	4b7d      	ldr	r3, [pc, #500]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f7a:	2180      	movs	r1, #128	@ 0x80
 8003f7c:	0249      	lsls	r1, r1, #9
 8003f7e:	430a      	orrs	r2, r1
 8003f80:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f82:	4b7b      	ldr	r3, [pc, #492]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f86:	4b7a      	ldr	r3, [pc, #488]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f88:	497c      	ldr	r1, [pc, #496]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8003f8a:	400a      	ands	r2, r1
 8003f8c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f8e:	4b78      	ldr	r3, [pc, #480]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	2201      	movs	r2, #1
 8003f98:	4013      	ands	r3, r2
 8003f9a:	d016      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f9c:	f7fe f96a 	bl	8002274 <HAL_GetTick>
 8003fa0:	0003      	movs	r3, r0
 8003fa2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fa4:	e00c      	b.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fa6:	f7fe f965 	bl	8002274 <HAL_GetTick>
 8003faa:	0002      	movs	r2, r0
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	4a73      	ldr	r2, [pc, #460]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d904      	bls.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003fb6:	2313      	movs	r3, #19
 8003fb8:	18fb      	adds	r3, r7, r3
 8003fba:	2203      	movs	r2, #3
 8003fbc:	701a      	strb	r2, [r3, #0]
            break;
 8003fbe:	e004      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fc0:	4b6b      	ldr	r3, [pc, #428]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc4:	2202      	movs	r2, #2
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	d0ed      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003fca:	2313      	movs	r3, #19
 8003fcc:	18fb      	adds	r3, r7, r3
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d10a      	bne.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fd4:	4b66      	ldr	r3, [pc, #408]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fd8:	4a67      	ldr	r2, [pc, #412]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003fda:	4013      	ands	r3, r2
 8003fdc:	0019      	movs	r1, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003fe2:	4b63      	ldr	r3, [pc, #396]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fe4:	430a      	orrs	r2, r1
 8003fe6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003fe8:	e00c      	b.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003fea:	2312      	movs	r3, #18
 8003fec:	18fb      	adds	r3, r7, r3
 8003fee:	2213      	movs	r2, #19
 8003ff0:	18ba      	adds	r2, r7, r2
 8003ff2:	7812      	ldrb	r2, [r2, #0]
 8003ff4:	701a      	strb	r2, [r3, #0]
 8003ff6:	e005      	b.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ff8:	2312      	movs	r3, #18
 8003ffa:	18fb      	adds	r3, r7, r3
 8003ffc:	2213      	movs	r2, #19
 8003ffe:	18ba      	adds	r2, r7, r2
 8004000:	7812      	ldrb	r2, [r2, #0]
 8004002:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004004:	2311      	movs	r3, #17
 8004006:	18fb      	adds	r3, r7, r3
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d105      	bne.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800400e:	4b58      	ldr	r3, [pc, #352]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004010:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004012:	4b57      	ldr	r3, [pc, #348]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004014:	495b      	ldr	r1, [pc, #364]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8004016:	400a      	ands	r2, r1
 8004018:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2201      	movs	r2, #1
 8004020:	4013      	ands	r3, r2
 8004022:	d009      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004024:	4b52      	ldr	r3, [pc, #328]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004028:	2203      	movs	r2, #3
 800402a:	4393      	bics	r3, r2
 800402c:	0019      	movs	r1, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	4b4f      	ldr	r3, [pc, #316]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004034:	430a      	orrs	r2, r1
 8004036:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2210      	movs	r2, #16
 800403e:	4013      	ands	r3, r2
 8004040:	d009      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004042:	4b4b      	ldr	r3, [pc, #300]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004046:	4a50      	ldr	r2, [pc, #320]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8004048:	4013      	ands	r3, r2
 800404a:	0019      	movs	r1, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689a      	ldr	r2, [r3, #8]
 8004050:	4b47      	ldr	r3, [pc, #284]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004052:	430a      	orrs	r2, r1
 8004054:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	2380      	movs	r3, #128	@ 0x80
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	4013      	ands	r3, r2
 8004060:	d009      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004062:	4b43      	ldr	r3, [pc, #268]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004066:	4a49      	ldr	r2, [pc, #292]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004068:	4013      	ands	r3, r2
 800406a:	0019      	movs	r1, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	695a      	ldr	r2, [r3, #20]
 8004070:	4b3f      	ldr	r3, [pc, #252]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004072:	430a      	orrs	r2, r1
 8004074:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	2380      	movs	r3, #128	@ 0x80
 800407c:	00db      	lsls	r3, r3, #3
 800407e:	4013      	ands	r3, r2
 8004080:	d009      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004082:	4b3b      	ldr	r3, [pc, #236]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004086:	4a42      	ldr	r2, [pc, #264]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004088:	4013      	ands	r3, r2
 800408a:	0019      	movs	r1, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	699a      	ldr	r2, [r3, #24]
 8004090:	4b37      	ldr	r3, [pc, #220]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004092:	430a      	orrs	r2, r1
 8004094:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2220      	movs	r2, #32
 800409c:	4013      	ands	r3, r2
 800409e:	d009      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040a0:	4b33      	ldr	r3, [pc, #204]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a4:	4a3b      	ldr	r2, [pc, #236]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80040a6:	4013      	ands	r3, r2
 80040a8:	0019      	movs	r1, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	68da      	ldr	r2, [r3, #12]
 80040ae:	4b30      	ldr	r3, [pc, #192]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040b0:	430a      	orrs	r2, r1
 80040b2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	2380      	movs	r3, #128	@ 0x80
 80040ba:	01db      	lsls	r3, r3, #7
 80040bc:	4013      	ands	r3, r2
 80040be:	d015      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80040c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	0899      	lsrs	r1, r3, #2
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	69da      	ldr	r2, [r3, #28]
 80040cc:	4b28      	ldr	r3, [pc, #160]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040ce:	430a      	orrs	r2, r1
 80040d0:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	69da      	ldr	r2, [r3, #28]
 80040d6:	2380      	movs	r3, #128	@ 0x80
 80040d8:	05db      	lsls	r3, r3, #23
 80040da:	429a      	cmp	r2, r3
 80040dc:	d106      	bne.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80040de:	4b24      	ldr	r3, [pc, #144]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040e0:	68da      	ldr	r2, [r3, #12]
 80040e2:	4b23      	ldr	r3, [pc, #140]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040e4:	2180      	movs	r1, #128	@ 0x80
 80040e6:	0249      	lsls	r1, r1, #9
 80040e8:	430a      	orrs	r2, r1
 80040ea:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	2380      	movs	r3, #128	@ 0x80
 80040f2:	039b      	lsls	r3, r3, #14
 80040f4:	4013      	ands	r3, r2
 80040f6:	d016      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80040f8:	4b1d      	ldr	r3, [pc, #116]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040fc:	4a26      	ldr	r2, [pc, #152]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80040fe:	4013      	ands	r3, r2
 8004100:	0019      	movs	r1, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a1a      	ldr	r2, [r3, #32]
 8004106:	4b1a      	ldr	r3, [pc, #104]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004108:	430a      	orrs	r2, r1
 800410a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a1a      	ldr	r2, [r3, #32]
 8004110:	2380      	movs	r3, #128	@ 0x80
 8004112:	03db      	lsls	r3, r3, #15
 8004114:	429a      	cmp	r2, r3
 8004116:	d106      	bne.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004118:	4b15      	ldr	r3, [pc, #84]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800411a:	68da      	ldr	r2, [r3, #12]
 800411c:	4b14      	ldr	r3, [pc, #80]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800411e:	2180      	movs	r1, #128	@ 0x80
 8004120:	0449      	lsls	r1, r1, #17
 8004122:	430a      	orrs	r2, r1
 8004124:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	2380      	movs	r3, #128	@ 0x80
 800412c:	011b      	lsls	r3, r3, #4
 800412e:	4013      	ands	r3, r2
 8004130:	d016      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004132:	4b0f      	ldr	r3, [pc, #60]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004136:	4a19      	ldr	r2, [pc, #100]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004138:	4013      	ands	r3, r2
 800413a:	0019      	movs	r1, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	691a      	ldr	r2, [r3, #16]
 8004140:	4b0b      	ldr	r3, [pc, #44]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004142:	430a      	orrs	r2, r1
 8004144:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	691a      	ldr	r2, [r3, #16]
 800414a:	2380      	movs	r3, #128	@ 0x80
 800414c:	01db      	lsls	r3, r3, #7
 800414e:	429a      	cmp	r2, r3
 8004150:	d106      	bne.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004152:	4b07      	ldr	r3, [pc, #28]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004154:	68da      	ldr	r2, [r3, #12]
 8004156:	4b06      	ldr	r3, [pc, #24]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004158:	2180      	movs	r1, #128	@ 0x80
 800415a:	0249      	lsls	r1, r1, #9
 800415c:	430a      	orrs	r2, r1
 800415e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004160:	2312      	movs	r3, #18
 8004162:	18fb      	adds	r3, r7, r3
 8004164:	781b      	ldrb	r3, [r3, #0]
}
 8004166:	0018      	movs	r0, r3
 8004168:	46bd      	mov	sp, r7
 800416a:	b006      	add	sp, #24
 800416c:	bd80      	pop	{r7, pc}
 800416e:	46c0      	nop			@ (mov r8, r8)
 8004170:	40021000 	.word	0x40021000
 8004174:	40007000 	.word	0x40007000
 8004178:	fffffcff 	.word	0xfffffcff
 800417c:	fffeffff 	.word	0xfffeffff
 8004180:	00001388 	.word	0x00001388
 8004184:	efffffff 	.word	0xefffffff
 8004188:	fffff3ff 	.word	0xfffff3ff
 800418c:	fff3ffff 	.word	0xfff3ffff
 8004190:	ffcfffff 	.word	0xffcfffff
 8004194:	ffffcfff 	.word	0xffffcfff
 8004198:	ffbfffff 	.word	0xffbfffff
 800419c:	ffff3fff 	.word	0xffff3fff

080041a0 <HAL_RCCEx_EnableLSCO>:
  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
  * @retval None
  */
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
{
 80041a0:	b590      	push	{r4, r7, lr}
 80041a2:	b08b      	sub	sp, #44	@ 0x2c
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  FlagStatus       pwrclkchanged = RESET;
 80041a8:	2427      	movs	r4, #39	@ 0x27
 80041aa:	193b      	adds	r3, r7, r4
 80041ac:	2200      	movs	r2, #0
 80041ae:	701a      	strb	r2, [r3, #0]
  FlagStatus       backupchanged = RESET;
 80041b0:	2326      	movs	r3, #38	@ 0x26
 80041b2:	18fb      	adds	r3, r7, r3
 80041b4:	2200      	movs	r2, #0
 80041b6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));

  /* LSCO Pin Clock Enable */
  LSCO_CLK_ENABLE();
 80041b8:	4b31      	ldr	r3, [pc, #196]	@ (8004280 <HAL_RCCEx_EnableLSCO+0xe0>)
 80041ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041bc:	4b30      	ldr	r3, [pc, #192]	@ (8004280 <HAL_RCCEx_EnableLSCO+0xe0>)
 80041be:	2101      	movs	r1, #1
 80041c0:	430a      	orrs	r2, r1
 80041c2:	635a      	str	r2, [r3, #52]	@ 0x34
 80041c4:	4b2e      	ldr	r3, [pc, #184]	@ (8004280 <HAL_RCCEx_EnableLSCO+0xe0>)
 80041c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041c8:	2201      	movs	r2, #1
 80041ca:	4013      	ands	r3, r2
 80041cc:	60fb      	str	r3, [r7, #12]
 80041ce:	68fb      	ldr	r3, [r7, #12]

  /* Configure the LSCO pin in analog mode */
  GPIO_InitStruct.Pin = LSCO_PIN;
 80041d0:	2110      	movs	r1, #16
 80041d2:	187b      	adds	r3, r7, r1
 80041d4:	2204      	movs	r2, #4
 80041d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041d8:	187b      	adds	r3, r7, r1
 80041da:	2203      	movs	r2, #3
 80041dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041de:	187b      	adds	r3, r7, r1
 80041e0:	2203      	movs	r2, #3
 80041e2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e4:	187b      	adds	r3, r7, r1
 80041e6:	2200      	movs	r2, #0
 80041e8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 80041ea:	187a      	adds	r2, r7, r1
 80041ec:	23a0      	movs	r3, #160	@ 0xa0
 80041ee:	05db      	lsls	r3, r3, #23
 80041f0:	0011      	movs	r1, r2
 80041f2:	0018      	movs	r0, r3
 80041f4:	f7fe f926 	bl	8002444 <HAL_GPIO_Init>

  /* Update LSCOSEL clock source in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041f8:	4b21      	ldr	r3, [pc, #132]	@ (8004280 <HAL_RCCEx_EnableLSCO+0xe0>)
 80041fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041fc:	2380      	movs	r3, #128	@ 0x80
 80041fe:	055b      	lsls	r3, r3, #21
 8004200:	4013      	ands	r3, r2
 8004202:	d110      	bne.n	8004226 <HAL_RCCEx_EnableLSCO+0x86>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004204:	4b1e      	ldr	r3, [pc, #120]	@ (8004280 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004206:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004208:	4b1d      	ldr	r3, [pc, #116]	@ (8004280 <HAL_RCCEx_EnableLSCO+0xe0>)
 800420a:	2180      	movs	r1, #128	@ 0x80
 800420c:	0549      	lsls	r1, r1, #21
 800420e:	430a      	orrs	r2, r1
 8004210:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004212:	4b1b      	ldr	r3, [pc, #108]	@ (8004280 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004214:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004216:	2380      	movs	r3, #128	@ 0x80
 8004218:	055b      	lsls	r3, r3, #21
 800421a:	4013      	ands	r3, r2
 800421c:	60bb      	str	r3, [r7, #8]
 800421e:	68bb      	ldr	r3, [r7, #8]
    pwrclkchanged = SET;
 8004220:	193b      	adds	r3, r7, r4
 8004222:	2201      	movs	r2, #1
 8004224:	701a      	strb	r2, [r3, #0]
  }
  if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004226:	4b17      	ldr	r3, [pc, #92]	@ (8004284 <HAL_RCCEx_EnableLSCO+0xe4>)
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	2380      	movs	r3, #128	@ 0x80
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	4013      	ands	r3, r2
 8004230:	d105      	bne.n	800423e <HAL_RCCEx_EnableLSCO+0x9e>
  {
    HAL_PWR_EnableBkUpAccess();
 8004232:	f7ff f939 	bl	80034a8 <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
 8004236:	2326      	movs	r3, #38	@ 0x26
 8004238:	18fb      	adds	r3, r7, r3
 800423a:	2201      	movs	r2, #1
 800423c:	701a      	strb	r2, [r3, #0]
  }

  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 800423e:	4b10      	ldr	r3, [pc, #64]	@ (8004280 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004242:	4a11      	ldr	r2, [pc, #68]	@ (8004288 <HAL_RCCEx_EnableLSCO+0xe8>)
 8004244:	401a      	ands	r2, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	431a      	orrs	r2, r3
 800424a:	4b0d      	ldr	r3, [pc, #52]	@ (8004280 <HAL_RCCEx_EnableLSCO+0xe0>)
 800424c:	2180      	movs	r1, #128	@ 0x80
 800424e:	0449      	lsls	r1, r1, #17
 8004250:	430a      	orrs	r2, r1
 8004252:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (backupchanged == SET)
 8004254:	2326      	movs	r3, #38	@ 0x26
 8004256:	18fb      	adds	r3, r7, r3
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	2b01      	cmp	r3, #1
 800425c:	d101      	bne.n	8004262 <HAL_RCCEx_EnableLSCO+0xc2>
  {
    HAL_PWR_DisableBkUpAccess();
 800425e:	f7ff f931 	bl	80034c4 <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
 8004262:	2327      	movs	r3, #39	@ 0x27
 8004264:	18fb      	adds	r3, r7, r3
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d105      	bne.n	8004278 <HAL_RCCEx_EnableLSCO+0xd8>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
 800426c:	4b04      	ldr	r3, [pc, #16]	@ (8004280 <HAL_RCCEx_EnableLSCO+0xe0>)
 800426e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004270:	4b03      	ldr	r3, [pc, #12]	@ (8004280 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004272:	4906      	ldr	r1, [pc, #24]	@ (800428c <HAL_RCCEx_EnableLSCO+0xec>)
 8004274:	400a      	ands	r2, r1
 8004276:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
}
 8004278:	46c0      	nop			@ (mov r8, r8)
 800427a:	46bd      	mov	sp, r7
 800427c:	b00b      	add	sp, #44	@ 0x2c
 800427e:	bd90      	pop	{r4, r7, pc}
 8004280:	40021000 	.word	0x40021000
 8004284:	40007000 	.word	0x40007000
 8004288:	fcffffff 	.word	0xfcffffff
 800428c:	efffffff 	.word	0xefffffff

08004290 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004290:	b5b0      	push	{r4, r5, r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004298:	230f      	movs	r3, #15
 800429a:	18fb      	adds	r3, r7, r3
 800429c:	2201      	movs	r2, #1
 800429e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d100      	bne.n	80042a8 <HAL_RTC_Init+0x18>
 80042a6:	e08c      	b.n	80043c2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2229      	movs	r2, #41	@ 0x29
 80042ac:	5c9b      	ldrb	r3, [r3, r2]
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d10b      	bne.n	80042cc <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2228      	movs	r2, #40	@ 0x28
 80042b8:	2100      	movs	r1, #0
 80042ba:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2288      	movs	r2, #136	@ 0x88
 80042c0:	0212      	lsls	r2, r2, #8
 80042c2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	0018      	movs	r0, r3
 80042c8:	f7fd fe20 	bl	8001f0c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2229      	movs	r2, #41	@ 0x29
 80042d0:	2102      	movs	r1, #2
 80042d2:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	2210      	movs	r2, #16
 80042dc:	4013      	ands	r3, r2
 80042de:	2b10      	cmp	r3, #16
 80042e0:	d062      	beq.n	80043a8 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	22ca      	movs	r2, #202	@ 0xca
 80042e8:	625a      	str	r2, [r3, #36]	@ 0x24
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2253      	movs	r2, #83	@ 0x53
 80042f0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80042f2:	250f      	movs	r5, #15
 80042f4:	197c      	adds	r4, r7, r5
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	0018      	movs	r0, r3
 80042fa:	f000 fcb9 	bl	8004c70 <RTC_EnterInitMode>
 80042fe:	0003      	movs	r3, r0
 8004300:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8004302:	0028      	movs	r0, r5
 8004304:	183b      	adds	r3, r7, r0
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d12c      	bne.n	8004366 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	699a      	ldr	r2, [r3, #24]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	492e      	ldr	r1, [pc, #184]	@ (80043d0 <HAL_RTC_Init+0x140>)
 8004318:	400a      	ands	r2, r1
 800431a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6999      	ldr	r1, [r3, #24]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	689a      	ldr	r2, [r3, #8]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	431a      	orrs	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	69db      	ldr	r3, [r3, #28]
 8004330:	431a      	orrs	r2, r3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	6912      	ldr	r2, [r2, #16]
 8004342:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	6919      	ldr	r1, [r3, #16]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	041a      	lsls	r2, r3, #16
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	430a      	orrs	r2, r1
 8004356:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004358:	183c      	adds	r4, r7, r0
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	0018      	movs	r0, r3
 800435e:	f000 fcc9 	bl	8004cf4 <RTC_ExitInitMode>
 8004362:	0003      	movs	r3, r0
 8004364:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8004366:	230f      	movs	r3, #15
 8004368:	18fb      	adds	r3, r7, r3
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d116      	bne.n	800439e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	699a      	ldr	r2, [r3, #24]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	00d2      	lsls	r2, r2, #3
 800437c:	08d2      	lsrs	r2, r2, #3
 800437e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6999      	ldr	r1, [r3, #24]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	431a      	orrs	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	699b      	ldr	r3, [r3, #24]
 8004394:	431a      	orrs	r2, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	22ff      	movs	r2, #255	@ 0xff
 80043a4:	625a      	str	r2, [r3, #36]	@ 0x24
 80043a6:	e003      	b.n	80043b0 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80043a8:	230f      	movs	r3, #15
 80043aa:	18fb      	adds	r3, r7, r3
 80043ac:	2200      	movs	r2, #0
 80043ae:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80043b0:	230f      	movs	r3, #15
 80043b2:	18fb      	adds	r3, r7, r3
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d103      	bne.n	80043c2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2229      	movs	r2, #41	@ 0x29
 80043be:	2101      	movs	r1, #1
 80043c0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80043c2:	230f      	movs	r3, #15
 80043c4:	18fb      	adds	r3, r7, r3
 80043c6:	781b      	ldrb	r3, [r3, #0]
}
 80043c8:	0018      	movs	r0, r3
 80043ca:	46bd      	mov	sp, r7
 80043cc:	b004      	add	sp, #16
 80043ce:	bdb0      	pop	{r4, r5, r7, pc}
 80043d0:	fb8fffbf 	.word	0xfb8fffbf

080043d4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80043d4:	b5b0      	push	{r4, r5, r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2228      	movs	r2, #40	@ 0x28
 80043e4:	5c9b      	ldrb	r3, [r3, r2]
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d101      	bne.n	80043ee <HAL_RTC_SetTime+0x1a>
 80043ea:	2302      	movs	r3, #2
 80043ec:	e092      	b.n	8004514 <HAL_RTC_SetTime+0x140>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2228      	movs	r2, #40	@ 0x28
 80043f2:	2101      	movs	r1, #1
 80043f4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2229      	movs	r2, #41	@ 0x29
 80043fa:	2102      	movs	r1, #2
 80043fc:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	22ca      	movs	r2, #202	@ 0xca
 8004404:	625a      	str	r2, [r3, #36]	@ 0x24
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2253      	movs	r2, #83	@ 0x53
 800440c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800440e:	2513      	movs	r5, #19
 8004410:	197c      	adds	r4, r7, r5
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	0018      	movs	r0, r3
 8004416:	f000 fc2b 	bl	8004c70 <RTC_EnterInitMode>
 800441a:	0003      	movs	r3, r0
 800441c:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800441e:	197b      	adds	r3, r7, r5
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d162      	bne.n	80044ec <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d125      	bne.n	8004478 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	2240      	movs	r2, #64	@ 0x40
 8004434:	4013      	ands	r3, r2
 8004436:	d102      	bne.n	800443e <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2200      	movs	r2, #0
 800443c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	781b      	ldrb	r3, [r3, #0]
 8004442:	0018      	movs	r0, r3
 8004444:	f000 fc9a 	bl	8004d7c <RTC_ByteToBcd2>
 8004448:	0003      	movs	r3, r0
 800444a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	785b      	ldrb	r3, [r3, #1]
 8004450:	0018      	movs	r0, r3
 8004452:	f000 fc93 	bl	8004d7c <RTC_ByteToBcd2>
 8004456:	0003      	movs	r3, r0
 8004458:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800445a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	789b      	ldrb	r3, [r3, #2]
 8004460:	0018      	movs	r0, r3
 8004462:	f000 fc8b 	bl	8004d7c <RTC_ByteToBcd2>
 8004466:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004468:	0022      	movs	r2, r4
 800446a:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	78db      	ldrb	r3, [r3, #3]
 8004470:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004472:	4313      	orrs	r3, r2
 8004474:	617b      	str	r3, [r7, #20]
 8004476:	e017      	b.n	80044a8 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	2240      	movs	r2, #64	@ 0x40
 8004480:	4013      	ands	r3, r2
 8004482:	d102      	bne.n	800448a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	2200      	movs	r2, #0
 8004488:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	785b      	ldrb	r3, [r3, #1]
 8004494:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004496:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004498:	68ba      	ldr	r2, [r7, #8]
 800449a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800449c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	78db      	ldrb	r3, [r3, #3]
 80044a2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80044a4:	4313      	orrs	r3, r2
 80044a6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	697a      	ldr	r2, [r7, #20]
 80044ae:	491b      	ldr	r1, [pc, #108]	@ (800451c <HAL_RTC_SetTime+0x148>)
 80044b0:	400a      	ands	r2, r1
 80044b2:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	699a      	ldr	r2, [r3, #24]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4918      	ldr	r1, [pc, #96]	@ (8004520 <HAL_RTC_SetTime+0x14c>)
 80044c0:	400a      	ands	r2, r1
 80044c2:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6999      	ldr	r1, [r3, #24]
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	68da      	ldr	r2, [r3, #12]
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	431a      	orrs	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	430a      	orrs	r2, r1
 80044da:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80044dc:	2313      	movs	r3, #19
 80044de:	18fc      	adds	r4, r7, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	0018      	movs	r0, r3
 80044e4:	f000 fc06 	bl	8004cf4 <RTC_ExitInitMode>
 80044e8:	0003      	movs	r3, r0
 80044ea:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	22ff      	movs	r2, #255	@ 0xff
 80044f2:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 80044f4:	2313      	movs	r3, #19
 80044f6:	18fb      	adds	r3, r7, r3
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d103      	bne.n	8004506 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2229      	movs	r2, #41	@ 0x29
 8004502:	2101      	movs	r1, #1
 8004504:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2228      	movs	r2, #40	@ 0x28
 800450a:	2100      	movs	r1, #0
 800450c:	5499      	strb	r1, [r3, r2]

  return status;
 800450e:	2313      	movs	r3, #19
 8004510:	18fb      	adds	r3, r7, r3
 8004512:	781b      	ldrb	r3, [r3, #0]
}
 8004514:	0018      	movs	r0, r3
 8004516:	46bd      	mov	sp, r7
 8004518:	b006      	add	sp, #24
 800451a:	bdb0      	pop	{r4, r5, r7, pc}
 800451c:	007f7f7f 	.word	0x007f7f7f
 8004520:	fffbffff 	.word	0xfffbffff

08004524 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689a      	ldr	r2, [r3, #8]
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	045b      	lsls	r3, r3, #17
 8004542:	0c5a      	lsrs	r2, r3, #17
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a22      	ldr	r2, [pc, #136]	@ (80045d8 <HAL_RTC_GetTime+0xb4>)
 8004550:	4013      	ands	r3, r2
 8004552:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	0c1b      	lsrs	r3, r3, #16
 8004558:	b2db      	uxtb	r3, r3
 800455a:	223f      	movs	r2, #63	@ 0x3f
 800455c:	4013      	ands	r3, r2
 800455e:	b2da      	uxtb	r2, r3
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	0a1b      	lsrs	r3, r3, #8
 8004568:	b2db      	uxtb	r3, r3
 800456a:	227f      	movs	r2, #127	@ 0x7f
 800456c:	4013      	ands	r3, r2
 800456e:	b2da      	uxtb	r2, r3
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	b2db      	uxtb	r3, r3
 8004578:	227f      	movs	r2, #127	@ 0x7f
 800457a:	4013      	ands	r3, r2
 800457c:	b2da      	uxtb	r2, r3
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	0d9b      	lsrs	r3, r3, #22
 8004586:	b2db      	uxtb	r3, r3
 8004588:	2201      	movs	r2, #1
 800458a:	4013      	ands	r3, r2
 800458c:	b2da      	uxtb	r2, r3
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d11a      	bne.n	80045ce <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	0018      	movs	r0, r3
 800459e:	f000 fc15 	bl	8004dcc <RTC_Bcd2ToByte>
 80045a2:	0003      	movs	r3, r0
 80045a4:	001a      	movs	r2, r3
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	785b      	ldrb	r3, [r3, #1]
 80045ae:	0018      	movs	r0, r3
 80045b0:	f000 fc0c 	bl	8004dcc <RTC_Bcd2ToByte>
 80045b4:	0003      	movs	r3, r0
 80045b6:	001a      	movs	r2, r3
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	789b      	ldrb	r3, [r3, #2]
 80045c0:	0018      	movs	r0, r3
 80045c2:	f000 fc03 	bl	8004dcc <RTC_Bcd2ToByte>
 80045c6:	0003      	movs	r3, r0
 80045c8:	001a      	movs	r2, r3
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	0018      	movs	r0, r3
 80045d2:	46bd      	mov	sp, r7
 80045d4:	b006      	add	sp, #24
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	007f7f7f 	.word	0x007f7f7f

080045dc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80045dc:	b5b0      	push	{r4, r5, r7, lr}
 80045de:	b086      	sub	sp, #24
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2228      	movs	r2, #40	@ 0x28
 80045ec:	5c9b      	ldrb	r3, [r3, r2]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d101      	bne.n	80045f6 <HAL_RTC_SetDate+0x1a>
 80045f2:	2302      	movs	r3, #2
 80045f4:	e07e      	b.n	80046f4 <HAL_RTC_SetDate+0x118>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2228      	movs	r2, #40	@ 0x28
 80045fa:	2101      	movs	r1, #1
 80045fc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2229      	movs	r2, #41	@ 0x29
 8004602:	2102      	movs	r1, #2
 8004604:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d10e      	bne.n	800462a <HAL_RTC_SetDate+0x4e>
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	785b      	ldrb	r3, [r3, #1]
 8004610:	001a      	movs	r2, r3
 8004612:	2310      	movs	r3, #16
 8004614:	4013      	ands	r3, r2
 8004616:	d008      	beq.n	800462a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	785b      	ldrb	r3, [r3, #1]
 800461c:	2210      	movs	r2, #16
 800461e:	4393      	bics	r3, r2
 8004620:	b2db      	uxtb	r3, r3
 8004622:	330a      	adds	r3, #10
 8004624:	b2da      	uxtb	r2, r3
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d11c      	bne.n	800466a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	78db      	ldrb	r3, [r3, #3]
 8004634:	0018      	movs	r0, r3
 8004636:	f000 fba1 	bl	8004d7c <RTC_ByteToBcd2>
 800463a:	0003      	movs	r3, r0
 800463c:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	785b      	ldrb	r3, [r3, #1]
 8004642:	0018      	movs	r0, r3
 8004644:	f000 fb9a 	bl	8004d7c <RTC_ByteToBcd2>
 8004648:	0003      	movs	r3, r0
 800464a:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800464c:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	789b      	ldrb	r3, [r3, #2]
 8004652:	0018      	movs	r0, r3
 8004654:	f000 fb92 	bl	8004d7c <RTC_ByteToBcd2>
 8004658:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800465a:	0022      	movs	r2, r4
 800465c:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004664:	4313      	orrs	r3, r2
 8004666:	617b      	str	r3, [r7, #20]
 8004668:	e00e      	b.n	8004688 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	78db      	ldrb	r3, [r3, #3]
 800466e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	785b      	ldrb	r3, [r3, #1]
 8004674:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004676:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8004678:	68ba      	ldr	r2, [r7, #8]
 800467a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800467c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004684:	4313      	orrs	r3, r2
 8004686:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	22ca      	movs	r2, #202	@ 0xca
 800468e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2253      	movs	r2, #83	@ 0x53
 8004696:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004698:	2513      	movs	r5, #19
 800469a:	197c      	adds	r4, r7, r5
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	0018      	movs	r0, r3
 80046a0:	f000 fae6 	bl	8004c70 <RTC_EnterInitMode>
 80046a4:	0003      	movs	r3, r0
 80046a6:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80046a8:	0028      	movs	r0, r5
 80046aa:	183b      	adds	r3, r7, r0
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10c      	bne.n	80046cc <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	4910      	ldr	r1, [pc, #64]	@ (80046fc <HAL_RTC_SetDate+0x120>)
 80046ba:	400a      	ands	r2, r1
 80046bc:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80046be:	183c      	adds	r4, r7, r0
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	0018      	movs	r0, r3
 80046c4:	f000 fb16 	bl	8004cf4 <RTC_ExitInitMode>
 80046c8:	0003      	movs	r3, r0
 80046ca:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	22ff      	movs	r2, #255	@ 0xff
 80046d2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80046d4:	2313      	movs	r3, #19
 80046d6:	18fb      	adds	r3, r7, r3
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d103      	bne.n	80046e6 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2229      	movs	r2, #41	@ 0x29
 80046e2:	2101      	movs	r1, #1
 80046e4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2228      	movs	r2, #40	@ 0x28
 80046ea:	2100      	movs	r1, #0
 80046ec:	5499      	strb	r1, [r3, r2]

  return status;
 80046ee:	2313      	movs	r3, #19
 80046f0:	18fb      	adds	r3, r7, r3
 80046f2:	781b      	ldrb	r3, [r3, #0]
}
 80046f4:	0018      	movs	r0, r3
 80046f6:	46bd      	mov	sp, r7
 80046f8:	b006      	add	sp, #24
 80046fa:	bdb0      	pop	{r4, r5, r7, pc}
 80046fc:	00ffff3f 	.word	0x00ffff3f

08004700 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b086      	sub	sp, #24
 8004704:	af00      	add	r7, sp, #0
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	4a21      	ldr	r2, [pc, #132]	@ (8004798 <HAL_RTC_GetDate+0x98>)
 8004714:	4013      	ands	r3, r2
 8004716:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	0c1b      	lsrs	r3, r3, #16
 800471c:	b2da      	uxtb	r2, r3
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	0a1b      	lsrs	r3, r3, #8
 8004726:	b2db      	uxtb	r3, r3
 8004728:	221f      	movs	r2, #31
 800472a:	4013      	ands	r3, r2
 800472c:	b2da      	uxtb	r2, r3
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	b2db      	uxtb	r3, r3
 8004736:	223f      	movs	r2, #63	@ 0x3f
 8004738:	4013      	ands	r3, r2
 800473a:	b2da      	uxtb	r2, r3
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	0b5b      	lsrs	r3, r3, #13
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2207      	movs	r2, #7
 8004748:	4013      	ands	r3, r2
 800474a:	b2da      	uxtb	r2, r3
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d11a      	bne.n	800478c <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	78db      	ldrb	r3, [r3, #3]
 800475a:	0018      	movs	r0, r3
 800475c:	f000 fb36 	bl	8004dcc <RTC_Bcd2ToByte>
 8004760:	0003      	movs	r3, r0
 8004762:	001a      	movs	r2, r3
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	785b      	ldrb	r3, [r3, #1]
 800476c:	0018      	movs	r0, r3
 800476e:	f000 fb2d 	bl	8004dcc <RTC_Bcd2ToByte>
 8004772:	0003      	movs	r3, r0
 8004774:	001a      	movs	r2, r3
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	789b      	ldrb	r3, [r3, #2]
 800477e:	0018      	movs	r0, r3
 8004780:	f000 fb24 	bl	8004dcc <RTC_Bcd2ToByte>
 8004784:	0003      	movs	r3, r0
 8004786:	001a      	movs	r2, r3
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800478c:	2300      	movs	r3, #0
}
 800478e:	0018      	movs	r0, r3
 8004790:	46bd      	mov	sp, r7
 8004792:	b006      	add	sp, #24
 8004794:	bd80      	pop	{r7, pc}
 8004796:	46c0      	nop			@ (mov r8, r8)
 8004798:	00ffff3f 	.word	0x00ffff3f

0800479c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800479c:	b590      	push	{r4, r7, lr}
 800479e:	b089      	sub	sp, #36	@ 0x24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2228      	movs	r2, #40	@ 0x28
 80047ac:	5c9b      	ldrb	r3, [r3, r2]
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d101      	bne.n	80047b6 <HAL_RTC_SetAlarm_IT+0x1a>
 80047b2:	2302      	movs	r3, #2
 80047b4:	e127      	b.n	8004a06 <HAL_RTC_SetAlarm_IT+0x26a>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2228      	movs	r2, #40	@ 0x28
 80047ba:	2101      	movs	r1, #1
 80047bc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2229      	movs	r2, #41	@ 0x29
 80047c2:	2102      	movs	r1, #2
 80047c4:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d136      	bne.n	800483a <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	699b      	ldr	r3, [r3, #24]
 80047d2:	2240      	movs	r2, #64	@ 0x40
 80047d4:	4013      	ands	r3, r2
 80047d6:	d102      	bne.n	80047de <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	2200      	movs	r2, #0
 80047dc:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	0018      	movs	r0, r3
 80047e4:	f000 faca 	bl	8004d7c <RTC_ByteToBcd2>
 80047e8:	0003      	movs	r3, r0
 80047ea:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	785b      	ldrb	r3, [r3, #1]
 80047f0:	0018      	movs	r0, r3
 80047f2:	f000 fac3 	bl	8004d7c <RTC_ByteToBcd2>
 80047f6:	0003      	movs	r3, r0
 80047f8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80047fa:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	789b      	ldrb	r3, [r3, #2]
 8004800:	0018      	movs	r0, r3
 8004802:	f000 fabb 	bl	8004d7c <RTC_ByteToBcd2>
 8004806:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004808:	0022      	movs	r2, r4
 800480a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	78db      	ldrb	r3, [r3, #3]
 8004810:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004812:	431a      	orrs	r2, r3
 8004814:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	2220      	movs	r2, #32
 800481a:	5c9b      	ldrb	r3, [r3, r2]
 800481c:	0018      	movs	r0, r3
 800481e:	f000 faad 	bl	8004d7c <RTC_ByteToBcd2>
 8004822:	0003      	movs	r3, r0
 8004824:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004826:	0022      	movs	r2, r4
 8004828:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800482e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004834:	4313      	orrs	r3, r2
 8004836:	61fb      	str	r3, [r7, #28]
 8004838:	e022      	b.n	8004880 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	2240      	movs	r2, #64	@ 0x40
 8004842:	4013      	ands	r3, r2
 8004844:	d102      	bne.n	800484c <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	2200      	movs	r2, #0
 800484a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	785b      	ldrb	r3, [r3, #1]
 8004856:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004858:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800485a:	68ba      	ldr	r2, [r7, #8]
 800485c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800485e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	78db      	ldrb	r3, [r3, #3]
 8004864:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004866:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	2120      	movs	r1, #32
 800486c:	5c5b      	ldrb	r3, [r3, r1]
 800486e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004870:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004876:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800487c:	4313      	orrs	r3, r2
 800487e:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	685a      	ldr	r2, [r3, #4]
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	4313      	orrs	r3, r2
 800488a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	22ca      	movs	r2, #202	@ 0xca
 8004892:	625a      	str	r2, [r3, #36]	@ 0x24
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2253      	movs	r2, #83	@ 0x53
 800489a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80048a0:	2380      	movs	r3, #128	@ 0x80
 80048a2:	005b      	lsls	r3, r3, #1
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d14c      	bne.n	8004942 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	699a      	ldr	r2, [r3, #24]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4957      	ldr	r1, [pc, #348]	@ (8004a10 <HAL_RTC_SetAlarm_IT+0x274>)
 80048b4:	400a      	ands	r2, r1
 80048b6:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2101      	movs	r1, #1
 80048c4:	430a      	orrs	r2, r1
 80048c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 80048c8:	f7fd fcd4 	bl	8002274 <HAL_GetTick>
 80048cc:	0003      	movs	r3, r0
 80048ce:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80048d0:	e016      	b.n	8004900 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80048d2:	f7fd fccf 	bl	8002274 <HAL_GetTick>
 80048d6:	0002      	movs	r2, r0
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	1ad2      	subs	r2, r2, r3
 80048dc:	23fa      	movs	r3, #250	@ 0xfa
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d90d      	bls.n	8004900 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	22ff      	movs	r2, #255	@ 0xff
 80048ea:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2229      	movs	r2, #41	@ 0x29
 80048f0:	2103      	movs	r1, #3
 80048f2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2228      	movs	r2, #40	@ 0x28
 80048f8:	2100      	movs	r1, #0
 80048fa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e082      	b.n	8004a06 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	2201      	movs	r2, #1
 8004908:	4013      	ands	r3, r2
 800490a:	d0e2      	beq.n	80048d2 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	69fa      	ldr	r2, [r7, #28]
 8004912:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	69ba      	ldr	r2, [r7, #24]
 800491a:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	699a      	ldr	r2, [r3, #24]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2180      	movs	r1, #128	@ 0x80
 8004928:	0049      	lsls	r1, r1, #1
 800492a:	430a      	orrs	r2, r1
 800492c:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	699a      	ldr	r2, [r3, #24]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2180      	movs	r1, #128	@ 0x80
 800493a:	0149      	lsls	r1, r1, #5
 800493c:	430a      	orrs	r2, r1
 800493e:	619a      	str	r2, [r3, #24]
 8004940:	e04b      	b.n	80049da <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	699a      	ldr	r2, [r3, #24]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4931      	ldr	r1, [pc, #196]	@ (8004a14 <HAL_RTC_SetAlarm_IT+0x278>)
 800494e:	400a      	ands	r2, r1
 8004950:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2102      	movs	r1, #2
 800495e:	430a      	orrs	r2, r1
 8004960:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004962:	f7fd fc87 	bl	8002274 <HAL_GetTick>
 8004966:	0003      	movs	r3, r0
 8004968:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800496a:	e016      	b.n	800499a <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800496c:	f7fd fc82 	bl	8002274 <HAL_GetTick>
 8004970:	0002      	movs	r2, r0
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	1ad2      	subs	r2, r2, r3
 8004976:	23fa      	movs	r3, #250	@ 0xfa
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	429a      	cmp	r2, r3
 800497c:	d90d      	bls.n	800499a <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	22ff      	movs	r2, #255	@ 0xff
 8004984:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2229      	movs	r2, #41	@ 0x29
 800498a:	2103      	movs	r1, #3
 800498c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2228      	movs	r2, #40	@ 0x28
 8004992:	2100      	movs	r1, #0
 8004994:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e035      	b.n	8004a06 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	2202      	movs	r2, #2
 80049a2:	4013      	ands	r3, r2
 80049a4:	d0e2      	beq.n	800496c <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	69fa      	ldr	r2, [r7, #28]
 80049ac:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	69ba      	ldr	r2, [r7, #24]
 80049b4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	699a      	ldr	r2, [r3, #24]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2180      	movs	r1, #128	@ 0x80
 80049c2:	0089      	lsls	r1, r1, #2
 80049c4:	430a      	orrs	r2, r1
 80049c6:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	699a      	ldr	r2, [r3, #24]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	2180      	movs	r1, #128	@ 0x80
 80049d4:	0189      	lsls	r1, r1, #6
 80049d6:	430a      	orrs	r2, r1
 80049d8:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80049da:	4a0f      	ldr	r2, [pc, #60]	@ (8004a18 <HAL_RTC_SetAlarm_IT+0x27c>)
 80049dc:	2380      	movs	r3, #128	@ 0x80
 80049de:	58d3      	ldr	r3, [r2, r3]
 80049e0:	490d      	ldr	r1, [pc, #52]	@ (8004a18 <HAL_RTC_SetAlarm_IT+0x27c>)
 80049e2:	2280      	movs	r2, #128	@ 0x80
 80049e4:	0312      	lsls	r2, r2, #12
 80049e6:	4313      	orrs	r3, r2
 80049e8:	2280      	movs	r2, #128	@ 0x80
 80049ea:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	22ff      	movs	r2, #255	@ 0xff
 80049f2:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2229      	movs	r2, #41	@ 0x29
 80049f8:	2101      	movs	r1, #1
 80049fa:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2228      	movs	r2, #40	@ 0x28
 8004a00:	2100      	movs	r1, #0
 8004a02:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	0018      	movs	r0, r3
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	b009      	add	sp, #36	@ 0x24
 8004a0c:	bd90      	pop	{r4, r7, pc}
 8004a0e:	46c0      	nop			@ (mov r8, r8)
 8004a10:	fffffeff 	.word	0xfffffeff
 8004a14:	fffffdff 	.word	0xfffffdff
 8004a18:	40021800 	.word	0x40021800

08004a1c <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b086      	sub	sp, #24
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	607a      	str	r2, [r7, #4]
 8004a28:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	2380      	movs	r3, #128	@ 0x80
 8004a2e:	005b      	lsls	r3, r3, #1
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d144      	bne.n	8004abe <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	2280      	movs	r2, #128	@ 0x80
 8004a38:	0052      	lsls	r2, r2, #1
 8004a3a:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a42:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a4a:	045b      	lsls	r3, r3, #17
 8004a4c:	0c5b      	lsrs	r3, r3, #17
 8004a4e:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	0c1b      	lsrs	r3, r3, #16
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	223f      	movs	r2, #63	@ 0x3f
 8004a58:	4013      	ands	r3, r2
 8004a5a:	b2da      	uxtb	r2, r3
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	0a1b      	lsrs	r3, r3, #8
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	227f      	movs	r2, #127	@ 0x7f
 8004a68:	4013      	ands	r3, r2
 8004a6a:	b2da      	uxtb	r2, r3
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	227f      	movs	r2, #127	@ 0x7f
 8004a76:	4013      	ands	r3, r2
 8004a78:	b2da      	uxtb	r2, r3
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	0d9b      	lsrs	r3, r3, #22
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2201      	movs	r2, #1
 8004a86:	4013      	ands	r3, r2
 8004a88:	b2da      	uxtb	r2, r3
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	0e1b      	lsrs	r3, r3, #24
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	223f      	movs	r2, #63	@ 0x3f
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	b2d9      	uxtb	r1, r3
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	2380      	movs	r3, #128	@ 0x80
 8004aaa:	05db      	lsls	r3, r3, #23
 8004aac:	401a      	ands	r2, r3
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	4a3b      	ldr	r2, [pc, #236]	@ (8004ba4 <HAL_RTC_GetAlarm+0x188>)
 8004ab6:	401a      	ands	r2, r3
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	615a      	str	r2, [r3, #20]
 8004abc:	e043      	b.n	8004b46 <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2280      	movs	r2, #128	@ 0x80
 8004ac2:	0092      	lsls	r2, r2, #2
 8004ac4:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004acc:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ad4:	045b      	lsls	r3, r3, #17
 8004ad6:	0c5b      	lsrs	r3, r3, #17
 8004ad8:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	0c1b      	lsrs	r3, r3, #16
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	223f      	movs	r2, #63	@ 0x3f
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	b2da      	uxtb	r2, r3
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	0a1b      	lsrs	r3, r3, #8
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	227f      	movs	r2, #127	@ 0x7f
 8004af2:	4013      	ands	r3, r2
 8004af4:	b2da      	uxtb	r2, r3
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	227f      	movs	r2, #127	@ 0x7f
 8004b00:	4013      	ands	r3, r2
 8004b02:	b2da      	uxtb	r2, r3
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	0d9b      	lsrs	r3, r3, #22
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2201      	movs	r2, #1
 8004b10:	4013      	ands	r3, r2
 8004b12:	b2da      	uxtb	r2, r3
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	693a      	ldr	r2, [r7, #16]
 8004b1c:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	0e1b      	lsrs	r3, r3, #24
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	223f      	movs	r2, #63	@ 0x3f
 8004b26:	4013      	ands	r3, r2
 8004b28:	b2d9      	uxtb	r1, r3
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	2380      	movs	r3, #128	@ 0x80
 8004b34:	05db      	lsls	r3, r3, #23
 8004b36:	401a      	ands	r2, r3
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	4a19      	ldr	r2, [pc, #100]	@ (8004ba4 <HAL_RTC_GetAlarm+0x188>)
 8004b40:	401a      	ands	r2, r3
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d125      	bne.n	8004b98 <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	781b      	ldrb	r3, [r3, #0]
 8004b50:	0018      	movs	r0, r3
 8004b52:	f000 f93b 	bl	8004dcc <RTC_Bcd2ToByte>
 8004b56:	0003      	movs	r3, r0
 8004b58:	001a      	movs	r2, r3
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	785b      	ldrb	r3, [r3, #1]
 8004b62:	0018      	movs	r0, r3
 8004b64:	f000 f932 	bl	8004dcc <RTC_Bcd2ToByte>
 8004b68:	0003      	movs	r3, r0
 8004b6a:	001a      	movs	r2, r3
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	789b      	ldrb	r3, [r3, #2]
 8004b74:	0018      	movs	r0, r3
 8004b76:	f000 f929 	bl	8004dcc <RTC_Bcd2ToByte>
 8004b7a:	0003      	movs	r3, r0
 8004b7c:	001a      	movs	r2, r3
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	2220      	movs	r2, #32
 8004b86:	5c9b      	ldrb	r3, [r3, r2]
 8004b88:	0018      	movs	r0, r3
 8004b8a:	f000 f91f 	bl	8004dcc <RTC_Bcd2ToByte>
 8004b8e:	0003      	movs	r3, r0
 8004b90:	0019      	movs	r1, r3
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	2220      	movs	r2, #32
 8004b96:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004b98:	2300      	movs	r3, #0
}
 8004b9a:	0018      	movs	r0, r3
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	b006      	add	sp, #24
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	46c0      	nop			@ (mov r8, r8)
 8004ba4:	80808080 	.word	0x80808080

08004ba8 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	699a      	ldr	r2, [r3, #24]
 8004bb6:	2380      	movs	r3, #128	@ 0x80
 8004bb8:	015b      	lsls	r3, r3, #5
 8004bba:	4013      	ands	r3, r2
 8004bbc:	d011      	beq.n	8004be2 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	d00b      	beq.n	8004be2 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2101      	movs	r1, #1
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	0018      	movs	r0, r3
 8004bde:	f7fc faed 	bl	80011bc <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	699a      	ldr	r2, [r3, #24]
 8004be8:	2380      	movs	r3, #128	@ 0x80
 8004bea:	019b      	lsls	r3, r3, #6
 8004bec:	4013      	ands	r3, r2
 8004bee:	d011      	beq.n	8004c14 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	d00b      	beq.n	8004c14 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2102      	movs	r1, #2
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	0018      	movs	r0, r3
 8004c10:	f000 f9a4 	bl	8004f5c <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2229      	movs	r2, #41	@ 0x29
 8004c18:	2101      	movs	r1, #1
 8004c1a:	5499      	strb	r1, [r3, r2]
}
 8004c1c:	46c0      	nop			@ (mov r8, r8)
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	b002      	add	sp, #8
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a0e      	ldr	r2, [pc, #56]	@ (8004c6c <HAL_RTC_WaitForSynchro+0x48>)
 8004c32:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004c34:	f7fd fb1e 	bl	8002274 <HAL_GetTick>
 8004c38:	0003      	movs	r3, r0
 8004c3a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004c3c:	e00a      	b.n	8004c54 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004c3e:	f7fd fb19 	bl	8002274 <HAL_GetTick>
 8004c42:	0002      	movs	r2, r0
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	1ad2      	subs	r2, r2, r3
 8004c48:	23fa      	movs	r3, #250	@ 0xfa
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d901      	bls.n	8004c54 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004c50:	2303      	movs	r3, #3
 8004c52:	e006      	b.n	8004c62 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	2220      	movs	r2, #32
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	d0ee      	beq.n	8004c3e <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	0018      	movs	r0, r3
 8004c64:	46bd      	mov	sp, r7
 8004c66:	b004      	add	sp, #16
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	46c0      	nop			@ (mov r8, r8)
 8004c6c:	0001005f 	.word	0x0001005f

08004c70 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8004c78:	230f      	movs	r3, #15
 8004c7a:	18fb      	adds	r3, r7, r3
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	2240      	movs	r2, #64	@ 0x40
 8004c88:	4013      	ands	r3, r2
 8004c8a:	d12c      	bne.n	8004ce6 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68da      	ldr	r2, [r3, #12]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2180      	movs	r1, #128	@ 0x80
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004c9c:	f7fd faea 	bl	8002274 <HAL_GetTick>
 8004ca0:	0003      	movs	r3, r0
 8004ca2:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004ca4:	e014      	b.n	8004cd0 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004ca6:	f7fd fae5 	bl	8002274 <HAL_GetTick>
 8004caa:	0002      	movs	r2, r0
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	1ad2      	subs	r2, r2, r3
 8004cb0:	200f      	movs	r0, #15
 8004cb2:	183b      	adds	r3, r7, r0
 8004cb4:	1839      	adds	r1, r7, r0
 8004cb6:	7809      	ldrb	r1, [r1, #0]
 8004cb8:	7019      	strb	r1, [r3, #0]
 8004cba:	23fa      	movs	r3, #250	@ 0xfa
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d906      	bls.n	8004cd0 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8004cc2:	183b      	adds	r3, r7, r0
 8004cc4:	2203      	movs	r2, #3
 8004cc6:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2229      	movs	r2, #41	@ 0x29
 8004ccc:	2103      	movs	r1, #3
 8004cce:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	2240      	movs	r2, #64	@ 0x40
 8004cd8:	4013      	ands	r3, r2
 8004cda:	d104      	bne.n	8004ce6 <RTC_EnterInitMode+0x76>
 8004cdc:	230f      	movs	r3, #15
 8004cde:	18fb      	adds	r3, r7, r3
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	2b03      	cmp	r3, #3
 8004ce4:	d1df      	bne.n	8004ca6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004ce6:	230f      	movs	r3, #15
 8004ce8:	18fb      	adds	r3, r7, r3
 8004cea:	781b      	ldrb	r3, [r3, #0]
}
 8004cec:	0018      	movs	r0, r3
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	b004      	add	sp, #16
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004cf4:	b590      	push	{r4, r7, lr}
 8004cf6:	b085      	sub	sp, #20
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cfc:	240f      	movs	r4, #15
 8004cfe:	193b      	adds	r3, r7, r4
 8004d00:	2200      	movs	r2, #0
 8004d02:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004d04:	4b1c      	ldr	r3, [pc, #112]	@ (8004d78 <RTC_ExitInitMode+0x84>)
 8004d06:	68da      	ldr	r2, [r3, #12]
 8004d08:	4b1b      	ldr	r3, [pc, #108]	@ (8004d78 <RTC_ExitInitMode+0x84>)
 8004d0a:	2180      	movs	r1, #128	@ 0x80
 8004d0c:	438a      	bics	r2, r1
 8004d0e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004d10:	4b19      	ldr	r3, [pc, #100]	@ (8004d78 <RTC_ExitInitMode+0x84>)
 8004d12:	699b      	ldr	r3, [r3, #24]
 8004d14:	2220      	movs	r2, #32
 8004d16:	4013      	ands	r3, r2
 8004d18:	d10d      	bne.n	8004d36 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	0018      	movs	r0, r3
 8004d1e:	f7ff ff81 	bl	8004c24 <HAL_RTC_WaitForSynchro>
 8004d22:	1e03      	subs	r3, r0, #0
 8004d24:	d021      	beq.n	8004d6a <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2229      	movs	r2, #41	@ 0x29
 8004d2a:	2103      	movs	r1, #3
 8004d2c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004d2e:	193b      	adds	r3, r7, r4
 8004d30:	2203      	movs	r2, #3
 8004d32:	701a      	strb	r2, [r3, #0]
 8004d34:	e019      	b.n	8004d6a <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004d36:	4b10      	ldr	r3, [pc, #64]	@ (8004d78 <RTC_ExitInitMode+0x84>)
 8004d38:	699a      	ldr	r2, [r3, #24]
 8004d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8004d78 <RTC_ExitInitMode+0x84>)
 8004d3c:	2120      	movs	r1, #32
 8004d3e:	438a      	bics	r2, r1
 8004d40:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	0018      	movs	r0, r3
 8004d46:	f7ff ff6d 	bl	8004c24 <HAL_RTC_WaitForSynchro>
 8004d4a:	1e03      	subs	r3, r0, #0
 8004d4c:	d007      	beq.n	8004d5e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2229      	movs	r2, #41	@ 0x29
 8004d52:	2103      	movs	r1, #3
 8004d54:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004d56:	230f      	movs	r3, #15
 8004d58:	18fb      	adds	r3, r7, r3
 8004d5a:	2203      	movs	r2, #3
 8004d5c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004d5e:	4b06      	ldr	r3, [pc, #24]	@ (8004d78 <RTC_ExitInitMode+0x84>)
 8004d60:	699a      	ldr	r2, [r3, #24]
 8004d62:	4b05      	ldr	r3, [pc, #20]	@ (8004d78 <RTC_ExitInitMode+0x84>)
 8004d64:	2120      	movs	r1, #32
 8004d66:	430a      	orrs	r2, r1
 8004d68:	619a      	str	r2, [r3, #24]
  }

  return status;
 8004d6a:	230f      	movs	r3, #15
 8004d6c:	18fb      	adds	r3, r7, r3
 8004d6e:	781b      	ldrb	r3, [r3, #0]
}
 8004d70:	0018      	movs	r0, r3
 8004d72:	46bd      	mov	sp, r7
 8004d74:	b005      	add	sp, #20
 8004d76:	bd90      	pop	{r4, r7, pc}
 8004d78:	40002800 	.word	0x40002800

08004d7c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	0002      	movs	r2, r0
 8004d84:	1dfb      	adds	r3, r7, #7
 8004d86:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8004d8c:	230b      	movs	r3, #11
 8004d8e:	18fb      	adds	r3, r7, r3
 8004d90:	1dfa      	adds	r2, r7, #7
 8004d92:	7812      	ldrb	r2, [r2, #0]
 8004d94:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8004d96:	e008      	b.n	8004daa <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8004d9e:	220b      	movs	r2, #11
 8004da0:	18bb      	adds	r3, r7, r2
 8004da2:	18ba      	adds	r2, r7, r2
 8004da4:	7812      	ldrb	r2, [r2, #0]
 8004da6:	3a0a      	subs	r2, #10
 8004da8:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8004daa:	210b      	movs	r1, #11
 8004dac:	187b      	adds	r3, r7, r1
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	2b09      	cmp	r3, #9
 8004db2:	d8f1      	bhi.n	8004d98 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	011b      	lsls	r3, r3, #4
 8004dba:	b2da      	uxtb	r2, r3
 8004dbc:	187b      	adds	r3, r7, r1
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	b2db      	uxtb	r3, r3
}
 8004dc4:	0018      	movs	r0, r3
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	b004      	add	sp, #16
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	0002      	movs	r2, r0
 8004dd4:	1dfb      	adds	r3, r7, #7
 8004dd6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004dd8:	1dfb      	adds	r3, r7, #7
 8004dda:	781b      	ldrb	r3, [r3, #0]
 8004ddc:	091b      	lsrs	r3, r3, #4
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	001a      	movs	r2, r3
 8004de2:	0013      	movs	r3, r2
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	189b      	adds	r3, r3, r2
 8004de8:	005b      	lsls	r3, r3, #1
 8004dea:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	b2da      	uxtb	r2, r3
 8004df0:	1dfb      	adds	r3, r7, #7
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	210f      	movs	r1, #15
 8004df6:	400b      	ands	r3, r1
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	18d3      	adds	r3, r2, r3
 8004dfc:	b2db      	uxtb	r3, r3
}
 8004dfe:	0018      	movs	r0, r3
 8004e00:	46bd      	mov	sp, r7
 8004e02:	b004      	add	sp, #16
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <HAL_RTCEx_SetSmoothCalib>:
  * @param  SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits.
  *          This parameter can be one any value from 0 to 0x000001FF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b086      	sub	sp, #24
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	60f8      	str	r0, [r7, #12]
 8004e0e:	60b9      	str	r1, [r7, #8]
 8004e10:	607a      	str	r2, [r7, #4]
 8004e12:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2228      	movs	r2, #40	@ 0x28
 8004e18:	5c9b      	ldrb	r3, [r3, r2]
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d101      	bne.n	8004e22 <HAL_RTCEx_SetSmoothCalib+0x1c>
 8004e1e:	2302      	movs	r3, #2
 8004e20:	e04f      	b.n	8004ec2 <HAL_RTCEx_SetSmoothCalib+0xbc>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2228      	movs	r2, #40	@ 0x28
 8004e26:	2101      	movs	r1, #1
 8004e28:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2229      	movs	r2, #41	@ 0x29
 8004e2e:	2102      	movs	r1, #2
 8004e30:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	22ca      	movs	r2, #202	@ 0xca
 8004e38:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2253      	movs	r2, #83	@ 0x53
 8004e40:	625a      	str	r2, [r3, #36]	@ 0x24

  /* check if a calibration is pending*/
  if((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68da      	ldr	r2, [r3, #12]
 8004e48:	2380      	movs	r3, #128	@ 0x80
 8004e4a:	025b      	lsls	r3, r3, #9
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	d022      	beq.n	8004e96 <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 8004e50:	f7fd fa10 	bl	8002274 <HAL_GetTick>
 8004e54:	0003      	movs	r3, r0
 8004e56:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8004e58:	e016      	b.n	8004e88 <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004e5a:	f7fd fa0b 	bl	8002274 <HAL_GetTick>
 8004e5e:	0002      	movs	r2, r0
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	1ad2      	subs	r2, r2, r3
 8004e64:	23fa      	movs	r3, #250	@ 0xfa
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d90d      	bls.n	8004e88 <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	22ff      	movs	r2, #255	@ 0xff
 8004e72:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2229      	movs	r2, #41	@ 0x29
 8004e78:	2103      	movs	r1, #3
 8004e7a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2228      	movs	r2, #40	@ 0x28
 8004e80:	2100      	movs	r1, #0
 8004e82:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e01c      	b.n	8004ec2 <HAL_RTCEx_SetSmoothCalib+0xbc>
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68da      	ldr	r2, [r3, #12]
 8004e8e:	2380      	movs	r3, #128	@ 0x80
 8004e90:	025b      	lsls	r3, r3, #9
 8004e92:	4013      	ands	r3, r2
 8004e94:	d1e1      	bne.n	8004e5a <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	431a      	orrs	r2, r3
 8004e9c:	0011      	movs	r1, r2
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	683a      	ldr	r2, [r7, #0]
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	22ff      	movs	r2, #255	@ 0xff
 8004eae:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2229      	movs	r2, #41	@ 0x29
 8004eb4:	2101      	movs	r1, #1
 8004eb6:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2228      	movs	r2, #40	@ 0x28
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ec0:	2300      	movs	r3, #0
}
 8004ec2:	0018      	movs	r0, r3
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	b006      	add	sp, #24
 8004ec8:	bd80      	pop	{r7, pc}
	...

08004ecc <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b082      	sub	sp, #8
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2228      	movs	r2, #40	@ 0x28
 8004eda:	5c9b      	ldrb	r3, [r3, r2]
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d101      	bne.n	8004ee4 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	e035      	b.n	8004f50 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2228      	movs	r2, #40	@ 0x28
 8004ee8:	2101      	movs	r1, #1
 8004eea:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2229      	movs	r2, #41	@ 0x29
 8004ef0:	2102      	movs	r1, #2
 8004ef2:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	22ca      	movs	r2, #202	@ 0xca
 8004efa:	625a      	str	r2, [r3, #36]	@ 0x24
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2253      	movs	r2, #83	@ 0x53
 8004f02:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	699a      	ldr	r2, [r3, #24]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4912      	ldr	r1, [pc, #72]	@ (8004f58 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8004f10:	400a      	ands	r2, r1
 8004f12:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6999      	ldr	r1, [r3, #24]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	683a      	ldr	r2, [r7, #0]
 8004f20:	430a      	orrs	r2, r1
 8004f22:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	699a      	ldr	r2, [r3, #24]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2180      	movs	r1, #128	@ 0x80
 8004f30:	0409      	lsls	r1, r1, #16
 8004f32:	430a      	orrs	r2, r1
 8004f34:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	22ff      	movs	r2, #255	@ 0xff
 8004f3c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2229      	movs	r2, #41	@ 0x29
 8004f42:	2101      	movs	r1, #1
 8004f44:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2228      	movs	r2, #40	@ 0x28
 8004f4a:	2100      	movs	r1, #0
 8004f4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	0018      	movs	r0, r3
 8004f52:	46bd      	mov	sp, r7
 8004f54:	b002      	add	sp, #8
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	fff7ffff 	.word	0xfff7ffff

08004f5c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004f64:	46c0      	nop			@ (mov r8, r8)
 8004f66:	46bd      	mov	sp, r7
 8004f68:	b002      	add	sp, #8
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b086      	sub	sp, #24
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	001a      	movs	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	18d3      	adds	r3, r2, r3
 8004f84:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	3301      	adds	r3, #1
 8004f8a:	33ff      	adds	r3, #255	@ 0xff
 8004f8c:	613b      	str	r3, [r7, #16]
  tmp += (BackupRegister * 4U);
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	18d3      	adds	r3, r2, r3
 8004f96:	613b      	str	r3, [r7, #16]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	601a      	str	r2, [r3, #0]
}
 8004f9e:	46c0      	nop			@ (mov r8, r8)
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	b006      	add	sp, #24
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <HAL_RTCEx_BKUPRead>:
  *         This parameter can be: RTC_BKP_DRx where x can be from 0 to 4
  *         specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	b084      	sub	sp, #16
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
 8004fae:	6039      	str	r1, [r7, #0]
  uint32_t tmp ;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	001a      	movs	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	18d3      	adds	r3, r2, r3
 8004fbc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	33ff      	adds	r3, #255	@ 0xff
 8004fc4:	60bb      	str	r3, [r7, #8]
  tmp += (BackupRegister * 4U);
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	68ba      	ldr	r2, [r7, #8]
 8004fcc:	18d3      	adds	r3, r2, r3
 8004fce:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	681b      	ldr	r3, [r3, #0]
}
 8004fd4:	0018      	movs	r0, r3
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	b004      	add	sp, #16
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e04a      	b.n	8005084 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	223d      	movs	r2, #61	@ 0x3d
 8004ff2:	5c9b      	ldrb	r3, [r3, r2]
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d107      	bne.n	800500a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	223c      	movs	r2, #60	@ 0x3c
 8004ffe:	2100      	movs	r1, #0
 8005000:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	0018      	movs	r0, r3
 8005006:	f7fc ffe3 	bl	8001fd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	223d      	movs	r2, #61	@ 0x3d
 800500e:	2102      	movs	r1, #2
 8005010:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	3304      	adds	r3, #4
 800501a:	0019      	movs	r1, r3
 800501c:	0010      	movs	r0, r2
 800501e:	f000 fadd 	bl	80055dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2248      	movs	r2, #72	@ 0x48
 8005026:	2101      	movs	r1, #1
 8005028:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	223e      	movs	r2, #62	@ 0x3e
 800502e:	2101      	movs	r1, #1
 8005030:	5499      	strb	r1, [r3, r2]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	223f      	movs	r2, #63	@ 0x3f
 8005036:	2101      	movs	r1, #1
 8005038:	5499      	strb	r1, [r3, r2]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2240      	movs	r2, #64	@ 0x40
 800503e:	2101      	movs	r1, #1
 8005040:	5499      	strb	r1, [r3, r2]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2241      	movs	r2, #65	@ 0x41
 8005046:	2101      	movs	r1, #1
 8005048:	5499      	strb	r1, [r3, r2]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2242      	movs	r2, #66	@ 0x42
 800504e:	2101      	movs	r1, #1
 8005050:	5499      	strb	r1, [r3, r2]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2243      	movs	r2, #67	@ 0x43
 8005056:	2101      	movs	r1, #1
 8005058:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2244      	movs	r2, #68	@ 0x44
 800505e:	2101      	movs	r1, #1
 8005060:	5499      	strb	r1, [r3, r2]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2245      	movs	r2, #69	@ 0x45
 8005066:	2101      	movs	r1, #1
 8005068:	5499      	strb	r1, [r3, r2]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2246      	movs	r2, #70	@ 0x46
 800506e:	2101      	movs	r1, #1
 8005070:	5499      	strb	r1, [r3, r2]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2247      	movs	r2, #71	@ 0x47
 8005076:	2101      	movs	r1, #1
 8005078:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	223d      	movs	r2, #61	@ 0x3d
 800507e:	2101      	movs	r1, #1
 8005080:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	0018      	movs	r0, r3
 8005086:	46bd      	mov	sp, r7
 8005088:	b002      	add	sp, #8
 800508a:	bd80      	pop	{r7, pc}

0800508c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	223d      	movs	r2, #61	@ 0x3d
 8005098:	5c9b      	ldrb	r3, [r3, r2]
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b01      	cmp	r3, #1
 800509e:	d001      	beq.n	80050a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e035      	b.n	8005110 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	223d      	movs	r2, #61	@ 0x3d
 80050a8:	2102      	movs	r1, #2
 80050aa:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a19      	ldr	r2, [pc, #100]	@ (8005118 <HAL_TIM_Base_Start+0x8c>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d00a      	beq.n	80050cc <HAL_TIM_Base_Start+0x40>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	2380      	movs	r3, #128	@ 0x80
 80050bc:	05db      	lsls	r3, r3, #23
 80050be:	429a      	cmp	r2, r3
 80050c0:	d004      	beq.n	80050cc <HAL_TIM_Base_Start+0x40>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a15      	ldr	r2, [pc, #84]	@ (800511c <HAL_TIM_Base_Start+0x90>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d116      	bne.n	80050fa <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	4a13      	ldr	r2, [pc, #76]	@ (8005120 <HAL_TIM_Base_Start+0x94>)
 80050d4:	4013      	ands	r3, r2
 80050d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2b06      	cmp	r3, #6
 80050dc:	d016      	beq.n	800510c <HAL_TIM_Base_Start+0x80>
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	2380      	movs	r3, #128	@ 0x80
 80050e2:	025b      	lsls	r3, r3, #9
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d011      	beq.n	800510c <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2101      	movs	r1, #1
 80050f4:	430a      	orrs	r2, r1
 80050f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050f8:	e008      	b.n	800510c <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2101      	movs	r1, #1
 8005106:	430a      	orrs	r2, r1
 8005108:	601a      	str	r2, [r3, #0]
 800510a:	e000      	b.n	800510e <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800510c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800510e:	2300      	movs	r3, #0
}
 8005110:	0018      	movs	r0, r3
 8005112:	46bd      	mov	sp, r7
 8005114:	b004      	add	sp, #16
 8005116:	bd80      	pop	{r7, pc}
 8005118:	40012c00 	.word	0x40012c00
 800511c:	40000400 	.word	0x40000400
 8005120:	00010007 	.word	0x00010007

08005124 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	6a1b      	ldr	r3, [r3, #32]
 8005132:	4a0d      	ldr	r2, [pc, #52]	@ (8005168 <HAL_TIM_Base_Stop+0x44>)
 8005134:	4013      	ands	r3, r2
 8005136:	d10d      	bne.n	8005154 <HAL_TIM_Base_Stop+0x30>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	4a0b      	ldr	r2, [pc, #44]	@ (800516c <HAL_TIM_Base_Stop+0x48>)
 8005140:	4013      	ands	r3, r2
 8005142:	d107      	bne.n	8005154 <HAL_TIM_Base_Stop+0x30>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2101      	movs	r1, #1
 8005150:	438a      	bics	r2, r1
 8005152:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	223d      	movs	r2, #61	@ 0x3d
 8005158:	2101      	movs	r1, #1
 800515a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	0018      	movs	r0, r3
 8005160:	46bd      	mov	sp, r7
 8005162:	b002      	add	sp, #8
 8005164:	bd80      	pop	{r7, pc}
 8005166:	46c0      	nop			@ (mov r8, r8)
 8005168:	00001111 	.word	0x00001111
 800516c:	00000444 	.word	0x00000444

08005170 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b082      	sub	sp, #8
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d101      	bne.n	8005182 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e04a      	b.n	8005218 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	223d      	movs	r2, #61	@ 0x3d
 8005186:	5c9b      	ldrb	r3, [r3, r2]
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b00      	cmp	r3, #0
 800518c:	d107      	bne.n	800519e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	223c      	movs	r2, #60	@ 0x3c
 8005192:	2100      	movs	r1, #0
 8005194:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	0018      	movs	r0, r3
 800519a:	f7fc fefd 	bl	8001f98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	223d      	movs	r2, #61	@ 0x3d
 80051a2:	2102      	movs	r1, #2
 80051a4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	3304      	adds	r3, #4
 80051ae:	0019      	movs	r1, r3
 80051b0:	0010      	movs	r0, r2
 80051b2:	f000 fa13 	bl	80055dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2248      	movs	r2, #72	@ 0x48
 80051ba:	2101      	movs	r1, #1
 80051bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	223e      	movs	r2, #62	@ 0x3e
 80051c2:	2101      	movs	r1, #1
 80051c4:	5499      	strb	r1, [r3, r2]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	223f      	movs	r2, #63	@ 0x3f
 80051ca:	2101      	movs	r1, #1
 80051cc:	5499      	strb	r1, [r3, r2]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2240      	movs	r2, #64	@ 0x40
 80051d2:	2101      	movs	r1, #1
 80051d4:	5499      	strb	r1, [r3, r2]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2241      	movs	r2, #65	@ 0x41
 80051da:	2101      	movs	r1, #1
 80051dc:	5499      	strb	r1, [r3, r2]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2242      	movs	r2, #66	@ 0x42
 80051e2:	2101      	movs	r1, #1
 80051e4:	5499      	strb	r1, [r3, r2]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2243      	movs	r2, #67	@ 0x43
 80051ea:	2101      	movs	r1, #1
 80051ec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2244      	movs	r2, #68	@ 0x44
 80051f2:	2101      	movs	r1, #1
 80051f4:	5499      	strb	r1, [r3, r2]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2245      	movs	r2, #69	@ 0x45
 80051fa:	2101      	movs	r1, #1
 80051fc:	5499      	strb	r1, [r3, r2]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2246      	movs	r2, #70	@ 0x46
 8005202:	2101      	movs	r1, #1
 8005204:	5499      	strb	r1, [r3, r2]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2247      	movs	r2, #71	@ 0x47
 800520a:	2101      	movs	r1, #1
 800520c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	223d      	movs	r2, #61	@ 0x3d
 8005212:	2101      	movs	r1, #1
 8005214:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005216:	2300      	movs	r3, #0
}
 8005218:	0018      	movs	r0, r3
 800521a:	46bd      	mov	sp, r7
 800521c:	b002      	add	sp, #8
 800521e:	bd80      	pop	{r7, pc}

08005220 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d108      	bne.n	8005242 <HAL_TIM_PWM_Start+0x22>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	223e      	movs	r2, #62	@ 0x3e
 8005234:	5c9b      	ldrb	r3, [r3, r2]
 8005236:	b2db      	uxtb	r3, r3
 8005238:	3b01      	subs	r3, #1
 800523a:	1e5a      	subs	r2, r3, #1
 800523c:	4193      	sbcs	r3, r2
 800523e:	b2db      	uxtb	r3, r3
 8005240:	e037      	b.n	80052b2 <HAL_TIM_PWM_Start+0x92>
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b04      	cmp	r3, #4
 8005246:	d108      	bne.n	800525a <HAL_TIM_PWM_Start+0x3a>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	223f      	movs	r2, #63	@ 0x3f
 800524c:	5c9b      	ldrb	r3, [r3, r2]
 800524e:	b2db      	uxtb	r3, r3
 8005250:	3b01      	subs	r3, #1
 8005252:	1e5a      	subs	r2, r3, #1
 8005254:	4193      	sbcs	r3, r2
 8005256:	b2db      	uxtb	r3, r3
 8005258:	e02b      	b.n	80052b2 <HAL_TIM_PWM_Start+0x92>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	2b08      	cmp	r3, #8
 800525e:	d108      	bne.n	8005272 <HAL_TIM_PWM_Start+0x52>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2240      	movs	r2, #64	@ 0x40
 8005264:	5c9b      	ldrb	r3, [r3, r2]
 8005266:	b2db      	uxtb	r3, r3
 8005268:	3b01      	subs	r3, #1
 800526a:	1e5a      	subs	r2, r3, #1
 800526c:	4193      	sbcs	r3, r2
 800526e:	b2db      	uxtb	r3, r3
 8005270:	e01f      	b.n	80052b2 <HAL_TIM_PWM_Start+0x92>
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	2b0c      	cmp	r3, #12
 8005276:	d108      	bne.n	800528a <HAL_TIM_PWM_Start+0x6a>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2241      	movs	r2, #65	@ 0x41
 800527c:	5c9b      	ldrb	r3, [r3, r2]
 800527e:	b2db      	uxtb	r3, r3
 8005280:	3b01      	subs	r3, #1
 8005282:	1e5a      	subs	r2, r3, #1
 8005284:	4193      	sbcs	r3, r2
 8005286:	b2db      	uxtb	r3, r3
 8005288:	e013      	b.n	80052b2 <HAL_TIM_PWM_Start+0x92>
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	2b10      	cmp	r3, #16
 800528e:	d108      	bne.n	80052a2 <HAL_TIM_PWM_Start+0x82>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2242      	movs	r2, #66	@ 0x42
 8005294:	5c9b      	ldrb	r3, [r3, r2]
 8005296:	b2db      	uxtb	r3, r3
 8005298:	3b01      	subs	r3, #1
 800529a:	1e5a      	subs	r2, r3, #1
 800529c:	4193      	sbcs	r3, r2
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	e007      	b.n	80052b2 <HAL_TIM_PWM_Start+0x92>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2243      	movs	r2, #67	@ 0x43
 80052a6:	5c9b      	ldrb	r3, [r3, r2]
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	3b01      	subs	r3, #1
 80052ac:	1e5a      	subs	r2, r3, #1
 80052ae:	4193      	sbcs	r3, r2
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e081      	b.n	80053be <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d104      	bne.n	80052ca <HAL_TIM_PWM_Start+0xaa>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	223e      	movs	r2, #62	@ 0x3e
 80052c4:	2102      	movs	r1, #2
 80052c6:	5499      	strb	r1, [r3, r2]
 80052c8:	e023      	b.n	8005312 <HAL_TIM_PWM_Start+0xf2>
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	2b04      	cmp	r3, #4
 80052ce:	d104      	bne.n	80052da <HAL_TIM_PWM_Start+0xba>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	223f      	movs	r2, #63	@ 0x3f
 80052d4:	2102      	movs	r1, #2
 80052d6:	5499      	strb	r1, [r3, r2]
 80052d8:	e01b      	b.n	8005312 <HAL_TIM_PWM_Start+0xf2>
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	2b08      	cmp	r3, #8
 80052de:	d104      	bne.n	80052ea <HAL_TIM_PWM_Start+0xca>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2240      	movs	r2, #64	@ 0x40
 80052e4:	2102      	movs	r1, #2
 80052e6:	5499      	strb	r1, [r3, r2]
 80052e8:	e013      	b.n	8005312 <HAL_TIM_PWM_Start+0xf2>
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	2b0c      	cmp	r3, #12
 80052ee:	d104      	bne.n	80052fa <HAL_TIM_PWM_Start+0xda>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2241      	movs	r2, #65	@ 0x41
 80052f4:	2102      	movs	r1, #2
 80052f6:	5499      	strb	r1, [r3, r2]
 80052f8:	e00b      	b.n	8005312 <HAL_TIM_PWM_Start+0xf2>
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	2b10      	cmp	r3, #16
 80052fe:	d104      	bne.n	800530a <HAL_TIM_PWM_Start+0xea>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2242      	movs	r2, #66	@ 0x42
 8005304:	2102      	movs	r1, #2
 8005306:	5499      	strb	r1, [r3, r2]
 8005308:	e003      	b.n	8005312 <HAL_TIM_PWM_Start+0xf2>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2243      	movs	r2, #67	@ 0x43
 800530e:	2102      	movs	r1, #2
 8005310:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6839      	ldr	r1, [r7, #0]
 8005318:	2201      	movs	r2, #1
 800531a:	0018      	movs	r0, r3
 800531c:	f000 fc7e 	bl	8005c1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a28      	ldr	r2, [pc, #160]	@ (80053c8 <HAL_TIM_PWM_Start+0x1a8>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d009      	beq.n	800533e <HAL_TIM_PWM_Start+0x11e>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a27      	ldr	r2, [pc, #156]	@ (80053cc <HAL_TIM_PWM_Start+0x1ac>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d004      	beq.n	800533e <HAL_TIM_PWM_Start+0x11e>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a25      	ldr	r2, [pc, #148]	@ (80053d0 <HAL_TIM_PWM_Start+0x1b0>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d101      	bne.n	8005342 <HAL_TIM_PWM_Start+0x122>
 800533e:	2301      	movs	r3, #1
 8005340:	e000      	b.n	8005344 <HAL_TIM_PWM_Start+0x124>
 8005342:	2300      	movs	r3, #0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d008      	beq.n	800535a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2180      	movs	r1, #128	@ 0x80
 8005354:	0209      	lsls	r1, r1, #8
 8005356:	430a      	orrs	r2, r1
 8005358:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a1a      	ldr	r2, [pc, #104]	@ (80053c8 <HAL_TIM_PWM_Start+0x1a8>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d00a      	beq.n	800537a <HAL_TIM_PWM_Start+0x15a>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	2380      	movs	r3, #128	@ 0x80
 800536a:	05db      	lsls	r3, r3, #23
 800536c:	429a      	cmp	r2, r3
 800536e:	d004      	beq.n	800537a <HAL_TIM_PWM_Start+0x15a>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a17      	ldr	r2, [pc, #92]	@ (80053d4 <HAL_TIM_PWM_Start+0x1b4>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d116      	bne.n	80053a8 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	4a15      	ldr	r2, [pc, #84]	@ (80053d8 <HAL_TIM_PWM_Start+0x1b8>)
 8005382:	4013      	ands	r3, r2
 8005384:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2b06      	cmp	r3, #6
 800538a:	d016      	beq.n	80053ba <HAL_TIM_PWM_Start+0x19a>
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	2380      	movs	r3, #128	@ 0x80
 8005390:	025b      	lsls	r3, r3, #9
 8005392:	429a      	cmp	r2, r3
 8005394:	d011      	beq.n	80053ba <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2101      	movs	r1, #1
 80053a2:	430a      	orrs	r2, r1
 80053a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053a6:	e008      	b.n	80053ba <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2101      	movs	r1, #1
 80053b4:	430a      	orrs	r2, r1
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	e000      	b.n	80053bc <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ba:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	0018      	movs	r0, r3
 80053c0:	46bd      	mov	sp, r7
 80053c2:	b004      	add	sp, #16
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	46c0      	nop			@ (mov r8, r8)
 80053c8:	40012c00 	.word	0x40012c00
 80053cc:	40014400 	.word	0x40014400
 80053d0:	40014800 	.word	0x40014800
 80053d4:	40000400 	.word	0x40000400
 80053d8:	00010007 	.word	0x00010007

080053dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b086      	sub	sp, #24
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053e8:	2317      	movs	r3, #23
 80053ea:	18fb      	adds	r3, r7, r3
 80053ec:	2200      	movs	r2, #0
 80053ee:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	223c      	movs	r2, #60	@ 0x3c
 80053f4:	5c9b      	ldrb	r3, [r3, r2]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d101      	bne.n	80053fe <HAL_TIM_PWM_ConfigChannel+0x22>
 80053fa:	2302      	movs	r3, #2
 80053fc:	e0e5      	b.n	80055ca <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	223c      	movs	r2, #60	@ 0x3c
 8005402:	2101      	movs	r1, #1
 8005404:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2b14      	cmp	r3, #20
 800540a:	d900      	bls.n	800540e <HAL_TIM_PWM_ConfigChannel+0x32>
 800540c:	e0d1      	b.n	80055b2 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	009a      	lsls	r2, r3, #2
 8005412:	4b70      	ldr	r3, [pc, #448]	@ (80055d4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8005414:	18d3      	adds	r3, r2, r3
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68ba      	ldr	r2, [r7, #8]
 8005420:	0011      	movs	r1, r2
 8005422:	0018      	movs	r0, r3
 8005424:	f000 f95e 	bl	80056e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	699a      	ldr	r2, [r3, #24]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2108      	movs	r1, #8
 8005434:	430a      	orrs	r2, r1
 8005436:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	699a      	ldr	r2, [r3, #24]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2104      	movs	r1, #4
 8005444:	438a      	bics	r2, r1
 8005446:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	6999      	ldr	r1, [r3, #24]
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	691a      	ldr	r2, [r3, #16]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	430a      	orrs	r2, r1
 8005458:	619a      	str	r2, [r3, #24]
      break;
 800545a:	e0af      	b.n	80055bc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	68ba      	ldr	r2, [r7, #8]
 8005462:	0011      	movs	r1, r2
 8005464:	0018      	movs	r0, r3
 8005466:	f000 f9bd 	bl	80057e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	699a      	ldr	r2, [r3, #24]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2180      	movs	r1, #128	@ 0x80
 8005476:	0109      	lsls	r1, r1, #4
 8005478:	430a      	orrs	r2, r1
 800547a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	699a      	ldr	r2, [r3, #24]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4954      	ldr	r1, [pc, #336]	@ (80055d8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005488:	400a      	ands	r2, r1
 800548a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	6999      	ldr	r1, [r3, #24]
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	691b      	ldr	r3, [r3, #16]
 8005496:	021a      	lsls	r2, r3, #8
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	430a      	orrs	r2, r1
 800549e:	619a      	str	r2, [r3, #24]
      break;
 80054a0:	e08c      	b.n	80055bc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68ba      	ldr	r2, [r7, #8]
 80054a8:	0011      	movs	r1, r2
 80054aa:	0018      	movs	r0, r3
 80054ac:	f000 fa18 	bl	80058e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	69da      	ldr	r2, [r3, #28]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2108      	movs	r1, #8
 80054bc:	430a      	orrs	r2, r1
 80054be:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	69da      	ldr	r2, [r3, #28]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2104      	movs	r1, #4
 80054cc:	438a      	bics	r2, r1
 80054ce:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	69d9      	ldr	r1, [r3, #28]
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	691a      	ldr	r2, [r3, #16]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	430a      	orrs	r2, r1
 80054e0:	61da      	str	r2, [r3, #28]
      break;
 80054e2:	e06b      	b.n	80055bc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	68ba      	ldr	r2, [r7, #8]
 80054ea:	0011      	movs	r1, r2
 80054ec:	0018      	movs	r0, r3
 80054ee:	f000 fa79 	bl	80059e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	69da      	ldr	r2, [r3, #28]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2180      	movs	r1, #128	@ 0x80
 80054fe:	0109      	lsls	r1, r1, #4
 8005500:	430a      	orrs	r2, r1
 8005502:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	69da      	ldr	r2, [r3, #28]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4932      	ldr	r1, [pc, #200]	@ (80055d8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005510:	400a      	ands	r2, r1
 8005512:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	69d9      	ldr	r1, [r3, #28]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	021a      	lsls	r2, r3, #8
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	430a      	orrs	r2, r1
 8005526:	61da      	str	r2, [r3, #28]
      break;
 8005528:	e048      	b.n	80055bc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68ba      	ldr	r2, [r7, #8]
 8005530:	0011      	movs	r1, r2
 8005532:	0018      	movs	r0, r3
 8005534:	f000 faba 	bl	8005aac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2108      	movs	r1, #8
 8005544:	430a      	orrs	r2, r1
 8005546:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	2104      	movs	r1, #4
 8005554:	438a      	bics	r2, r1
 8005556:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	691a      	ldr	r2, [r3, #16]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	430a      	orrs	r2, r1
 8005568:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800556a:	e027      	b.n	80055bc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68ba      	ldr	r2, [r7, #8]
 8005572:	0011      	movs	r1, r2
 8005574:	0018      	movs	r0, r3
 8005576:	f000 faf3 	bl	8005b60 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2180      	movs	r1, #128	@ 0x80
 8005586:	0109      	lsls	r1, r1, #4
 8005588:	430a      	orrs	r2, r1
 800558a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4910      	ldr	r1, [pc, #64]	@ (80055d8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005598:	400a      	ands	r2, r1
 800559a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	021a      	lsls	r2, r3, #8
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	430a      	orrs	r2, r1
 80055ae:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80055b0:	e004      	b.n	80055bc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80055b2:	2317      	movs	r3, #23
 80055b4:	18fb      	adds	r3, r7, r3
 80055b6:	2201      	movs	r2, #1
 80055b8:	701a      	strb	r2, [r3, #0]
      break;
 80055ba:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	223c      	movs	r2, #60	@ 0x3c
 80055c0:	2100      	movs	r1, #0
 80055c2:	5499      	strb	r1, [r3, r2]

  return status;
 80055c4:	2317      	movs	r3, #23
 80055c6:	18fb      	adds	r3, r7, r3
 80055c8:	781b      	ldrb	r3, [r3, #0]
}
 80055ca:	0018      	movs	r0, r3
 80055cc:	46bd      	mov	sp, r7
 80055ce:	b006      	add	sp, #24
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	46c0      	nop			@ (mov r8, r8)
 80055d4:	08005e30 	.word	0x08005e30
 80055d8:	fffffbff 	.word	0xfffffbff

080055dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a37      	ldr	r2, [pc, #220]	@ (80056cc <TIM_Base_SetConfig+0xf0>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d008      	beq.n	8005606 <TIM_Base_SetConfig+0x2a>
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	2380      	movs	r3, #128	@ 0x80
 80055f8:	05db      	lsls	r3, r3, #23
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d003      	beq.n	8005606 <TIM_Base_SetConfig+0x2a>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a33      	ldr	r2, [pc, #204]	@ (80056d0 <TIM_Base_SetConfig+0xf4>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d108      	bne.n	8005618 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2270      	movs	r2, #112	@ 0x70
 800560a:	4393      	bics	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	4313      	orrs	r3, r2
 8005616:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a2c      	ldr	r2, [pc, #176]	@ (80056cc <TIM_Base_SetConfig+0xf0>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d014      	beq.n	800564a <TIM_Base_SetConfig+0x6e>
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	2380      	movs	r3, #128	@ 0x80
 8005624:	05db      	lsls	r3, r3, #23
 8005626:	429a      	cmp	r2, r3
 8005628:	d00f      	beq.n	800564a <TIM_Base_SetConfig+0x6e>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a28      	ldr	r2, [pc, #160]	@ (80056d0 <TIM_Base_SetConfig+0xf4>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d00b      	beq.n	800564a <TIM_Base_SetConfig+0x6e>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a27      	ldr	r2, [pc, #156]	@ (80056d4 <TIM_Base_SetConfig+0xf8>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d007      	beq.n	800564a <TIM_Base_SetConfig+0x6e>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a26      	ldr	r2, [pc, #152]	@ (80056d8 <TIM_Base_SetConfig+0xfc>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d003      	beq.n	800564a <TIM_Base_SetConfig+0x6e>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a25      	ldr	r2, [pc, #148]	@ (80056dc <TIM_Base_SetConfig+0x100>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d108      	bne.n	800565c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	4a24      	ldr	r2, [pc, #144]	@ (80056e0 <TIM_Base_SetConfig+0x104>)
 800564e:	4013      	ands	r3, r2
 8005650:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	4313      	orrs	r3, r2
 800565a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2280      	movs	r2, #128	@ 0x80
 8005660:	4393      	bics	r3, r2
 8005662:	001a      	movs	r2, r3
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	695b      	ldr	r3, [r3, #20]
 8005668:	4313      	orrs	r3, r2
 800566a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	689a      	ldr	r2, [r3, #8]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a11      	ldr	r2, [pc, #68]	@ (80056cc <TIM_Base_SetConfig+0xf0>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d007      	beq.n	800569a <TIM_Base_SetConfig+0xbe>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a12      	ldr	r2, [pc, #72]	@ (80056d8 <TIM_Base_SetConfig+0xfc>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d003      	beq.n	800569a <TIM_Base_SetConfig+0xbe>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a11      	ldr	r2, [pc, #68]	@ (80056dc <TIM_Base_SetConfig+0x100>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d103      	bne.n	80056a2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	691a      	ldr	r2, [r3, #16]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	2201      	movs	r2, #1
 80056ae:	4013      	ands	r3, r2
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d106      	bne.n	80056c2 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	2201      	movs	r2, #1
 80056ba:	4393      	bics	r3, r2
 80056bc:	001a      	movs	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	611a      	str	r2, [r3, #16]
  }
}
 80056c2:	46c0      	nop			@ (mov r8, r8)
 80056c4:	46bd      	mov	sp, r7
 80056c6:	b004      	add	sp, #16
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	46c0      	nop			@ (mov r8, r8)
 80056cc:	40012c00 	.word	0x40012c00
 80056d0:	40000400 	.word	0x40000400
 80056d4:	40002000 	.word	0x40002000
 80056d8:	40014400 	.word	0x40014400
 80056dc:	40014800 	.word	0x40014800
 80056e0:	fffffcff 	.word	0xfffffcff

080056e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b086      	sub	sp, #24
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
 80056f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a1b      	ldr	r3, [r3, #32]
 80056f8:	2201      	movs	r2, #1
 80056fa:	4393      	bics	r3, r2
 80056fc:	001a      	movs	r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	699b      	ldr	r3, [r3, #24]
 800570c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4a2e      	ldr	r2, [pc, #184]	@ (80057cc <TIM_OC1_SetConfig+0xe8>)
 8005712:	4013      	ands	r3, r2
 8005714:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2203      	movs	r2, #3
 800571a:	4393      	bics	r3, r2
 800571c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	4313      	orrs	r3, r2
 8005726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	2202      	movs	r2, #2
 800572c:	4393      	bics	r3, r2
 800572e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	697a      	ldr	r2, [r7, #20]
 8005736:	4313      	orrs	r3, r2
 8005738:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a24      	ldr	r2, [pc, #144]	@ (80057d0 <TIM_OC1_SetConfig+0xec>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d007      	beq.n	8005752 <TIM_OC1_SetConfig+0x6e>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a23      	ldr	r2, [pc, #140]	@ (80057d4 <TIM_OC1_SetConfig+0xf0>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d003      	beq.n	8005752 <TIM_OC1_SetConfig+0x6e>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a22      	ldr	r2, [pc, #136]	@ (80057d8 <TIM_OC1_SetConfig+0xf4>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d10c      	bne.n	800576c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	2208      	movs	r2, #8
 8005756:	4393      	bics	r3, r2
 8005758:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	4313      	orrs	r3, r2
 8005762:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	2204      	movs	r2, #4
 8005768:	4393      	bics	r3, r2
 800576a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a18      	ldr	r2, [pc, #96]	@ (80057d0 <TIM_OC1_SetConfig+0xec>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d007      	beq.n	8005784 <TIM_OC1_SetConfig+0xa0>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a17      	ldr	r2, [pc, #92]	@ (80057d4 <TIM_OC1_SetConfig+0xf0>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d003      	beq.n	8005784 <TIM_OC1_SetConfig+0xa0>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a16      	ldr	r2, [pc, #88]	@ (80057d8 <TIM_OC1_SetConfig+0xf4>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d111      	bne.n	80057a8 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	4a15      	ldr	r2, [pc, #84]	@ (80057dc <TIM_OC1_SetConfig+0xf8>)
 8005788:	4013      	ands	r3, r2
 800578a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	4a14      	ldr	r2, [pc, #80]	@ (80057e0 <TIM_OC1_SetConfig+0xfc>)
 8005790:	4013      	ands	r3, r2
 8005792:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	695b      	ldr	r3, [r3, #20]
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	4313      	orrs	r3, r2
 800579c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	693a      	ldr	r2, [r7, #16]
 80057ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	685a      	ldr	r2, [r3, #4]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	697a      	ldr	r2, [r7, #20]
 80057c0:	621a      	str	r2, [r3, #32]
}
 80057c2:	46c0      	nop			@ (mov r8, r8)
 80057c4:	46bd      	mov	sp, r7
 80057c6:	b006      	add	sp, #24
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	46c0      	nop			@ (mov r8, r8)
 80057cc:	fffeff8f 	.word	0xfffeff8f
 80057d0:	40012c00 	.word	0x40012c00
 80057d4:	40014400 	.word	0x40014400
 80057d8:	40014800 	.word	0x40014800
 80057dc:	fffffeff 	.word	0xfffffeff
 80057e0:	fffffdff 	.word	0xfffffdff

080057e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b086      	sub	sp, #24
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6a1b      	ldr	r3, [r3, #32]
 80057f8:	2210      	movs	r2, #16
 80057fa:	4393      	bics	r3, r2
 80057fc:	001a      	movs	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	4a2c      	ldr	r2, [pc, #176]	@ (80058c4 <TIM_OC2_SetConfig+0xe0>)
 8005812:	4013      	ands	r3, r2
 8005814:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	4a2b      	ldr	r2, [pc, #172]	@ (80058c8 <TIM_OC2_SetConfig+0xe4>)
 800581a:	4013      	ands	r3, r2
 800581c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	021b      	lsls	r3, r3, #8
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	4313      	orrs	r3, r2
 8005828:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	2220      	movs	r2, #32
 800582e:	4393      	bics	r3, r2
 8005830:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	011b      	lsls	r3, r3, #4
 8005838:	697a      	ldr	r2, [r7, #20]
 800583a:	4313      	orrs	r3, r2
 800583c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a22      	ldr	r2, [pc, #136]	@ (80058cc <TIM_OC2_SetConfig+0xe8>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d10d      	bne.n	8005862 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	2280      	movs	r2, #128	@ 0x80
 800584a:	4393      	bics	r3, r2
 800584c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	011b      	lsls	r3, r3, #4
 8005854:	697a      	ldr	r2, [r7, #20]
 8005856:	4313      	orrs	r3, r2
 8005858:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	2240      	movs	r2, #64	@ 0x40
 800585e:	4393      	bics	r3, r2
 8005860:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a19      	ldr	r2, [pc, #100]	@ (80058cc <TIM_OC2_SetConfig+0xe8>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d007      	beq.n	800587a <TIM_OC2_SetConfig+0x96>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a18      	ldr	r2, [pc, #96]	@ (80058d0 <TIM_OC2_SetConfig+0xec>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d003      	beq.n	800587a <TIM_OC2_SetConfig+0x96>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a17      	ldr	r2, [pc, #92]	@ (80058d4 <TIM_OC2_SetConfig+0xf0>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d113      	bne.n	80058a2 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	4a16      	ldr	r2, [pc, #88]	@ (80058d8 <TIM_OC2_SetConfig+0xf4>)
 800587e:	4013      	ands	r3, r2
 8005880:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	4a15      	ldr	r2, [pc, #84]	@ (80058dc <TIM_OC2_SetConfig+0xf8>)
 8005886:	4013      	ands	r3, r2
 8005888:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	695b      	ldr	r3, [r3, #20]
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	4313      	orrs	r3, r2
 8005894:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	693a      	ldr	r2, [r7, #16]
 800589e:	4313      	orrs	r3, r2
 80058a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685a      	ldr	r2, [r3, #4]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	697a      	ldr	r2, [r7, #20]
 80058ba:	621a      	str	r2, [r3, #32]
}
 80058bc:	46c0      	nop			@ (mov r8, r8)
 80058be:	46bd      	mov	sp, r7
 80058c0:	b006      	add	sp, #24
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	feff8fff 	.word	0xfeff8fff
 80058c8:	fffffcff 	.word	0xfffffcff
 80058cc:	40012c00 	.word	0x40012c00
 80058d0:	40014400 	.word	0x40014400
 80058d4:	40014800 	.word	0x40014800
 80058d8:	fffffbff 	.word	0xfffffbff
 80058dc:	fffff7ff 	.word	0xfffff7ff

080058e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b086      	sub	sp, #24
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a1b      	ldr	r3, [r3, #32]
 80058ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a1b      	ldr	r3, [r3, #32]
 80058f4:	4a31      	ldr	r2, [pc, #196]	@ (80059bc <TIM_OC3_SetConfig+0xdc>)
 80058f6:	401a      	ands	r2, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	69db      	ldr	r3, [r3, #28]
 8005906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4a2d      	ldr	r2, [pc, #180]	@ (80059c0 <TIM_OC3_SetConfig+0xe0>)
 800590c:	4013      	ands	r3, r2
 800590e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2203      	movs	r2, #3
 8005914:	4393      	bics	r3, r2
 8005916:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	4313      	orrs	r3, r2
 8005920:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	4a27      	ldr	r2, [pc, #156]	@ (80059c4 <TIM_OC3_SetConfig+0xe4>)
 8005926:	4013      	ands	r3, r2
 8005928:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	021b      	lsls	r3, r3, #8
 8005930:	697a      	ldr	r2, [r7, #20]
 8005932:	4313      	orrs	r3, r2
 8005934:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a23      	ldr	r2, [pc, #140]	@ (80059c8 <TIM_OC3_SetConfig+0xe8>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d10d      	bne.n	800595a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	4a22      	ldr	r2, [pc, #136]	@ (80059cc <TIM_OC3_SetConfig+0xec>)
 8005942:	4013      	ands	r3, r2
 8005944:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	021b      	lsls	r3, r3, #8
 800594c:	697a      	ldr	r2, [r7, #20]
 800594e:	4313      	orrs	r3, r2
 8005950:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	4a1e      	ldr	r2, [pc, #120]	@ (80059d0 <TIM_OC3_SetConfig+0xf0>)
 8005956:	4013      	ands	r3, r2
 8005958:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a1a      	ldr	r2, [pc, #104]	@ (80059c8 <TIM_OC3_SetConfig+0xe8>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d007      	beq.n	8005972 <TIM_OC3_SetConfig+0x92>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a1b      	ldr	r2, [pc, #108]	@ (80059d4 <TIM_OC3_SetConfig+0xf4>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d003      	beq.n	8005972 <TIM_OC3_SetConfig+0x92>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a1a      	ldr	r2, [pc, #104]	@ (80059d8 <TIM_OC3_SetConfig+0xf8>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d113      	bne.n	800599a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	4a19      	ldr	r2, [pc, #100]	@ (80059dc <TIM_OC3_SetConfig+0xfc>)
 8005976:	4013      	ands	r3, r2
 8005978:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	4a18      	ldr	r2, [pc, #96]	@ (80059e0 <TIM_OC3_SetConfig+0x100>)
 800597e:	4013      	ands	r3, r2
 8005980:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	695b      	ldr	r3, [r3, #20]
 8005986:	011b      	lsls	r3, r3, #4
 8005988:	693a      	ldr	r2, [r7, #16]
 800598a:	4313      	orrs	r3, r2
 800598c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	011b      	lsls	r3, r3, #4
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	4313      	orrs	r3, r2
 8005998:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	693a      	ldr	r2, [r7, #16]
 800599e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	68fa      	ldr	r2, [r7, #12]
 80059a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	685a      	ldr	r2, [r3, #4]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	697a      	ldr	r2, [r7, #20]
 80059b2:	621a      	str	r2, [r3, #32]
}
 80059b4:	46c0      	nop			@ (mov r8, r8)
 80059b6:	46bd      	mov	sp, r7
 80059b8:	b006      	add	sp, #24
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	fffffeff 	.word	0xfffffeff
 80059c0:	fffeff8f 	.word	0xfffeff8f
 80059c4:	fffffdff 	.word	0xfffffdff
 80059c8:	40012c00 	.word	0x40012c00
 80059cc:	fffff7ff 	.word	0xfffff7ff
 80059d0:	fffffbff 	.word	0xfffffbff
 80059d4:	40014400 	.word	0x40014400
 80059d8:	40014800 	.word	0x40014800
 80059dc:	ffffefff 	.word	0xffffefff
 80059e0:	ffffdfff 	.word	0xffffdfff

080059e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	4a24      	ldr	r2, [pc, #144]	@ (8005a8c <TIM_OC4_SetConfig+0xa8>)
 80059fa:	401a      	ands	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	4a20      	ldr	r2, [pc, #128]	@ (8005a90 <TIM_OC4_SetConfig+0xac>)
 8005a10:	4013      	ands	r3, r2
 8005a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	4a1f      	ldr	r2, [pc, #124]	@ (8005a94 <TIM_OC4_SetConfig+0xb0>)
 8005a18:	4013      	ands	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	021b      	lsls	r3, r3, #8
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	4a1b      	ldr	r2, [pc, #108]	@ (8005a98 <TIM_OC4_SetConfig+0xb4>)
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	031b      	lsls	r3, r3, #12
 8005a36:	693a      	ldr	r2, [r7, #16]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a17      	ldr	r2, [pc, #92]	@ (8005a9c <TIM_OC4_SetConfig+0xb8>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d007      	beq.n	8005a54 <TIM_OC4_SetConfig+0x70>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a16      	ldr	r2, [pc, #88]	@ (8005aa0 <TIM_OC4_SetConfig+0xbc>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d003      	beq.n	8005a54 <TIM_OC4_SetConfig+0x70>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a15      	ldr	r2, [pc, #84]	@ (8005aa4 <TIM_OC4_SetConfig+0xc0>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d109      	bne.n	8005a68 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	4a14      	ldr	r2, [pc, #80]	@ (8005aa8 <TIM_OC4_SetConfig+0xc4>)
 8005a58:	4013      	ands	r3, r2
 8005a5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	695b      	ldr	r3, [r3, #20]
 8005a60:	019b      	lsls	r3, r3, #6
 8005a62:	697a      	ldr	r2, [r7, #20]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	697a      	ldr	r2, [r7, #20]
 8005a6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	685a      	ldr	r2, [r3, #4]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	621a      	str	r2, [r3, #32]
}
 8005a82:	46c0      	nop			@ (mov r8, r8)
 8005a84:	46bd      	mov	sp, r7
 8005a86:	b006      	add	sp, #24
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	46c0      	nop			@ (mov r8, r8)
 8005a8c:	ffffefff 	.word	0xffffefff
 8005a90:	feff8fff 	.word	0xfeff8fff
 8005a94:	fffffcff 	.word	0xfffffcff
 8005a98:	ffffdfff 	.word	0xffffdfff
 8005a9c:	40012c00 	.word	0x40012c00
 8005aa0:	40014400 	.word	0x40014400
 8005aa4:	40014800 	.word	0x40014800
 8005aa8:	ffffbfff 	.word	0xffffbfff

08005aac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b086      	sub	sp, #24
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a1b      	ldr	r3, [r3, #32]
 8005aba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6a1b      	ldr	r3, [r3, #32]
 8005ac0:	4a21      	ldr	r2, [pc, #132]	@ (8005b48 <TIM_OC5_SetConfig+0x9c>)
 8005ac2:	401a      	ands	r2, r3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	4a1d      	ldr	r2, [pc, #116]	@ (8005b4c <TIM_OC5_SetConfig+0xa0>)
 8005ad8:	4013      	ands	r3, r2
 8005ada:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	4a19      	ldr	r2, [pc, #100]	@ (8005b50 <TIM_OC5_SetConfig+0xa4>)
 8005aea:	4013      	ands	r3, r2
 8005aec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	041b      	lsls	r3, r3, #16
 8005af4:	693a      	ldr	r2, [r7, #16]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a15      	ldr	r2, [pc, #84]	@ (8005b54 <TIM_OC5_SetConfig+0xa8>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d007      	beq.n	8005b12 <TIM_OC5_SetConfig+0x66>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a14      	ldr	r2, [pc, #80]	@ (8005b58 <TIM_OC5_SetConfig+0xac>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d003      	beq.n	8005b12 <TIM_OC5_SetConfig+0x66>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a13      	ldr	r2, [pc, #76]	@ (8005b5c <TIM_OC5_SetConfig+0xb0>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d109      	bne.n	8005b26 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	4a0c      	ldr	r2, [pc, #48]	@ (8005b48 <TIM_OC5_SetConfig+0x9c>)
 8005b16:	4013      	ands	r3, r2
 8005b18:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	695b      	ldr	r3, [r3, #20]
 8005b1e:	021b      	lsls	r3, r3, #8
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	697a      	ldr	r2, [r7, #20]
 8005b2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	693a      	ldr	r2, [r7, #16]
 8005b3e:	621a      	str	r2, [r3, #32]
}
 8005b40:	46c0      	nop			@ (mov r8, r8)
 8005b42:	46bd      	mov	sp, r7
 8005b44:	b006      	add	sp, #24
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	fffeffff 	.word	0xfffeffff
 8005b4c:	fffeff8f 	.word	0xfffeff8f
 8005b50:	fffdffff 	.word	0xfffdffff
 8005b54:	40012c00 	.word	0x40012c00
 8005b58:	40014400 	.word	0x40014400
 8005b5c:	40014800 	.word	0x40014800

08005b60 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b086      	sub	sp, #24
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6a1b      	ldr	r3, [r3, #32]
 8005b74:	4a22      	ldr	r2, [pc, #136]	@ (8005c00 <TIM_OC6_SetConfig+0xa0>)
 8005b76:	401a      	ands	r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8005c04 <TIM_OC6_SetConfig+0xa4>)
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	021b      	lsls	r3, r3, #8
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	4a1a      	ldr	r2, [pc, #104]	@ (8005c08 <TIM_OC6_SetConfig+0xa8>)
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	051b      	lsls	r3, r3, #20
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a16      	ldr	r2, [pc, #88]	@ (8005c0c <TIM_OC6_SetConfig+0xac>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d007      	beq.n	8005bc8 <TIM_OC6_SetConfig+0x68>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a15      	ldr	r2, [pc, #84]	@ (8005c10 <TIM_OC6_SetConfig+0xb0>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d003      	beq.n	8005bc8 <TIM_OC6_SetConfig+0x68>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a14      	ldr	r2, [pc, #80]	@ (8005c14 <TIM_OC6_SetConfig+0xb4>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d109      	bne.n	8005bdc <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	4a13      	ldr	r2, [pc, #76]	@ (8005c18 <TIM_OC6_SetConfig+0xb8>)
 8005bcc:	4013      	ands	r3, r2
 8005bce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	029b      	lsls	r3, r3, #10
 8005bd6:	697a      	ldr	r2, [r7, #20]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	697a      	ldr	r2, [r7, #20]
 8005be0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	685a      	ldr	r2, [r3, #4]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	693a      	ldr	r2, [r7, #16]
 8005bf4:	621a      	str	r2, [r3, #32]
}
 8005bf6:	46c0      	nop			@ (mov r8, r8)
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	b006      	add	sp, #24
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	46c0      	nop			@ (mov r8, r8)
 8005c00:	ffefffff 	.word	0xffefffff
 8005c04:	feff8fff 	.word	0xfeff8fff
 8005c08:	ffdfffff 	.word	0xffdfffff
 8005c0c:	40012c00 	.word	0x40012c00
 8005c10:	40014400 	.word	0x40014400
 8005c14:	40014800 	.word	0x40014800
 8005c18:	fffbffff 	.word	0xfffbffff

08005c1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b086      	sub	sp, #24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	221f      	movs	r2, #31
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	2201      	movs	r2, #1
 8005c30:	409a      	lsls	r2, r3
 8005c32:	0013      	movs	r3, r2
 8005c34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	43d2      	mvns	r2, r2
 8005c3e:	401a      	ands	r2, r3
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6a1a      	ldr	r2, [r3, #32]
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	211f      	movs	r1, #31
 8005c4c:	400b      	ands	r3, r1
 8005c4e:	6879      	ldr	r1, [r7, #4]
 8005c50:	4099      	lsls	r1, r3
 8005c52:	000b      	movs	r3, r1
 8005c54:	431a      	orrs	r2, r3
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	621a      	str	r2, [r3, #32]
}
 8005c5a:	46c0      	nop			@ (mov r8, r8)
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	b006      	add	sp, #24
 8005c60:	bd80      	pop	{r7, pc}
	...

08005c64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	223c      	movs	r2, #60	@ 0x3c
 8005c72:	5c9b      	ldrb	r3, [r3, r2]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d101      	bne.n	8005c7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c78:	2302      	movs	r3, #2
 8005c7a:	e050      	b.n	8005d1e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	223c      	movs	r2, #60	@ 0x3c
 8005c80:	2101      	movs	r1, #1
 8005c82:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	223d      	movs	r2, #61	@ 0x3d
 8005c88:	2102      	movs	r1, #2
 8005c8a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a21      	ldr	r2, [pc, #132]	@ (8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d108      	bne.n	8005cb8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	4a20      	ldr	r2, [pc, #128]	@ (8005d2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005caa:	4013      	ands	r3, r2
 8005cac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2270      	movs	r2, #112	@ 0x70
 8005cbc:	4393      	bics	r3, r2
 8005cbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68fa      	ldr	r2, [r7, #12]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a14      	ldr	r2, [pc, #80]	@ (8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d00a      	beq.n	8005cf2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	2380      	movs	r3, #128	@ 0x80
 8005ce2:	05db      	lsls	r3, r3, #23
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d004      	beq.n	8005cf2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a10      	ldr	r2, [pc, #64]	@ (8005d30 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d10c      	bne.n	8005d0c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	2280      	movs	r2, #128	@ 0x80
 8005cf6:	4393      	bics	r3, r2
 8005cf8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	68ba      	ldr	r2, [r7, #8]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68ba      	ldr	r2, [r7, #8]
 8005d0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	223d      	movs	r2, #61	@ 0x3d
 8005d10:	2101      	movs	r1, #1
 8005d12:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	223c      	movs	r2, #60	@ 0x3c
 8005d18:	2100      	movs	r1, #0
 8005d1a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d1c:	2300      	movs	r3, #0
}
 8005d1e:	0018      	movs	r0, r3
 8005d20:	46bd      	mov	sp, r7
 8005d22:	b004      	add	sp, #16
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	46c0      	nop			@ (mov r8, r8)
 8005d28:	40012c00 	.word	0x40012c00
 8005d2c:	ff0fffff 	.word	0xff0fffff
 8005d30:	40000400 	.word	0x40000400

08005d34 <memset>:
 8005d34:	0003      	movs	r3, r0
 8005d36:	1882      	adds	r2, r0, r2
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d100      	bne.n	8005d3e <memset+0xa>
 8005d3c:	4770      	bx	lr
 8005d3e:	7019      	strb	r1, [r3, #0]
 8005d40:	3301      	adds	r3, #1
 8005d42:	e7f9      	b.n	8005d38 <memset+0x4>

08005d44 <__libc_init_array>:
 8005d44:	b570      	push	{r4, r5, r6, lr}
 8005d46:	2600      	movs	r6, #0
 8005d48:	4c0c      	ldr	r4, [pc, #48]	@ (8005d7c <__libc_init_array+0x38>)
 8005d4a:	4d0d      	ldr	r5, [pc, #52]	@ (8005d80 <__libc_init_array+0x3c>)
 8005d4c:	1b64      	subs	r4, r4, r5
 8005d4e:	10a4      	asrs	r4, r4, #2
 8005d50:	42a6      	cmp	r6, r4
 8005d52:	d109      	bne.n	8005d68 <__libc_init_array+0x24>
 8005d54:	2600      	movs	r6, #0
 8005d56:	f000 f823 	bl	8005da0 <_init>
 8005d5a:	4c0a      	ldr	r4, [pc, #40]	@ (8005d84 <__libc_init_array+0x40>)
 8005d5c:	4d0a      	ldr	r5, [pc, #40]	@ (8005d88 <__libc_init_array+0x44>)
 8005d5e:	1b64      	subs	r4, r4, r5
 8005d60:	10a4      	asrs	r4, r4, #2
 8005d62:	42a6      	cmp	r6, r4
 8005d64:	d105      	bne.n	8005d72 <__libc_init_array+0x2e>
 8005d66:	bd70      	pop	{r4, r5, r6, pc}
 8005d68:	00b3      	lsls	r3, r6, #2
 8005d6a:	58eb      	ldr	r3, [r5, r3]
 8005d6c:	4798      	blx	r3
 8005d6e:	3601      	adds	r6, #1
 8005d70:	e7ee      	b.n	8005d50 <__libc_init_array+0xc>
 8005d72:	00b3      	lsls	r3, r6, #2
 8005d74:	58eb      	ldr	r3, [r5, r3]
 8005d76:	4798      	blx	r3
 8005d78:	3601      	adds	r6, #1
 8005d7a:	e7f2      	b.n	8005d62 <__libc_init_array+0x1e>
 8005d7c:	08005e84 	.word	0x08005e84
 8005d80:	08005e84 	.word	0x08005e84
 8005d84:	08005e88 	.word	0x08005e88
 8005d88:	08005e84 	.word	0x08005e84

08005d8c <memcpy>:
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	b510      	push	{r4, lr}
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d100      	bne.n	8005d96 <memcpy+0xa>
 8005d94:	bd10      	pop	{r4, pc}
 8005d96:	5ccc      	ldrb	r4, [r1, r3]
 8005d98:	54c4      	strb	r4, [r0, r3]
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	e7f8      	b.n	8005d90 <memcpy+0x4>
	...

08005da0 <_init>:
 8005da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005da2:	46c0      	nop			@ (mov r8, r8)
 8005da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005da6:	bc08      	pop	{r3}
 8005da8:	469e      	mov	lr, r3
 8005daa:	4770      	bx	lr

08005dac <_fini>:
 8005dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dae:	46c0      	nop			@ (mov r8, r8)
 8005db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005db2:	bc08      	pop	{r3}
 8005db4:	469e      	mov	lr, r3
 8005db6:	4770      	bx	lr
