# Reading C:/altera/12.1sp1/modelsim_ase/tcl/vsim/pref.tcl 
do runlab.do
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(24): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(25): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(29): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(30): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(34): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(35): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(24): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(25): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(29): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(30): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(34): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(35): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(24): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(25): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(29): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(30): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(34): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(35): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# ** Error: ./instruction_decoder.v(45): (vlog-2730) Undefined variable: 'cpsr'.
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instruction_decoder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# ** Error: ./instruction_decoder.v(21): In, out, or inout does not appear in port list: cpsr.
# ** Error: ./instruction_decoder.v(46): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(47): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(48): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(49): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(50): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(51): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(52): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(53): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(54): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(55): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(56): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(57): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(58): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(59): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(60): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(61): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(68): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(69): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(70): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(71): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(72): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(73): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(74): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(75): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(76): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(77): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(81): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(82): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(83): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(84): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(85): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(86): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(87): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(88): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(89): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(90): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(94): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(95): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(96): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(97): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(98): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(99): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(100): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(101): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(102): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(103): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(107): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(108): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(109): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(110): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(111): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(112): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(113): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(114): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(115): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(116): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(120): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(121): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(122): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(123): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(124): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(125): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(126): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(127): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(128): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(129): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(133): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(134): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(135): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(136): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(137): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(138): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(139): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(140): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(141): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(142): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(146): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(147): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(148): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(149): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(150): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(151): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(152): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(153): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(154): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(155): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(159): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(160): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(161): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(162): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(163): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(164): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(165): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(166): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(167): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(168): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(172): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(173): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(174): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(175): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(176): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(177): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(178): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(179): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(180): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(181): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(185): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(186): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(187): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(188): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(189): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(190): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(191): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(192): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(193): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(194): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(198): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(199): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(200): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(201): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(202): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(203): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(204): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(205): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(206): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(207): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(211): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(212): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(213): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(214): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(215): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(216): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(217): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(218): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(219): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(220): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(224): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(225): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(226): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(227): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(228): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(229): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(230): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(231): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(232): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(233): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(237): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(238): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(239): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(240): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(241): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(242): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(243): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(244): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(245): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(246): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(251): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(252): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(253): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(254): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(255): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(256): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(257): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(258): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(259): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(260): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(264): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(265): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(266): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(267): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(268): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(269): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(270): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(271): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(272): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(273): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(278): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(279): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(280): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(281): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(282): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(283): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(284): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(285): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(286): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(287): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(291): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(292): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(293): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(294): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(295): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(296): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(297): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(298): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(299): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(300): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(303): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(304): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(305): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(306): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(307): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(308): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(309): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(310): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(311): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(312): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instruction_decoder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(24): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(25): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(29): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(30): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(34): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(35): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(10): near "clk": syntax error, unexpected IDENTIFIER, expecting ';'
# ** Error: ./find_next_pc.v(11): near "ALUCtl_code": syntax error, unexpected IDENTIFIER, expecting ';'
# ** Error: ./find_next_pc.v(12): near "br_address": syntax error, unexpected IDENTIFIER, expecting ';'
# ** Error: ./find_next_pc.v(13): near "program_counter": syntax error, unexpected IDENTIFIER, expecting ';'
# ** Error: ./find_next_pc.v(14): 'logic' already declared in this scope (find_next_pc) with a conflicting port direction.
# ** Error: ./find_next_pc.v(14): near "program_counter_next": syntax error, unexpected IDENTIFIER, expecting ';'
# ** Error: ./find_next_pc.v(15): 'logic' already declared in this scope (find_next_pc) with a conflicting port direction.
# ** Error: ./find_next_pc.v(15): near "next_r14": syntax error, unexpected IDENTIFIER, expecting ';'
# ** Error: ./find_next_pc.v(22): (vlog-2730) Undefined variable: 'ALUCtl_code'.
# 
# ** Error: ./find_next_pc.v(24): (vlog-2730) Undefined variable: 'next_r14'.
# 
# ** Error: ./find_next_pc.v(25): (vlog-2730) Undefined variable: 'program_counter_next'.
# 
# ** Error: ./find_next_pc.v(25): (vlog-2730) Undefined variable: 'program_counter'.
# 
# ** Error: ./find_next_pc.v(25): (vlog-2730) Undefined variable: 'br_address'.
# 
# ** Error: ./find_next_pc.v(40): (vlog-2730) Undefined variable: 'clk'.
# 
# ** Error: ./find_next_pc.v(7): Identifier must be declared with a port mode: clk.
# ** Error: ./find_next_pc.v(7): Identifier must be declared with a port mode: ALUCtl_code.
# ** Error: ./find_next_pc.v(7): Identifier must be declared with a port mode: br_address.
# ** Error: ./find_next_pc.v(7): Identifier must be declared with a port mode: program_counter.
# ** Error: ./find_next_pc.v(7): Identifier must be declared with a port mode: program_counter_next.
# ** Error: ./find_next_pc.v(8): Identifier must be declared with a port mode: next_r14.
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(7): near "clk": syntax error, unexpected IDENTIFIER, expecting ')'
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(24): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(25): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(29): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(30): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(34): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(35): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# ** Error: ./instruction_decoder.v(21): In, out, or inout does not appear in port list: cpsr.
# ** Error: ./instruction_decoder.v(46): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(47): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(48): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(49): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(50): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(51): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(52): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(53): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(54): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(55): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(56): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(57): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(58): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(59): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(60): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(61): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./instruction_decoder.v(68): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(69): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(70): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(71): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(72): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(73): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(74): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(75): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(76): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(77): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(81): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(82): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(83): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(84): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(85): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(86): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(87): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(88): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(89): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(90): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(94): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(95): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(96): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(97): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(98): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(99): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(100): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(101): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(102): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(103): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(107): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(108): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(109): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(110): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(111): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(112): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(113): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(114): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(115): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(116): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(120): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(121): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(122): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(123): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(124): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(125): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(126): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(127): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(128): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(129): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(133): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(134): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(135): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(136): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(137): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(138): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(139): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(140): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(141): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(142): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(146): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(147): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(148): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(149): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(150): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(151): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(152): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(153): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(154): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(155): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(159): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(160): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(161): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(162): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(163): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(164): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(165): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(166): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(167): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(168): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(172): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(173): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(174): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(175): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(176): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(177): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(178): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(179): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(180): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(181): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(185): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(186): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(187): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(188): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(189): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(190): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(191): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(192): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(193): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(194): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(198): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(199): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(200): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(201): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(202): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(203): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(204): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(205): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(206): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(207): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(211): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(212): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(213): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(214): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(215): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(216): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(217): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(218): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(219): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(220): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(224): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(225): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(226): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(227): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(228): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(229): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(230): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(231): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(232): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(233): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(237): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(238): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(239): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(240): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(241): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(242): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(243): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(244): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(245): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(246): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(251): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(252): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(253): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(254): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(255): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(256): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(257): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(258): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(259): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(260): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(264): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(265): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(266): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(267): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(268): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(269): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(270): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(271): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(272): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(273): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(278): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(279): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(280): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(281): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(282): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(283): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(284): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(285): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(286): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(287): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(291): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(292): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(293): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(294): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(295): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(296): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(297): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(298): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(299): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(300): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: ./instruction_decoder.v(303): (vlog-2110) Illegal reference to net "rm".
# 
# ** Error: ./instruction_decoder.v(304): (vlog-2110) Illegal reference to net "shift".
# 
# ** Error: ./instruction_decoder.v(305): (vlog-2110) Illegal reference to net "rn".
# 
# ** Error: ./instruction_decoder.v(306): (vlog-2110) Illegal reference to net "rd".
# 
# ** Error: ./instruction_decoder.v(307): (vlog-2110) Illegal reference to net "rotate".
# 
# ** Error: ./instruction_decoder.v(308): (vlog-2110) Illegal reference to net "immediateValue".
# 
# ** Error: ./instruction_decoder.v(309): (vlog-2110) Illegal reference to net "dt_address".
# 
# ** Error: ./instruction_decoder.v(310): (vlog-2110) Illegal reference to net "br_address".
# 
# ** Error: ./instruction_decoder.v(311): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(312): (vlog-2110) Illegal reference to net "ALUCtl_code".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instruction_decoder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# ** Error: ./instruction_decoder.v(21): In, out, or inout does not appear in port list: cpsr.
# ** Error: ./instruction_decoder.v(24): Register is illegal in left-hand side of continuous assignment
# ** Error: ./instruction_decoder.v(76): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(89): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(102): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(115): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(128): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(141): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(154): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(167): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(180): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(193): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(206): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(219): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(232): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(245): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(259): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(272): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(286): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(299): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: ./instruction_decoder.v(311): (vlog-2110) Illegal reference to net "cond_field".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instruction_decoder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# ** Error: ./instruction_decoder.v(21): In, out, or inout does not appear in port list: cpsr.
# ** Error: ./instruction_decoder.v(23): Register is illegal in left-hand side of continuous assignment
# ** Error: ./instruction_decoder.v(24): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instruction_decoder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# ** Error: ./instruction_decoder.v(9): Port mode is incompatible with declaration: cpsr
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instruction_decoder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# ** Error: ./instruction_decoder.v(5): (vlog-2110) Illegal reference to net array "cpsr".
# 
# ** Error: ./instruction_decoder.v(24): Register is illegal in left-hand side of continuous assignment
# ** Error: ./instruction_decoder.v(25): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instruction_decoder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# ** Error: ./instruction_decoder.v(24): Register is illegal in left-hand side of continuous assignment
# ** Error: ./instruction_decoder.v(25): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instruction_decoder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# ** Error: ./instruction_decoder.v(25): Register is illegal in left-hand side of continuous assignment
# ** Error: ./instruction_decoder.v(26): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instruction_decoder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# ** Error: ./instruction_decoder.v(25): Register is illegal in left-hand side of continuous assignment
# ** Error: ./instruction_decoder.v(26): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instruction_decoder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# ** Error: ./instruction_decoder.v(25): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instruction_decoder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# ** Error: (vlog-7) Failed to open design unit file "./memory_file.sv" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./memory_file.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# ** Error: ./memory_file.v(40): (vlog-2110) Illegal reference to net "read_data".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./memory_file.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# ** Error: ./reg_file.v(21): Register is illegal in left-hand side of continuous assignment
# ** Error: ./reg_file.v(22): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./reg_file.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# ** Error: ./reg_file.v(31): Register is illegal in left-hand side of continuous assignment
# ** Error: ./reg_file.v(32): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./reg_file.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Error: ./cpu.v(119): near ".": syntax error, unexpected '.', expecting ')'
# -- Compiling module cpu_testbench
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(115): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(119): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(119): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(126): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(4).
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(126): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3017) ./cpu.v(129): [TFMPC] - Too few port connections. Expected 7, found 6.
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3015) ./cpu.v(129): [PCDPC] - Port size (11 or 11) does not match connection size (1) for port 'ALUCtl'. The port definition is at: ./alu.v(1).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3015) ./cpu.v(129): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(1).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(129): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3722) ./cpu.v(129): [TFMPC] - Missing connection for port 'ALUOut'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(115): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(119): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(119): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(126): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(4).
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(126): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3017) ./cpu.v(129): [TFMPC] - Too few port connections. Expected 7, found 6.
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3015) ./cpu.v(129): [PCDPC] - Port size (11 or 11) does not match connection size (1) for port 'ALUCtl'. The port definition is at: ./alu.v(1).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3015) ./cpu.v(129): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(1).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(129): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3722) ./cpu.v(129): [TFMPC] - Missing connection for port 'ALUOut'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(24): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(25): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(29): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(30): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(34): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(35): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(24): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(25): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(29): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(30): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(34): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(35): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(24): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(25): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(29): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(30): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(34): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(35): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(24): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(25): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(29): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(30): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(34): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(35): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(24): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(25): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(29): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(30): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(34): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(35): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(24): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(25): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(29): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(30): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(34): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(35): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(115): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(119): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(119): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(126): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(4).
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(126): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3017) ./cpu.v(129): [TFMPC] - Too few port connections. Expected 7, found 6.
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3015) ./cpu.v(129): [PCDPC] - Port size (11 or 11) does not match connection size (1) for port 'ALUCtl'. The port definition is at: ./alu.v(1).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3015) ./cpu.v(129): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(1).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(129): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3722) ./cpu.v(129): [TFMPC] - Missing connection for port 'ALUOut'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# ** Error: ./reg_file.v(25): LHS in procedural continuous assignment may not be a net: read_data1.
# ** Error: ./reg_file.v(26): LHS in procedural continuous assignment may not be a net: read_data2.
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./reg_file.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(115): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(119): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(119): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Warning: (vsim-3015) ./cpu.v(123): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'read_addr1'. The port definition is at: ./reg_file.v(4).
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(123): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'read_addr2'. The port definition is at: ./reg_file.v(4).
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(123): [PCDPC] - Port size (1 or 1) does not match connection size (4) for port 'write_addr'. The port definition is at: ./reg_file.v(4).
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(123): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'write_data'. The port definition is at: ./reg_file.v(4).
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(123): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'read_data1'. The port definition is at: ./reg_file.v(5).
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(123): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'read_data2'. The port definition is at: ./reg_file.v(5).
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(126): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(4).
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(126): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3017) ./cpu.v(129): [TFMPC] - Too few port connections. Expected 7, found 6.
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3015) ./cpu.v(129): [PCDPC] - Port size (11 or 11) does not match connection size (1) for port 'ALUCtl'. The port definition is at: ./alu.v(1).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3015) ./cpu.v(129): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(1).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(129): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3722) ./cpu.v(129): [TFMPC] - Missing connection for port 'ALUOut'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# ** Error: ./alu.v(30): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(32): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(32): Too many indices into "cpsr"
# ** Error: ./alu.v(32): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(33): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(33): Too many indices into "cpsr"
# ** Error: ./alu.v(33): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(34): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(34): Too many indices into "cpsr"
# ** Error: ./alu.v(34): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(35): Too many indices into "A"
# ** Warning: ./alu.v(35): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(35): Too many indices into "B"
# ** Warning: ./alu.v(35): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(36): Too many indices into "A"
# ** Warning: ./alu.v(36): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(36): Too many indices into "B"
# ** Warning: ./alu.v(36): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(36): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(36): Too many indices into "cpsr"
# ** Error: ./alu.v(36): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(37): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(37): Too many indices into "cpsr"
# ** Error: ./alu.v(37): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(41): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(43): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(45): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(45): Too many indices into "cpsr"
# ** Error: ./alu.v(45): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(46): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(46): Too many indices into "cpsr"
# ** Error: ./alu.v(46): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(47): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(47): Too many indices into "cpsr"
# ** Error: ./alu.v(47): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(48): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(48): Too many indices into "cpsr"
# ** Error: ./alu.v(48): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(49): Too many indices into "A"
# ** Warning: ./alu.v(49): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(49): Too many indices into "B"
# ** Warning: ./alu.v(49): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(50): Too many indices into "A"
# ** Warning: ./alu.v(50): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(50): Too many indices into "B"
# ** Warning: ./alu.v(50): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(50): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(50): Too many indices into "cpsr"
# ** Error: ./alu.v(50): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(51): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(51): Too many indices into "cpsr"
# ** Error: ./alu.v(51): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(52): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(52): Too many indices into "cpsr"
# ** Error: ./alu.v(52): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(57): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(59): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(59): Too many indices into "cpsr"
# ** Error: ./alu.v(59): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(60): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(60): Too many indices into "cpsr"
# ** Error: ./alu.v(60): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(61): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(61): Too many indices into "cpsr"
# ** Error: ./alu.v(61): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(66): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(68): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(68): Too many indices into "cpsr"
# ** Error: ./alu.v(68): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(69): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(69): Too many indices into "cpsr"
# ** Error: ./alu.v(69): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(70): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(70): Too many indices into "cpsr"
# ** Error: ./alu.v(70): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(74): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(76): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(76): Too many indices into "cpsr"
# ** Error: ./alu.v(76): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(77): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(77): Too many indices into "cpsr"
# ** Error: ./alu.v(77): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(78): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(78): Too many indices into "cpsr"
# ** Error: ./alu.v(78): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(82): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(83): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(85): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(86): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(86): Too many indices into "cpsr"
# ** Error: ./alu.v(86): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(87): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(87): Too many indices into "cpsr"
# ** Error: ./alu.v(87): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(88): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(88): Too many indices into "cpsr"
# ** Error: ./alu.v(88): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(89): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(89): Too many indices into "cpsr"
# ** Error: ./alu.v(89): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(90): Too many indices into "A"
# ** Warning: ./alu.v(90): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(90): Too many indices into "B"
# ** Warning: ./alu.v(90): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(91): Too many indices into "A"
# ** Warning: ./alu.v(91): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(91): Too many indices into "B"
# ** Warning: ./alu.v(91): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(91): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(91): Too many indices into "cpsr"
# ** Error: ./alu.v(91): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(92): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(92): Too many indices into "cpsr"
# ** Error: ./alu.v(92): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(93): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(93): Too many indices into "cpsr"
# ** Error: ./alu.v(93): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(96): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(97): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(97): Too many indices into "cpsr"
# ** Error: ./alu.v(97): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(98): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(98): Too many indices into "cpsr"
# ** Error: ./alu.v(98): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(99): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(99): Too many indices into "cpsr"
# ** Error: ./alu.v(99): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(102): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(103): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(103): Too many indices into "cpsr"
# ** Error: ./alu.v(103): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(104): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(104): Too many indices into "cpsr"
# ** Error: ./alu.v(104): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(105): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(105): Too many indices into "cpsr"
# ** Error: ./alu.v(105): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(108): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(110): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(110): Too many indices into "cpsr"
# ** Error: ./alu.v(110): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(111): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(111): Too many indices into "cpsr"
# ** Error: ./alu.v(111): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(112): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(112): Too many indices into "cpsr"
# ** Error: ./alu.v(112): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(116): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(117): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(118): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(119): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(120): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# ** Error: ./alu.v(30): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(32): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(32): Too many indices into "cpsr"
# ** Error: ./alu.v(32): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(33): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(33): Too many indices into "cpsr"
# ** Error: ./alu.v(33): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(34): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(34): Too many indices into "cpsr"
# ** Error: ./alu.v(34): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(35): Too many indices into "A"
# ** Warning: ./alu.v(35): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(35): Too many indices into "B"
# ** Warning: ./alu.v(35): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(36): Too many indices into "A"
# ** Warning: ./alu.v(36): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(36): Too many indices into "B"
# ** Warning: ./alu.v(36): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(36): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(36): Too many indices into "cpsr"
# ** Error: ./alu.v(36): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(37): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(37): Too many indices into "cpsr"
# ** Error: ./alu.v(37): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(41): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(43): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(45): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(45): Too many indices into "cpsr"
# ** Error: ./alu.v(45): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(46): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(46): Too many indices into "cpsr"
# ** Error: ./alu.v(46): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(47): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(47): Too many indices into "cpsr"
# ** Error: ./alu.v(47): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(48): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(48): Too many indices into "cpsr"
# ** Error: ./alu.v(48): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(49): Too many indices into "A"
# ** Warning: ./alu.v(49): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(49): Too many indices into "B"
# ** Warning: ./alu.v(49): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(50): Too many indices into "A"
# ** Warning: ./alu.v(50): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(50): Too many indices into "B"
# ** Warning: ./alu.v(50): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(50): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(50): Too many indices into "cpsr"
# ** Error: ./alu.v(50): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(51): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(51): Too many indices into "cpsr"
# ** Error: ./alu.v(51): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(52): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(52): Too many indices into "cpsr"
# ** Error: ./alu.v(52): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(57): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(59): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(59): Too many indices into "cpsr"
# ** Error: ./alu.v(59): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(60): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(60): Too many indices into "cpsr"
# ** Error: ./alu.v(60): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(61): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(61): Too many indices into "cpsr"
# ** Error: ./alu.v(61): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(66): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(68): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(68): Too many indices into "cpsr"
# ** Error: ./alu.v(68): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(69): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(69): Too many indices into "cpsr"
# ** Error: ./alu.v(69): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(70): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(70): Too many indices into "cpsr"
# ** Error: ./alu.v(70): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(74): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(76): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(76): Too many indices into "cpsr"
# ** Error: ./alu.v(76): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(77): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(77): Too many indices into "cpsr"
# ** Error: ./alu.v(77): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(78): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(78): Too many indices into "cpsr"
# ** Error: ./alu.v(78): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(82): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(83): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(85): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(86): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(86): Too many indices into "cpsr"
# ** Error: ./alu.v(86): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(87): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(87): Too many indices into "cpsr"
# ** Error: ./alu.v(87): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(88): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(88): Too many indices into "cpsr"
# ** Error: ./alu.v(88): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(89): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(89): Too many indices into "cpsr"
# ** Error: ./alu.v(89): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(90): Too many indices into "A"
# ** Warning: ./alu.v(90): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(90): Too many indices into "B"
# ** Warning: ./alu.v(90): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(91): Too many indices into "A"
# ** Warning: ./alu.v(91): (vlog-2576) [BSOB] - Bit-select into 'A' is out of bounds.
# 
# ** Error: ./alu.v(91): Too many indices into "B"
# ** Warning: ./alu.v(91): (vlog-2576) [BSOB] - Bit-select into 'B' is out of bounds.
# 
# ** Error: ./alu.v(91): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(91): Too many indices into "cpsr"
# ** Error: ./alu.v(91): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(92): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(92): Too many indices into "cpsr"
# ** Error: ./alu.v(92): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(93): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(93): Too many indices into "cpsr"
# ** Error: ./alu.v(93): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(96): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(97): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(97): Too many indices into "cpsr"
# ** Error: ./alu.v(97): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(98): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(98): Too many indices into "cpsr"
# ** Error: ./alu.v(98): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(99): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(99): Too many indices into "cpsr"
# ** Error: ./alu.v(99): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(102): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(103): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(103): Too many indices into "cpsr"
# ** Error: ./alu.v(103): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(104): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(104): Too many indices into "cpsr"
# ** Error: ./alu.v(104): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(105): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(105): Too many indices into "cpsr"
# ** Error: ./alu.v(105): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(108): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(110): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(110): Too many indices into "cpsr"
# ** Error: ./alu.v(110): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(111): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(111): Too many indices into "cpsr"
# ** Error: ./alu.v(111): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(112): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(112): Too many indices into "cpsr"
# ** Error: ./alu.v(112): Bit-select into 'cpsr' is out of bounds.
# ** Error: ./alu.v(116): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(117): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(118): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(119): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(120): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# ** Error: ./alu.v(37): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(39): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(40): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(41): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(43): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(44): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(48): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(50): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(52): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(53): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(54): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(55): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(57): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(58): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(59): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(64): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(66): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(67): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(68): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(73): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(75): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(76): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(77): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(81): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(83): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(84): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(85): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(89): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(90): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(92): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(93): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(94): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(95): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(96): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(98): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(99): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(100): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(103): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(104): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(105): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(106): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(109): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(110): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(111): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(112): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(115): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(117): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(118): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(119): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(123): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(124): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(125): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(126): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(127): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# ** Error: ./alu.v(93): near "B": syntax error, unexpected IDENTIFIER, expecting ';'
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# ** Error: ./alu.v(38): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(40): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(41): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(42): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(44): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(45): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(49): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(51): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(53): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(54): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(55): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(56): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(58): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(59): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(60): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(65): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(67): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(68): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(69): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(74): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(76): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(77): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(78): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(82): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(84): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(85): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(86): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(90): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(91): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(93): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(94): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(95): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(96): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(97): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(99): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(100): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(101): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(104): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(105): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(106): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(107): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(110): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(111): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(112): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(113): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(116): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(118): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(119): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(120): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(124): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(125): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(126): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(127): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(128): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# ** Error: ./alu.v(38): LHS in procedural continuous assignment may not be a net: ALUOut.
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# ** Error: ./alu.v(38): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(40): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(41): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(42): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(44): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(45): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(49): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(51): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(53): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(54): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(55): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(56): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(58): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(59): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(60): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(65): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(67): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(68): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(69): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(74): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(76): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(77): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(78): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(82): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(84): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(85): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(86): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(90): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(91): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(93): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(94): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(95): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(96): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(97): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(99): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(100): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(101): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(104): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(105): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(106): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(107): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(110): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(111): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(112): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(113): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(116): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(118): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(119): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(120): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(124): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(125): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(126): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(127): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: ./alu.v(128): (vlog-2110) Illegal reference to net "ALUOut".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# ** Error: ./alu.v(46): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(47): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(48): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(50): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(51): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(59): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(60): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(61): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(62): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(64): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(65): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(66): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(73): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(74): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(75): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(82): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(83): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(84): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(90): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(91): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(92): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(100): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(101): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(102): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(103): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(105): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(106): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(107): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(111): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(112): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(113): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(117): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(118): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(119): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(124): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(125): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: ./alu.v(126): (vlog-2110) Illegal reference to net "cpsr".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(115): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(119): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(119): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(126): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(4).
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(126): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3017) ./cpu.v(129): [TFMPC] - Too few port connections. Expected 7, found 6.
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3015) ./cpu.v(129): [PCDPC] - Port size (11 or 11) does not match connection size (1) for port 'ALUCtl'. The port definition is at: ./alu.v(2).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3015) ./cpu.v(129): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(5).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(129): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3063) ./cpu.v(129): Port 'cpsr_enable' not found in the connected module (6th connection).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3722) ./cpu.v(129): [TFMPC] - Missing connection for port 'ALUOut'.
# 
# ** Warning: (vsim-3722) ./cpu.v(129): [TFMPC] - Missing connection for port 'temp_cpsr_enable'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# ** Warning: ./cpu.v(126): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(112): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(115): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(119): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(119): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(119): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(123): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(126): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(4).
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(126): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3017) ./cpu.v(129): [TFMPC] - Too few port connections. Expected 7, found 6.
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3015) ./cpu.v(129): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(5).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(129): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3063) ./cpu.v(129): Port 'cpsr_enable' not found in the connected module (6th connection).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Warning: (vsim-3722) ./cpu.v(129): [TFMPC] - Missing connection for port 'ALUOut'.
# 
# ** Warning: (vsim-3722) ./cpu.v(129): [TFMPC] - Missing connection for port 'temp_cpsr_enable'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# ** Error: ./alu.v(45): (vlog-2730) Undefined variable: 'temp_cpsr_enable'.
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Error: ./cpu.v(29): near "reg": syntax error, unexpected reg, expecting ';' or ','
# ** Error: ./cpu.v(130): near ".": syntax error, unexpected '.', expecting ')'
# -- Compiling module cpu_testbench
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Error: ./cpu.v(130): near ".": syntax error, unexpected '.', expecting ')'
# -- Compiling module cpu_testbench
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Warning: ./cpu.v(127): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# ** Warning: ./cpu.v(127): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(113): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(113): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(116): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(120): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(120): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(124): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(124): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(127): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(4).
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(127): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3015) ./cpu.v(130): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(5).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(130): Illegal output or inout port connection for "port 'ALUOut'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(130): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# ** Error: ./find_next_pc.v(32): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(33): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(37): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(38): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: ./find_next_pc.v(42): (vlog-2110) Illegal reference to net "next_r14".
# 
# ** Error: ./find_next_pc.v(43): (vlog-2110) Illegal reference to net "program_counter_next".
# 
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./find_next_pc.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Warning: ./cpu.v(127): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# ** Warning: ./cpu.v(127): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(113): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(113): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(116): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(120): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(120): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(124): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(124): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(127): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(4).
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(127): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3015) ./cpu.v(130): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(5).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(130): Illegal output or inout port connection for "port 'ALUOut'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(130): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Warning: ./cpu.v(127): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# ** Warning: ./cpu.v(127): (vlog-2576) [BSOB] - Bit-select into 'dt_address' is out of bounds.
# 
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(113): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(113): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(116): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(120): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(120): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(120): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(124): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(124): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(127): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(4).
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(127): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3015) ./cpu.v(130): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(5).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(130): Illegal output or inout port connection for "port 'ALUOut'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(130): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(117): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(121): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(121): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Warning: (vsim-3015) ./cpu.v(128): [PCDPC] - Port size (4 or 4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(4).
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(128): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3015) ./cpu.v(131): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(5).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'ALUOut'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(117): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(121): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(121): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(128): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3015) ./cpu.v(131): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(5).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'ALUOut'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(117): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(121): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(121): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(128): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Warning: (vsim-3015) ./cpu.v(131): [PCDPC] - Port size (32 or 32) does not match connection size (8) for port 'I'. The port definition is at: ./alu.v(5).
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'ALUOut'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(117): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Warning: (vsim-3017) ./cpu.v(121): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Warning: (vsim-3722) ./cpu.v(121): [TFMPC] - Missing connection for port 'cpsr_enable'.
# 
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(128): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'ALUOut'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Error: ./cpu.v(121): near "cpsr_enable": syntax error, unexpected IDENTIFIER, expecting .* or '.'
# -- Compiling module cpu_testbench
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Error: ./cpu.v(121): near "cpsr_enable": syntax error, unexpected IDENTIFIER, expecting .* or '.'
# -- Compiling module cpu_testbench
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(117): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cpsr_enable'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(128): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'ALUOut'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(117): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cpsr_enable'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(128): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'ALUOut'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(117): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cpsr_enable'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(128): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'ALUOut'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# ** Error: ./cpu.v(137): near ";": Syntax error.
# ** Error: ./cpu.v(138): near ";": Syntax error.
# ** Error: ./cpu.v(139): near ";": Syntax error.
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# ** Error: ./cpu.v(137): near ";": Syntax error.
# ** Error: ./cpu.v(138): near ";": Syntax error.
# ** Error: ./cpu.v(139): near ";": Syntax error.
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(157): Illegal output or inout port connection for "port 'led'".
# 
#         Region: /cpu_testbench/dut
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'next_r14'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(117): Illegal output or inout port connection for "port 'instruction_set'".
# 
#         Region: /cpu_testbench/dut/im
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rm'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'shift'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rn'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rd'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'rotate'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'immediateValue'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'br_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'dt_address'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'ALUCtl_code'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cpsr_enable'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'cond_field'".
# 
#         Region: /cpu_testbench/dut/id
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data1'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(125): Illegal output or inout port connection for "port 'read_data2'".
# 
#         Region: /cpu_testbench/dut/rg
# ** Error: (vsim-3053) ./cpu.v(128): Illegal output or inout port connection for "port 'read_data'".
# 
#         Region: /cpu_testbench/dut/mem
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'ALUOut'".
# 
#         Region: /cpu_testbench/dut/my_alu
# ** Error: (vsim-3053) ./cpu.v(131): Illegal output or inout port connection for "port 'cpsr'".
# 
#         Region: /cpu_testbench/dut/my_alu
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Error: ./cpu.v(61): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./cpu.v(62): (vlog-2110) Illegal reference to net "pc".
# 
# ** Error: ./cpu.v(63): (vlog-2110) Illegal reference to net "cycle_counter".
# 
# ** Error: ./cpu.v(64): (vlog-2110) Illegal reference to net "write_en".
# 
# ** Error: ./cpu.v(65): (vlog-2110) Illegal reference to net "read_en".
# 
# ** Error: ./cpu.v(66): (vlog-2110) Illegal reference to net "instruction_en".
# 
# ** Error: ./cpu.v(67): (vlog-2110) Illegal reference to net "ldr_str_en".
# 
# ** Error: ./cpu.v(72): (vlog-2110) Illegal reference to net "pc".
# 
# ** Error: ./cpu.v(73): (vlog-2110) Illegal reference to net "instruction_en".
# 
# ** Error: ./cpu.v(74): (vlog-2110) Illegal reference to net "read_en".
# 
# ** Error: ./cpu.v(75): (vlog-2110) Illegal reference to net "ldr_str_en".
# 
# ** Error: ./cpu.v(76): (vlog-2110) Illegal reference to net "write_en".
# 
# ** Error: ./cpu.v(77): (vlog-2110) Illegal reference to net "cycle_counter".
# 
# ** Error: ./cpu.v(82): (vlog-2110) Illegal reference to net "instruction_en".
# 
# ** Error: ./cpu.v(83): (vlog-2110) Illegal reference to net "read_en".
# 
# ** Error: ./cpu.v(84): (vlog-2110) Illegal reference to net "ldr_str_en".
# 
# ** Error: ./cpu.v(85): (vlog-2110) Illegal reference to net "write_en".
# 
# ** Error: ./cpu.v(86): (vlog-2110) Illegal reference to net "cycle_counter".
# 
# ** Error: ./cpu.v(92): (vlog-2110) Illegal reference to net "instruction_en".
# 
# ** Error: ./cpu.v(93): (vlog-2110) Illegal reference to net "read_en".
# 
# ** Error: ./cpu.v(94): (vlog-2110) Illegal reference to net "ldr_str_en".
# 
# ** Error: ./cpu.v(95): (vlog-2110) Illegal reference to net "write_en".
# 
# ** Error: ./cpu.v(96): (vlog-2110) Illegal reference to net "cycle_counter".
# 
# ** Error: ./cpu.v(102): (vlog-2110) Illegal reference to net "instruction_en".
# 
# ** Error: ./cpu.v(103): (vlog-2110) Illegal reference to net "read_en".
# 
# ** Error: ./cpu.v(104): (vlog-2110) Illegal reference to net "ldr_str_en".
# 
# ** Error: ./cpu.v(105): (vlog-2110) Illegal reference to net "write_en".
# 
# ** Error: ./cpu.v(106): (vlog-2110) Illegal reference to net "cycle_counter".
# 
# -- Compiling module cpu_testbench
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Error: ./cpu.v(61): (vlog-2110) Illegal reference to net "execute_flag".
# 
# ** Error: ./cpu.v(62): (vlog-2110) Illegal reference to net "pc".
# 
# ** Error: ./cpu.v(63): (vlog-2110) Illegal reference to net "cycle_counter".
# 
# ** Error: ./cpu.v(72): (vlog-2110) Illegal reference to net "pc".
# 
# ** Error: ./cpu.v(77): (vlog-2110) Illegal reference to net "cycle_counter".
# 
# ** Error: ./cpu.v(86): (vlog-2110) Illegal reference to net "cycle_counter".
# 
# ** Error: ./cpu.v(96): (vlog-2110) Illegal reference to net "cycle_counter".
# 
# ** Error: ./cpu.v(106): (vlog-2110) Illegal reference to net "cycle_counter".
# 
# -- Compiling module cpu_testbench
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Error: ./cpu.v(61): (vlog-2110) Illegal reference to net "execute_flag".
# 
# -- Compiling module cpu_testbench
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(157): Illegal output or inout port connection for "port 'led'".
# 
#         Region: /cpu_testbench/dut
# ** Error: (vsim-3053) ./cpu.v(114): Illegal output or inout port connection for "port 'program_counter_next'".
# 
#         Region: /cpu_testbench/dut/fnp
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(157): Illegal output or inout port connection for "port 'led'".
# 
#         Region: /cpu_testbench/dut
# ** Error: (vsim-3053) ./cpu.v(121): Illegal output or inout port connection for "port 'execute_flag'".
# 
#         Region: /cpu_testbench/dut/id
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# ** Error: ./cpu.v(61): (vlog-2110) Illegal reference to net "execute_flag".
# 
# -- Compiling module cpu_testbench
# ** Error: C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/altera/12.1sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3053) ./cpu.v(156): Illegal output or inout port connection for "port 'led'".
# 
#         Region: /cpu_testbench/dut
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: Cannot open macro file: cpu_wave.do
# Error in macro ./runlab.do line 25
# Cannot open macro file: cpu_wave.do
#     while executing
# "do cpu_wave.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
