FIRRTL version 1.2.0
circuit tu3 :
  module tu3 : @[src/main/scala/pe/tu3.scala 10:7]
    input clock : Clock @[src/main/scala/pe/tu3.scala 10:7]
    input reset : UInt<1> @[src/main/scala/pe/tu3.scala 10:7]
    input io_tu_io_main_mempot_rdaddr_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_0_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rdaddr_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_1_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rdaddr_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_2_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rdaddr_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_3_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rdaddr_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_4_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rdaddr_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_5_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rdaddr_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_6_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rdaddr_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_7_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rdaddr_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rdaddr_8_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rddata_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_0_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rddata_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_1_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rddata_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_2_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rddata_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_3_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rddata_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_4_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rddata_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_5_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rddata_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_6_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rddata_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_7_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_rddata_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_rddata_8_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wraddr_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_0_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wraddr_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_1_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wraddr_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_2_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wraddr_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_3_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wraddr_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_4_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wraddr_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_5_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wraddr_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_6_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wraddr_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_7_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wraddr_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wraddr_8_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wrdata_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_0_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wrdata_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_1_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wrdata_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_2_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wrdata_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_3_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wrdata_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_4_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wrdata_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_5_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wrdata_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_6_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wrdata_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_7_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_main_mempot_wrdata_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_main_mempot_wrdata_8_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rdaddr_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_0_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rdaddr_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_1_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rdaddr_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_2_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rdaddr_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_3_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rdaddr_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_4_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rdaddr_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_5_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rdaddr_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_6_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rdaddr_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_7_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rdaddr_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rdaddr_8_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rddata_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_0_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rddata_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_1_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rddata_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_2_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rddata_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_3_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rddata_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_4_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rddata_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_5_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rddata_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_6_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rddata_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_7_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_rddata_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_rddata_8_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wraddr_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_0_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wraddr_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_1_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wraddr_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_2_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wraddr_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_3_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wraddr_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_4_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wraddr_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_5_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wraddr_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_6_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wraddr_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_7_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wraddr_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wraddr_8_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wrdata_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_0_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wrdata_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_1_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wrdata_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_2_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wrdata_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_3_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wrdata_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_4_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wrdata_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_5_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wrdata_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_6_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wrdata_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_7_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_N_wrdata_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_N_wrdata_8_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rdaddr_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_0_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rdaddr_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_1_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rdaddr_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_2_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rdaddr_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_3_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rdaddr_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_4_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rdaddr_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_5_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rdaddr_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_6_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rdaddr_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_7_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rdaddr_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rdaddr_8_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rddata_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_0_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rddata_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_1_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rddata_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_2_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rddata_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_3_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rddata_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_4_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rddata_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_5_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rddata_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_6_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rddata_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_7_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_rddata_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_rddata_8_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wraddr_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_0_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wraddr_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_1_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wraddr_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_2_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wraddr_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_3_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wraddr_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_4_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wraddr_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_5_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wraddr_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_6_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wraddr_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_7_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wraddr_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wraddr_8_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wrdata_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_0_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wrdata_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_1_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wrdata_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_2_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wrdata_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_3_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wrdata_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_4_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wrdata_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_5_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wrdata_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_6_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wrdata_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_7_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L2_S_wrdata_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L2_S_wrdata_8_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rdaddr_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_0_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rdaddr_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_1_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rdaddr_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_2_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rdaddr_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_3_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rdaddr_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_4_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rdaddr_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_5_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rdaddr_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_6_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rdaddr_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_7_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rdaddr_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rdaddr_8_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rddata_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_0_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rddata_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_1_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rddata_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_2_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rddata_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_3_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rddata_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_4_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rddata_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_5_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rddata_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_6_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rddata_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_7_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_N_rddata_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_N_rddata_8_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rdaddr_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_0_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rdaddr_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_1_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rdaddr_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_2_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rdaddr_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_3_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rdaddr_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_4_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rdaddr_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_5_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rdaddr_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_6_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rdaddr_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_7_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rdaddr_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rdaddr_8_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rddata_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_0_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rddata_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_1_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rddata_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_2_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rddata_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_3_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rddata_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_4_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rddata_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_5_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rddata_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_6_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rddata_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_7_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_L1_S_rddata_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_L1_S_rddata_8_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rdaddr_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_0_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rdaddr_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_1_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rdaddr_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_2_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rdaddr_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_3_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rdaddr_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_4_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rdaddr_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_5_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rdaddr_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_6_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rdaddr_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_7_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rdaddr_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rdaddr_8_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rddata_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_0_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rddata_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_1_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rddata_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_2_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rddata_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_3_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rddata_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_4_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rddata_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_5_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rddata_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_6_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rddata_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_7_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_in_rddata_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_in_rddata_8_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wraddr_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_0_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wraddr_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_1_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wraddr_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_2_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wraddr_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_3_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wraddr_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_4_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wraddr_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_5_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wraddr_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_6_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wraddr_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_7_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wraddr_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wraddr_8_bits : UInt<4> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wrdata_0_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_0_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_0_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wrdata_1_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_1_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_1_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wrdata_2_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_2_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_2_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wrdata_3_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_3_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_3_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wrdata_4_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_4_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_4_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wrdata_5_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_5_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_5_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wrdata_6_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_6_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_6_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wrdata_7_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_7_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_7_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_aeq_out_wrdata_8_ready : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_8_valid : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_aeq_out_wrdata_8_bits : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_thresh_en : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_conv_en : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_linear_en : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_bias : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_v_t : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_rotated_kernel_0 : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_rotated_kernel_1 : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_rotated_kernel_2 : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_rotated_kernel_3 : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_rotated_kernel_4 : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_rotated_kernel_5 : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_rotated_kernel_6 : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_rotated_kernel_7 : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_rotated_kernel_8 : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_kSize : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_T : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    input io_tu_io_N : UInt<8> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_conv_done : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_thresh_done : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    output io_tu_io_linear_done : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]
    input io_maxpool_en : UInt<1> @[src/main/scala/pe/tu3.scala 11:16]

    node _i_max_T = sub(io_tu_io_N, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 18:29]
    node _i_max_T_1 = tail(_i_max_T, 1) @[src/main/scala/pe/tu3.scala 18:29]
    node i_max = div(_i_max_T_1, UInt<2>("h3")) @[src/main/scala/pe/tu3.scala 18:35]
    node _j_max_T = sub(io_tu_io_T, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 19:29]
    node _j_max_T_1 = tail(_j_max_T, 1) @[src/main/scala/pe/tu3.scala 19:29]
    node j_max = div(_j_max_T_1, UInt<2>("h3")) @[src/main/scala/pe/tu3.scala 19:35]
    node _se_col_T = sub(io_tu_io_T, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 20:30]
    node _se_col_T_1 = tail(_se_col_T, 1) @[src/main/scala/pe/tu3.scala 20:30]
    node se_col = rem(_se_col_T_1, UInt<2>("h3")) @[src/main/scala/pe/tu3.scala 20:37]
    reg i_cnt : UInt<2>, clock with :
      reset => (UInt<1>("h0"), i_cnt) @[src/main/scala/pe/tu3.scala 23:24]
    reg j_cnt : UInt<2>, clock with :
      reset => (UInt<1>("h0"), j_cnt) @[src/main/scala/pe/tu3.scala 24:24]
    reg addr_write : UInt<6>, clock with :
      reset => (UInt<1>("h0"), addr_write) @[src/main/scala/pe/tu3.scala 25:25]
    reg addr_write_s3_REG : UInt<6>, clock with :
      reset => (UInt<1>("h0"), addr_write_s3_REG) @[src/main/scala/pe/tu3.scala 26:40]
    reg addr_write_s3 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), addr_write_s3) @[src/main/scala/pe/tu3.scala 26:32]
    reg i_cnt_s3_REG : UInt<2>, clock with :
      reset => (UInt<1>("h0"), i_cnt_s3_REG) @[src/main/scala/pe/tu3.scala 27:35]
    reg i_cnt_s3 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), i_cnt_s3) @[src/main/scala/pe/tu3.scala 27:27]
    reg j_cnt_s3_REG : UInt<2>, clock with :
      reset => (UInt<1>("h0"), j_cnt_s3_REG) @[src/main/scala/pe/tu3.scala 28:35]
    reg j_cnt_s3 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), j_cnt_s3) @[src/main/scala/pe/tu3.scala 28:27]
    node _addr_write_T = cat(i_cnt, j_cnt) @[src/main/scala/pe/tu3.scala 30:22]
    reg mempot_rd_main_0 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_main_0) @[src/main/scala/pe/tu3.scala 32:29]
    reg mempot_rd_main_1 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_main_1) @[src/main/scala/pe/tu3.scala 32:29]
    reg mempot_rd_main_2 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_main_2) @[src/main/scala/pe/tu3.scala 32:29]
    reg mempot_rd_main_3 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_main_3) @[src/main/scala/pe/tu3.scala 32:29]
    reg mempot_rd_main_4 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_main_4) @[src/main/scala/pe/tu3.scala 32:29]
    reg mempot_rd_main_5 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_main_5) @[src/main/scala/pe/tu3.scala 32:29]
    reg mempot_rd_main_6 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_main_6) @[src/main/scala/pe/tu3.scala 32:29]
    reg mempot_rd_main_7 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_main_7) @[src/main/scala/pe/tu3.scala 32:29]
    reg mempot_rd_main_8 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_main_8) @[src/main/scala/pe/tu3.scala 32:29]
    reg mempot_rd_local_0 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_local_0) @[src/main/scala/pe/tu3.scala 33:30]
    reg mempot_rd_local_1 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_local_1) @[src/main/scala/pe/tu3.scala 33:30]
    reg mempot_rd_local_2 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_local_2) @[src/main/scala/pe/tu3.scala 33:30]
    reg mempot_rd_local_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mempot_rd_local_valid) @[src/main/scala/pe/tu3.scala 35:40]
    node _isNorth_T = eq(i_cnt, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 40:23]
    node _isSouth_T = eq(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 41:23]
    reg isNorth_s2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isNorth_s2) @[src/main/scala/pe/tu3.scala 43:29]
    reg isSouth_s2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isSouth_s2) @[src/main/scala/pe/tu3.scala 44:29]
    node _j_cnt_T = leq(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 46:25]
    node _j_cnt_T_1 = eq(i_cnt, i_max) @[src/main/scala/pe/tu3.scala 46:45]
    node _j_cnt_T_2 = and(_j_cnt_T, _j_cnt_T_1) @[src/main/scala/pe/tu3.scala 46:35]
    node _j_cnt_T_3 = add(j_cnt, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 46:63]
    node _j_cnt_T_4 = tail(_j_cnt_T_3, 1) @[src/main/scala/pe/tu3.scala 46:63]
    node _j_cnt_T_5 = mux(_j_cnt_T_2, _j_cnt_T_4, j_cnt) @[src/main/scala/pe/tu3.scala 46:17]
    node _T = leq(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 49:38]
    node _T_1 = and(io_tu_io_thresh_en, _T) @[src/main/scala/pe/tu3.scala 49:29]
    node _io_tu_io_main_mempot_rdaddr_0_bits_T = mul(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 52:66]
    node _io_tu_io_main_mempot_rdaddr_0_bits_T_1 = add(i_cnt, _io_tu_io_main_mempot_rdaddr_0_bits_T) @[src/main/scala/pe/tu3.scala 52:58]
    node _io_tu_io_main_mempot_rdaddr_0_bits_T_2 = tail(_io_tu_io_main_mempot_rdaddr_0_bits_T_1, 1) @[src/main/scala/pe/tu3.scala 52:58]
    node _GEN_0 = mux(io_tu_io_main_mempot_rddata_0_valid, io_tu_io_main_mempot_rddata_0_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 53:56 54:35 56:35]
    node _io_tu_io_main_mempot_rdaddr_1_bits_T = mul(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 52:66]
    node _io_tu_io_main_mempot_rdaddr_1_bits_T_1 = add(i_cnt, _io_tu_io_main_mempot_rdaddr_1_bits_T) @[src/main/scala/pe/tu3.scala 52:58]
    node _io_tu_io_main_mempot_rdaddr_1_bits_T_2 = tail(_io_tu_io_main_mempot_rdaddr_1_bits_T_1, 1) @[src/main/scala/pe/tu3.scala 52:58]
    node _GEN_1 = mux(io_tu_io_main_mempot_rddata_1_valid, io_tu_io_main_mempot_rddata_1_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 53:56 54:35 56:35]
    node _io_tu_io_main_mempot_rdaddr_2_bits_T = mul(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 52:66]
    node _io_tu_io_main_mempot_rdaddr_2_bits_T_1 = add(i_cnt, _io_tu_io_main_mempot_rdaddr_2_bits_T) @[src/main/scala/pe/tu3.scala 52:58]
    node _io_tu_io_main_mempot_rdaddr_2_bits_T_2 = tail(_io_tu_io_main_mempot_rdaddr_2_bits_T_1, 1) @[src/main/scala/pe/tu3.scala 52:58]
    node _GEN_2 = mux(io_tu_io_main_mempot_rddata_2_valid, io_tu_io_main_mempot_rddata_2_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 53:56 54:35 56:35]
    node _io_tu_io_main_mempot_rdaddr_3_bits_T = mul(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 52:66]
    node _io_tu_io_main_mempot_rdaddr_3_bits_T_1 = add(i_cnt, _io_tu_io_main_mempot_rdaddr_3_bits_T) @[src/main/scala/pe/tu3.scala 52:58]
    node _io_tu_io_main_mempot_rdaddr_3_bits_T_2 = tail(_io_tu_io_main_mempot_rdaddr_3_bits_T_1, 1) @[src/main/scala/pe/tu3.scala 52:58]
    node _GEN_3 = mux(io_tu_io_main_mempot_rddata_3_valid, io_tu_io_main_mempot_rddata_3_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 53:56 54:35 56:35]
    node _io_tu_io_main_mempot_rdaddr_4_bits_T = mul(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 52:66]
    node _io_tu_io_main_mempot_rdaddr_4_bits_T_1 = add(i_cnt, _io_tu_io_main_mempot_rdaddr_4_bits_T) @[src/main/scala/pe/tu3.scala 52:58]
    node _io_tu_io_main_mempot_rdaddr_4_bits_T_2 = tail(_io_tu_io_main_mempot_rdaddr_4_bits_T_1, 1) @[src/main/scala/pe/tu3.scala 52:58]
    node _GEN_4 = mux(io_tu_io_main_mempot_rddata_4_valid, io_tu_io_main_mempot_rddata_4_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 53:56 54:35 56:35]
    node _io_tu_io_main_mempot_rdaddr_5_bits_T = mul(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 52:66]
    node _io_tu_io_main_mempot_rdaddr_5_bits_T_1 = add(i_cnt, _io_tu_io_main_mempot_rdaddr_5_bits_T) @[src/main/scala/pe/tu3.scala 52:58]
    node _io_tu_io_main_mempot_rdaddr_5_bits_T_2 = tail(_io_tu_io_main_mempot_rdaddr_5_bits_T_1, 1) @[src/main/scala/pe/tu3.scala 52:58]
    node _GEN_5 = mux(io_tu_io_main_mempot_rddata_5_valid, io_tu_io_main_mempot_rddata_5_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 53:56 54:35 56:35]
    node _io_tu_io_main_mempot_rdaddr_6_bits_T = mul(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 52:66]
    node _io_tu_io_main_mempot_rdaddr_6_bits_T_1 = add(i_cnt, _io_tu_io_main_mempot_rdaddr_6_bits_T) @[src/main/scala/pe/tu3.scala 52:58]
    node _io_tu_io_main_mempot_rdaddr_6_bits_T_2 = tail(_io_tu_io_main_mempot_rdaddr_6_bits_T_1, 1) @[src/main/scala/pe/tu3.scala 52:58]
    node _GEN_6 = mux(io_tu_io_main_mempot_rddata_6_valid, io_tu_io_main_mempot_rddata_6_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 53:56 54:35 56:35]
    node _io_tu_io_main_mempot_rdaddr_7_bits_T = mul(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 52:66]
    node _io_tu_io_main_mempot_rdaddr_7_bits_T_1 = add(i_cnt, _io_tu_io_main_mempot_rdaddr_7_bits_T) @[src/main/scala/pe/tu3.scala 52:58]
    node _io_tu_io_main_mempot_rdaddr_7_bits_T_2 = tail(_io_tu_io_main_mempot_rdaddr_7_bits_T_1, 1) @[src/main/scala/pe/tu3.scala 52:58]
    node _GEN_7 = mux(io_tu_io_main_mempot_rddata_7_valid, io_tu_io_main_mempot_rddata_7_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 53:56 54:35 56:35]
    node _io_tu_io_main_mempot_rdaddr_8_bits_T = mul(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 52:66]
    node _io_tu_io_main_mempot_rdaddr_8_bits_T_1 = add(i_cnt, _io_tu_io_main_mempot_rdaddr_8_bits_T) @[src/main/scala/pe/tu3.scala 52:58]
    node _io_tu_io_main_mempot_rdaddr_8_bits_T_2 = tail(_io_tu_io_main_mempot_rdaddr_8_bits_T_1, 1) @[src/main/scala/pe/tu3.scala 52:58]
    node _GEN_8 = mux(io_tu_io_main_mempot_rddata_8_valid, io_tu_io_main_mempot_rddata_8_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 53:56 54:35 56:35]
    node _GEN_9 = mux(io_tu_io_L1_N_rddata_0_valid, io_tu_io_L1_N_rddata_0_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 67:53 68:40 70:40]
    node _GEN_10 = mux(io_tu_io_L1_N_rddata_1_valid, io_tu_io_L1_N_rddata_1_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 67:53 68:40 70:40]
    node _GEN_11 = mux(io_tu_io_L1_N_rddata_2_valid, io_tu_io_L1_N_rddata_2_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 67:53 68:40 70:40]
    node _GEN_12 = mux(io_tu_io_L1_S_rddata_0_valid, io_tu_io_L1_S_rddata_0_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 80:53 81:40 83:40]
    node _GEN_13 = mux(io_tu_io_L1_S_rddata_1_valid, io_tu_io_L1_S_rddata_1_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 80:53 81:40 83:40]
    node _GEN_14 = mux(io_tu_io_L1_S_rddata_2_valid, io_tu_io_L1_S_rddata_2_bits, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 80:53 81:40 83:40]
    node isSouth = _isSouth_T @[src/main/scala/pe/tu3.scala 38:23 41:13]
    node _GEN_15 = mux(isSouth, UInt<1>("h1"), mempot_rd_local_valid) @[src/main/scala/pe/tu3.scala 73:28 74:35 35:40]
    node _GEN_16 = mux(isSouth, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 73:28 src/main/scala/PE_IO_Defs.scala 116:37 src/main/scala/pe/tu3.scala 77:47]
    node _GEN_17 = mux(isSouth, j_cnt, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 73:28 src/main/scala/PE_IO_Defs.scala 117:36 src/main/scala/pe/tu3.scala 78:46]
    node _GEN_18 = mux(isSouth, _GEN_12, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 73:28 88:36]
    node _GEN_19 = mux(isSouth, _GEN_13, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 73:28 88:36]
    node _GEN_20 = mux(isSouth, _GEN_14, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 73:28 88:36]
    node isNorth = _isNorth_T @[src/main/scala/pe/tu3.scala 37:23 40:13]
    node _GEN_21 = mux(isNorth, UInt<1>("h1"), _GEN_15) @[src/main/scala/pe/tu3.scala 60:23 61:35]
    node _GEN_22 = mux(isNorth, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 60:23 src/main/scala/PE_IO_Defs.scala 110:37 src/main/scala/pe/tu3.scala 64:47]
    node _GEN_23 = mux(isNorth, j_cnt, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 60:23 src/main/scala/PE_IO_Defs.scala 111:36 src/main/scala/pe/tu3.scala 65:46]
    node _GEN_24 = mux(isNorth, _GEN_9, _GEN_18) @[src/main/scala/pe/tu3.scala 60:23]
    node _GEN_25 = mux(isNorth, _GEN_10, _GEN_19) @[src/main/scala/pe/tu3.scala 60:23]
    node _GEN_26 = mux(isNorth, _GEN_11, _GEN_20) @[src/main/scala/pe/tu3.scala 60:23]
    node _GEN_27 = mux(isNorth, UInt<1>("h0"), _GEN_16) @[src/main/scala/pe/tu3.scala 60:23 src/main/scala/PE_IO_Defs.scala 116:37]
    node _GEN_28 = mux(isNorth, UInt<1>("h0"), _GEN_17) @[src/main/scala/pe/tu3.scala 60:23 src/main/scala/PE_IO_Defs.scala 117:36]
    node _i_cnt_T = add(i_cnt, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 92:24]
    node _i_cnt_T_1 = tail(_i_cnt_T, 1) @[src/main/scala/pe/tu3.scala 92:24]
    node _GEN_29 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 51:50 src/main/scala/PE_IO_Defs.scala 77:44]
    node _GEN_30 = mux(_T_1, _io_tu_io_main_mempot_rdaddr_0_bits_T_2, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 52:49 src/main/scala/PE_IO_Defs.scala 78:43]
    node _GEN_31 = mux(_T_1, _GEN_0, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 96:31]
    node _GEN_32 = mux(_T_1, _io_tu_io_main_mempot_rdaddr_1_bits_T_2, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 52:49 src/main/scala/PE_IO_Defs.scala 78:43]
    node _GEN_33 = mux(_T_1, _GEN_1, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 96:31]
    node _GEN_34 = mux(_T_1, _io_tu_io_main_mempot_rdaddr_2_bits_T_2, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 52:49 src/main/scala/PE_IO_Defs.scala 78:43]
    node _GEN_35 = mux(_T_1, _GEN_2, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 96:31]
    node _GEN_36 = mux(_T_1, _io_tu_io_main_mempot_rdaddr_3_bits_T_2, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 52:49 src/main/scala/PE_IO_Defs.scala 78:43]
    node _GEN_37 = mux(_T_1, _GEN_3, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 96:31]
    node _GEN_38 = mux(_T_1, _io_tu_io_main_mempot_rdaddr_4_bits_T_2, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 52:49 src/main/scala/PE_IO_Defs.scala 78:43]
    node _GEN_39 = mux(_T_1, _GEN_4, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 96:31]
    node _GEN_40 = mux(_T_1, _io_tu_io_main_mempot_rdaddr_5_bits_T_2, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 52:49 src/main/scala/PE_IO_Defs.scala 78:43]
    node _GEN_41 = mux(_T_1, _GEN_5, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 96:31]
    node _GEN_42 = mux(_T_1, _io_tu_io_main_mempot_rdaddr_6_bits_T_2, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 52:49 src/main/scala/PE_IO_Defs.scala 78:43]
    node _GEN_43 = mux(_T_1, _GEN_6, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 96:31]
    node _GEN_44 = mux(_T_1, _io_tu_io_main_mempot_rdaddr_7_bits_T_2, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 52:49 src/main/scala/PE_IO_Defs.scala 78:43]
    node _GEN_45 = mux(_T_1, _GEN_7, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 96:31]
    node _GEN_46 = mux(_T_1, _io_tu_io_main_mempot_rdaddr_8_bits_T_2, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 52:49 src/main/scala/PE_IO_Defs.scala 78:43]
    node _GEN_47 = mux(_T_1, _GEN_8, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 96:31]
    node _GEN_48 = mux(_T_1, _GEN_21, mempot_rd_local_valid) @[src/main/scala/pe/tu3.scala 35:40 49:48]
    node _GEN_49 = mux(_T_1, _GEN_22, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 110:37 src/main/scala/pe/tu3.scala 49:48]
    node _GEN_50 = mux(_T_1, _GEN_23, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 111:36 src/main/scala/pe/tu3.scala 49:48]
    node _GEN_51 = mux(_T_1, _GEN_24, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 99:32]
    node _GEN_52 = mux(_T_1, _GEN_25, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 99:32]
    node _GEN_53 = mux(_T_1, _GEN_26, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 49:48 99:32]
    node _GEN_54 = mux(_T_1, _GEN_27, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 116:37 src/main/scala/pe/tu3.scala 49:48]
    node _GEN_55 = mux(_T_1, _GEN_28, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 117:36 src/main/scala/pe/tu3.scala 49:48]
    node _GEN_56 = mux(_T_1, _i_cnt_T_1, i_cnt) @[src/main/scala/pe/tu3.scala 49:48 92:15 23:24]
    reg row_component_i : UInt<3>, clock with :
      reset => (UInt<1>("h0"), row_component_i) @[src/main/scala/pe/tu3.scala 104:34]
    reg row_component_j : UInt<3>, clock with :
      reset => (UInt<1>("h0"), row_component_j) @[src/main/scala/pe/tu3.scala 105:34]
    reg addr_component_i : UInt<3>, clock with :
      reset => (UInt<1>("h0"), addr_component_i) @[src/main/scala/pe/tu3.scala 106:35]
    reg addr_component_j : UInt<3>, clock with :
      reset => (UInt<1>("h0"), addr_component_j) @[src/main/scala/pe/tu3.scala 107:35]
    reg maxpool_row : UInt<3>, clock with :
      reset => (UInt<1>("h0"), maxpool_row) @[src/main/scala/pe/tu3.scala 108:30]
    reg maxpool_row_s3_REG : UInt<3>, clock with :
      reset => (UInt<1>("h0"), maxpool_row_s3_REG) @[src/main/scala/pe/tu3.scala 110:41]
    reg maxpool_row_s3 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), maxpool_row_s3) @[src/main/scala/pe/tu3.scala 110:33]
    node _T_2 = eq(i_cnt, i_max) @[src/main/scala/pe/tu3.scala 114:20]
    node _T_3 = eq(row_component_i, UInt<2>("h2")) @[src/main/scala/pe/tu3.scala 118:36]
    node _addr_component_i_T = add(addr_component_i, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 120:50]
    node _addr_component_i_T_1 = tail(_addr_component_i_T, 1) @[src/main/scala/pe/tu3.scala 120:50]
    node _row_component_i_T = add(row_component_i, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 123:48]
    node _row_component_i_T_1 = tail(_row_component_i_T, 1) @[src/main/scala/pe/tu3.scala 123:48]
    node _GEN_57 = mux(_T_3, UInt<1>("h0"), _row_component_i_T_1) @[src/main/scala/pe/tu3.scala 118:45 119:29 123:29]
    node _GEN_58 = mux(_T_3, _addr_component_i_T_1, addr_component_i) @[src/main/scala/pe/tu3.scala 118:45 120:30 106:35]
    node _GEN_59 = mux(_T_2, UInt<1>("h0"), _GEN_57) @[src/main/scala/pe/tu3.scala 114:31 115:29]
    node _GEN_60 = mux(_T_2, UInt<1>("h0"), _GEN_58) @[src/main/scala/pe/tu3.scala 114:31 116:30]
    node _T_4 = eq(j_cnt, j_max) @[src/main/scala/pe/tu3.scala 126:20]
    node _addr_component_j_T = add(addr_component_j, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 128:50]
    node _addr_component_j_T_1 = tail(_addr_component_j_T, 1) @[src/main/scala/pe/tu3.scala 128:50]
    node _T_5 = eq(row_component_j, UInt<3>("h6")) @[src/main/scala/pe/tu3.scala 129:36]
    node _addr_component_j_T_2 = add(addr_component_j, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 131:50]
    node _addr_component_j_T_3 = tail(_addr_component_j_T_2, 1) @[src/main/scala/pe/tu3.scala 131:50]
    node _row_component_j_T = add(row_component_j, UInt<2>("h3")) @[src/main/scala/pe/tu3.scala 133:48]
    node _row_component_j_T_1 = tail(_row_component_j_T, 1) @[src/main/scala/pe/tu3.scala 133:48]
    node _GEN_61 = mux(_T_5, UInt<1>("h0"), _row_component_j_T_1) @[src/main/scala/pe/tu3.scala 129:45 130:29 133:29]
    node _GEN_62 = mux(_T_5, _addr_component_j_T_3, addr_component_j) @[src/main/scala/pe/tu3.scala 129:45 131:30 107:35]
    node _GEN_63 = mux(_T_4, UInt<1>("h0"), _GEN_61) @[src/main/scala/pe/tu3.scala 126:31 127:29]
    node _GEN_64 = mux(_T_4, _addr_component_j_T_1, _GEN_62) @[src/main/scala/pe/tu3.scala 126:31 128:30]
    node _maxpool_row_T = add(row_component_i, row_component_j) @[src/main/scala/pe/tu3.scala 136:40]
    node _maxpool_row_T_1 = tail(_maxpool_row_T, 1) @[src/main/scala/pe/tu3.scala 136:40]
    node _GEN_65 = mux(io_tu_io_thresh_en, _GEN_59, row_component_i) @[src/main/scala/pe/tu3.scala 112:30 104:34]
    node _GEN_66 = mux(io_tu_io_thresh_en, _GEN_60, addr_component_i) @[src/main/scala/pe/tu3.scala 112:30 106:35]
    node _GEN_67 = mux(io_tu_io_thresh_en, _GEN_63, row_component_j) @[src/main/scala/pe/tu3.scala 112:30 105:34]
    node _GEN_68 = mux(io_tu_io_thresh_en, _GEN_64, addr_component_j) @[src/main/scala/pe/tu3.scala 112:30 107:35]
    node _GEN_69 = mux(io_tu_io_thresh_en, _maxpool_row_T_1, maxpool_row) @[src/main/scala/pe/tu3.scala 112:30 136:21 108:30]
    reg mempot_biased_0 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_biased_0) @[src/main/scala/pe/tu3.scala 140:28]
    reg mempot_biased_1 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_biased_1) @[src/main/scala/pe/tu3.scala 140:28]
    reg mempot_biased_2 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_biased_2) @[src/main/scala/pe/tu3.scala 140:28]
    reg mempot_biased_3 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_biased_3) @[src/main/scala/pe/tu3.scala 140:28]
    reg mempot_biased_4 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_biased_4) @[src/main/scala/pe/tu3.scala 140:28]
    reg mempot_biased_5 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_biased_5) @[src/main/scala/pe/tu3.scala 140:28]
    reg mempot_biased_6 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_biased_6) @[src/main/scala/pe/tu3.scala 140:28]
    reg mempot_biased_7 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_biased_7) @[src/main/scala/pe/tu3.scala 140:28]
    reg mempot_biased_8 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mempot_biased_8) @[src/main/scala/pe/tu3.scala 140:28]
    node _mempot_biased_0_T = add(mempot_rd_main_0, mempot_rd_local_0) @[src/main/scala/pe/tu3.scala 144:51]
    node _mempot_biased_0_T_1 = tail(_mempot_biased_0_T, 1) @[src/main/scala/pe/tu3.scala 144:51]
    node _mempot_biased_0_T_2 = add(_mempot_biased_0_T_1, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 144:72]
    node _mempot_biased_0_T_3 = tail(_mempot_biased_0_T_2, 1) @[src/main/scala/pe/tu3.scala 144:72]
    node _mempot_biased_1_T = add(mempot_rd_main_1, mempot_rd_local_1) @[src/main/scala/pe/tu3.scala 144:51]
    node _mempot_biased_1_T_1 = tail(_mempot_biased_1_T, 1) @[src/main/scala/pe/tu3.scala 144:51]
    node _mempot_biased_1_T_2 = add(_mempot_biased_1_T_1, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 144:72]
    node _mempot_biased_1_T_3 = tail(_mempot_biased_1_T_2, 1) @[src/main/scala/pe/tu3.scala 144:72]
    node _mempot_biased_2_T = add(mempot_rd_main_2, mempot_rd_local_2) @[src/main/scala/pe/tu3.scala 144:51]
    node _mempot_biased_2_T_1 = tail(_mempot_biased_2_T, 1) @[src/main/scala/pe/tu3.scala 144:51]
    node _mempot_biased_2_T_2 = add(_mempot_biased_2_T_1, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 144:72]
    node _mempot_biased_2_T_3 = tail(_mempot_biased_2_T_2, 1) @[src/main/scala/pe/tu3.scala 144:72]
    node _mempot_biased_3_T = add(mempot_rd_main_3, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 148:51]
    node _mempot_biased_3_T_1 = tail(_mempot_biased_3_T, 1) @[src/main/scala/pe/tu3.scala 148:51]
    node _mempot_biased_4_T = add(mempot_rd_main_4, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 148:51]
    node _mempot_biased_4_T_1 = tail(_mempot_biased_4_T, 1) @[src/main/scala/pe/tu3.scala 148:51]
    node _mempot_biased_5_T = add(mempot_rd_main_5, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 148:51]
    node _mempot_biased_5_T_1 = tail(_mempot_biased_5_T, 1) @[src/main/scala/pe/tu3.scala 148:51]
    node _mempot_biased_6_T = add(mempot_rd_main_6, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 148:51]
    node _mempot_biased_6_T_1 = tail(_mempot_biased_6_T, 1) @[src/main/scala/pe/tu3.scala 148:51]
    node _mempot_biased_7_T = add(mempot_rd_main_7, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 148:51]
    node _mempot_biased_7_T_1 = tail(_mempot_biased_7_T, 1) @[src/main/scala/pe/tu3.scala 148:51]
    node _mempot_biased_8_T = add(mempot_rd_main_8, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 148:51]
    node _mempot_biased_8_T_1 = tail(_mempot_biased_8_T, 1) @[src/main/scala/pe/tu3.scala 148:51]
    node _T_6 = eq(se_col, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 151:21]
    node _mempot_biased_0_T_4 = add(mempot_rd_main_0, mempot_rd_local_0) @[src/main/scala/pe/tu3.scala 153:55]
    node _mempot_biased_0_T_5 = tail(_mempot_biased_0_T_4, 1) @[src/main/scala/pe/tu3.scala 153:55]
    node _mempot_biased_0_T_6 = add(_mempot_biased_0_T_5, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 153:76]
    node _mempot_biased_0_T_7 = tail(_mempot_biased_0_T_6, 1) @[src/main/scala/pe/tu3.scala 153:76]
    node _mempot_biased_1_T_4 = add(mempot_rd_main_1, mempot_rd_local_1) @[src/main/scala/pe/tu3.scala 153:55]
    node _mempot_biased_1_T_5 = tail(_mempot_biased_1_T_4, 1) @[src/main/scala/pe/tu3.scala 153:55]
    node _mempot_biased_1_T_6 = add(_mempot_biased_1_T_5, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 153:76]
    node _mempot_biased_1_T_7 = tail(_mempot_biased_1_T_6, 1) @[src/main/scala/pe/tu3.scala 153:76]
    node _mempot_biased_2_T_4 = add(mempot_rd_main_2, mempot_rd_local_2) @[src/main/scala/pe/tu3.scala 153:55]
    node _mempot_biased_2_T_5 = tail(_mempot_biased_2_T_4, 1) @[src/main/scala/pe/tu3.scala 153:55]
    node _mempot_biased_2_T_6 = add(_mempot_biased_2_T_5, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 153:76]
    node _mempot_biased_2_T_7 = tail(_mempot_biased_2_T_6, 1) @[src/main/scala/pe/tu3.scala 153:76]
    node _mempot_biased_3_T_2 = add(mempot_rd_main_3, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 157:55]
    node _mempot_biased_3_T_3 = tail(_mempot_biased_3_T_2, 1) @[src/main/scala/pe/tu3.scala 157:55]
    node _mempot_biased_4_T_2 = add(mempot_rd_main_4, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 157:55]
    node _mempot_biased_4_T_3 = tail(_mempot_biased_4_T_2, 1) @[src/main/scala/pe/tu3.scala 157:55]
    node _mempot_biased_5_T_2 = add(mempot_rd_main_5, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 157:55]
    node _mempot_biased_5_T_3 = tail(_mempot_biased_5_T_2, 1) @[src/main/scala/pe/tu3.scala 157:55]
    node _mempot_biased_6_T_2 = add(mempot_rd_main_6, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 157:55]
    node _mempot_biased_6_T_3 = tail(_mempot_biased_6_T_2, 1) @[src/main/scala/pe/tu3.scala 157:55]
    node _mempot_biased_7_T_2 = add(mempot_rd_main_7, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 157:55]
    node _mempot_biased_7_T_3 = tail(_mempot_biased_7_T_2, 1) @[src/main/scala/pe/tu3.scala 157:55]
    node _mempot_biased_8_T_2 = add(mempot_rd_main_8, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 157:55]
    node _mempot_biased_8_T_3 = tail(_mempot_biased_8_T_2, 1) @[src/main/scala/pe/tu3.scala 157:55]
    node _T_7 = eq(se_col, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 159:27]
    node _mempot_biased_0_T_8 = add(mempot_rd_main_0, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 161:55]
    node _mempot_biased_0_T_9 = tail(_mempot_biased_0_T_8, 1) @[src/main/scala/pe/tu3.scala 161:55]
    node _mempot_biased_1_T_8 = add(mempot_rd_main_1, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 161:55]
    node _mempot_biased_1_T_9 = tail(_mempot_biased_1_T_8, 1) @[src/main/scala/pe/tu3.scala 161:55]
    node _mempot_biased_2_T_8 = add(mempot_rd_main_2, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 161:55]
    node _mempot_biased_2_T_9 = tail(_mempot_biased_2_T_8, 1) @[src/main/scala/pe/tu3.scala 161:55]
    node _mempot_biased_3_T_4 = add(mempot_rd_main_3, mempot_rd_local_0) @[src/main/scala/pe/tu3.scala 165:55]
    node _mempot_biased_3_T_5 = tail(_mempot_biased_3_T_4, 1) @[src/main/scala/pe/tu3.scala 165:55]
    node _mempot_biased_3_T_6 = add(_mempot_biased_3_T_5, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 165:80]
    node _mempot_biased_3_T_7 = tail(_mempot_biased_3_T_6, 1) @[src/main/scala/pe/tu3.scala 165:80]
    node _mempot_biased_4_T_4 = add(mempot_rd_main_4, mempot_rd_local_1) @[src/main/scala/pe/tu3.scala 165:55]
    node _mempot_biased_4_T_5 = tail(_mempot_biased_4_T_4, 1) @[src/main/scala/pe/tu3.scala 165:55]
    node _mempot_biased_4_T_6 = add(_mempot_biased_4_T_5, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 165:80]
    node _mempot_biased_4_T_7 = tail(_mempot_biased_4_T_6, 1) @[src/main/scala/pe/tu3.scala 165:80]
    node _mempot_biased_5_T_4 = add(mempot_rd_main_5, mempot_rd_local_2) @[src/main/scala/pe/tu3.scala 165:55]
    node _mempot_biased_5_T_5 = tail(_mempot_biased_5_T_4, 1) @[src/main/scala/pe/tu3.scala 165:55]
    node _mempot_biased_5_T_6 = add(_mempot_biased_5_T_5, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 165:80]
    node _mempot_biased_5_T_7 = tail(_mempot_biased_5_T_6, 1) @[src/main/scala/pe/tu3.scala 165:80]
    node _mempot_biased_6_T_4 = add(mempot_rd_main_6, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 169:55]
    node _mempot_biased_6_T_5 = tail(_mempot_biased_6_T_4, 1) @[src/main/scala/pe/tu3.scala 169:55]
    node _mempot_biased_7_T_4 = add(mempot_rd_main_7, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 169:55]
    node _mempot_biased_7_T_5 = tail(_mempot_biased_7_T_4, 1) @[src/main/scala/pe/tu3.scala 169:55]
    node _mempot_biased_8_T_4 = add(mempot_rd_main_8, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 169:55]
    node _mempot_biased_8_T_5 = tail(_mempot_biased_8_T_4, 1) @[src/main/scala/pe/tu3.scala 169:55]
    node _mempot_biased_0_T_10 = add(mempot_rd_main_0, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 173:55]
    node _mempot_biased_0_T_11 = tail(_mempot_biased_0_T_10, 1) @[src/main/scala/pe/tu3.scala 173:55]
    node _mempot_biased_1_T_10 = add(mempot_rd_main_1, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 173:55]
    node _mempot_biased_1_T_11 = tail(_mempot_biased_1_T_10, 1) @[src/main/scala/pe/tu3.scala 173:55]
    node _mempot_biased_2_T_10 = add(mempot_rd_main_2, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 173:55]
    node _mempot_biased_2_T_11 = tail(_mempot_biased_2_T_10, 1) @[src/main/scala/pe/tu3.scala 173:55]
    node _mempot_biased_3_T_8 = add(mempot_rd_main_3, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 177:55]
    node _mempot_biased_3_T_9 = tail(_mempot_biased_3_T_8, 1) @[src/main/scala/pe/tu3.scala 177:55]
    node _mempot_biased_4_T_8 = add(mempot_rd_main_4, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 177:55]
    node _mempot_biased_4_T_9 = tail(_mempot_biased_4_T_8, 1) @[src/main/scala/pe/tu3.scala 177:55]
    node _mempot_biased_5_T_8 = add(mempot_rd_main_5, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 177:55]
    node _mempot_biased_5_T_9 = tail(_mempot_biased_5_T_8, 1) @[src/main/scala/pe/tu3.scala 177:55]
    node _mempot_biased_6_T_6 = add(mempot_rd_main_6, mempot_rd_local_0) @[src/main/scala/pe/tu3.scala 181:55]
    node _mempot_biased_6_T_7 = tail(_mempot_biased_6_T_6, 1) @[src/main/scala/pe/tu3.scala 181:55]
    node _mempot_biased_6_T_8 = add(_mempot_biased_6_T_7, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 181:80]
    node _mempot_biased_6_T_9 = tail(_mempot_biased_6_T_8, 1) @[src/main/scala/pe/tu3.scala 181:80]
    node _mempot_biased_7_T_6 = add(mempot_rd_main_7, mempot_rd_local_1) @[src/main/scala/pe/tu3.scala 181:55]
    node _mempot_biased_7_T_7 = tail(_mempot_biased_7_T_6, 1) @[src/main/scala/pe/tu3.scala 181:55]
    node _mempot_biased_7_T_8 = add(_mempot_biased_7_T_7, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 181:80]
    node _mempot_biased_7_T_9 = tail(_mempot_biased_7_T_8, 1) @[src/main/scala/pe/tu3.scala 181:80]
    node _mempot_biased_8_T_6 = add(mempot_rd_main_8, mempot_rd_local_2) @[src/main/scala/pe/tu3.scala 181:55]
    node _mempot_biased_8_T_7 = tail(_mempot_biased_8_T_6, 1) @[src/main/scala/pe/tu3.scala 181:55]
    node _mempot_biased_8_T_8 = add(_mempot_biased_8_T_7, io_tu_io_bias) @[src/main/scala/pe/tu3.scala 181:80]
    node _mempot_biased_8_T_9 = tail(_mempot_biased_8_T_8, 1) @[src/main/scala/pe/tu3.scala 181:80]
    node _GEN_70 = mux(_T_7, _mempot_biased_0_T_9, _mempot_biased_0_T_11) @[src/main/scala/pe/tu3.scala 159:35 161:34 173:34]
    node _GEN_71 = mux(_T_7, _mempot_biased_1_T_9, _mempot_biased_1_T_11) @[src/main/scala/pe/tu3.scala 159:35 161:34 173:34]
    node _GEN_72 = mux(_T_7, _mempot_biased_2_T_9, _mempot_biased_2_T_11) @[src/main/scala/pe/tu3.scala 159:35 161:34 173:34]
    node _GEN_73 = mux(_T_7, _mempot_biased_3_T_7, _mempot_biased_3_T_9) @[src/main/scala/pe/tu3.scala 159:35 165:34 177:34]
    node _GEN_74 = mux(_T_7, _mempot_biased_4_T_7, _mempot_biased_4_T_9) @[src/main/scala/pe/tu3.scala 159:35 165:34 177:34]
    node _GEN_75 = mux(_T_7, _mempot_biased_5_T_7, _mempot_biased_5_T_9) @[src/main/scala/pe/tu3.scala 159:35 165:34 177:34]
    node _GEN_76 = mux(_T_7, _mempot_biased_6_T_5, _mempot_biased_6_T_9) @[src/main/scala/pe/tu3.scala 159:35 169:34 181:34]
    node _GEN_77 = mux(_T_7, _mempot_biased_7_T_5, _mempot_biased_7_T_9) @[src/main/scala/pe/tu3.scala 159:35 169:34 181:34]
    node _GEN_78 = mux(_T_7, _mempot_biased_8_T_5, _mempot_biased_8_T_9) @[src/main/scala/pe/tu3.scala 159:35 169:34 181:34]
    node _GEN_79 = mux(_T_6, _mempot_biased_0_T_7, _GEN_70) @[src/main/scala/pe/tu3.scala 151:29 153:34]
    node _GEN_80 = mux(_T_6, _mempot_biased_1_T_7, _GEN_71) @[src/main/scala/pe/tu3.scala 151:29 153:34]
    node _GEN_81 = mux(_T_6, _mempot_biased_2_T_7, _GEN_72) @[src/main/scala/pe/tu3.scala 151:29 153:34]
    node _GEN_82 = mux(_T_6, _mempot_biased_3_T_3, _GEN_73) @[src/main/scala/pe/tu3.scala 151:29 157:34]
    node _GEN_83 = mux(_T_6, _mempot_biased_4_T_3, _GEN_74) @[src/main/scala/pe/tu3.scala 151:29 157:34]
    node _GEN_84 = mux(_T_6, _mempot_biased_5_T_3, _GEN_75) @[src/main/scala/pe/tu3.scala 151:29 157:34]
    node _GEN_85 = mux(_T_6, _mempot_biased_6_T_3, _GEN_76) @[src/main/scala/pe/tu3.scala 151:29 157:34]
    node _GEN_86 = mux(_T_6, _mempot_biased_7_T_3, _GEN_77) @[src/main/scala/pe/tu3.scala 151:29 157:34]
    node _GEN_87 = mux(_T_6, _mempot_biased_8_T_3, _GEN_78) @[src/main/scala/pe/tu3.scala 151:29 157:34]
    node _GEN_88 = mux(isSouth_s2, _GEN_79, mempot_biased_0) @[src/main/scala/pe/tu3.scala 150:27 140:28]
    node _GEN_89 = mux(isSouth_s2, _GEN_80, mempot_biased_1) @[src/main/scala/pe/tu3.scala 150:27 140:28]
    node _GEN_90 = mux(isSouth_s2, _GEN_81, mempot_biased_2) @[src/main/scala/pe/tu3.scala 150:27 140:28]
    node _GEN_91 = mux(isSouth_s2, _GEN_82, mempot_biased_3) @[src/main/scala/pe/tu3.scala 150:27 140:28]
    node _GEN_92 = mux(isSouth_s2, _GEN_83, mempot_biased_4) @[src/main/scala/pe/tu3.scala 150:27 140:28]
    node _GEN_93 = mux(isSouth_s2, _GEN_84, mempot_biased_5) @[src/main/scala/pe/tu3.scala 150:27 140:28]
    node _GEN_94 = mux(isSouth_s2, _GEN_85, mempot_biased_6) @[src/main/scala/pe/tu3.scala 150:27 140:28]
    node _GEN_95 = mux(isSouth_s2, _GEN_86, mempot_biased_7) @[src/main/scala/pe/tu3.scala 150:27 140:28]
    node _GEN_96 = mux(isSouth_s2, _GEN_87, mempot_biased_8) @[src/main/scala/pe/tu3.scala 150:27 140:28]
    node _GEN_97 = mux(isNorth_s2, _mempot_biased_0_T_3, _GEN_88) @[src/main/scala/pe/tu3.scala 142:21 144:30]
    node _GEN_98 = mux(isNorth_s2, _mempot_biased_1_T_3, _GEN_89) @[src/main/scala/pe/tu3.scala 142:21 144:30]
    node _GEN_99 = mux(isNorth_s2, _mempot_biased_2_T_3, _GEN_90) @[src/main/scala/pe/tu3.scala 142:21 144:30]
    node _GEN_100 = mux(isNorth_s2, _mempot_biased_3_T_1, _GEN_91) @[src/main/scala/pe/tu3.scala 142:21 148:30]
    node _GEN_101 = mux(isNorth_s2, _mempot_biased_4_T_1, _GEN_92) @[src/main/scala/pe/tu3.scala 142:21 148:30]
    node _GEN_102 = mux(isNorth_s2, _mempot_biased_5_T_1, _GEN_93) @[src/main/scala/pe/tu3.scala 142:21 148:30]
    node _GEN_103 = mux(isNorth_s2, _mempot_biased_6_T_1, _GEN_94) @[src/main/scala/pe/tu3.scala 142:21 148:30]
    node _GEN_104 = mux(isNorth_s2, _mempot_biased_7_T_1, _GEN_95) @[src/main/scala/pe/tu3.scala 142:21 148:30]
    node _GEN_105 = mux(isNorth_s2, _mempot_biased_8_T_1, _GEN_96) @[src/main/scala/pe/tu3.scala 142:21 148:30]
    reg spike_out_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), spike_out_0) @[src/main/scala/pe/tu3.scala 188:24]
    reg spike_out_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), spike_out_1) @[src/main/scala/pe/tu3.scala 188:24]
    reg spike_out_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), spike_out_2) @[src/main/scala/pe/tu3.scala 188:24]
    reg spike_out_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), spike_out_3) @[src/main/scala/pe/tu3.scala 188:24]
    reg spike_out_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), spike_out_4) @[src/main/scala/pe/tu3.scala 188:24]
    reg spike_out_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), spike_out_5) @[src/main/scala/pe/tu3.scala 188:24]
    reg spike_out_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), spike_out_6) @[src/main/scala/pe/tu3.scala 188:24]
    reg spike_out_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), spike_out_7) @[src/main/scala/pe/tu3.scala 188:24]
    reg spike_out_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), spike_out_8) @[src/main/scala/pe/tu3.scala 188:24]
    node _spike_out_0_T = geq(mempot_biased_0, io_tu_io_v_t) @[src/main/scala/pe/tu3.scala 191:46]
    node _spike_out_0_T_1 = mux(_spike_out_0_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 191:28]
    node _spike_out_1_T = geq(mempot_biased_1, io_tu_io_v_t) @[src/main/scala/pe/tu3.scala 191:46]
    node _spike_out_1_T_1 = mux(_spike_out_1_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 191:28]
    node _spike_out_2_T = geq(mempot_biased_2, io_tu_io_v_t) @[src/main/scala/pe/tu3.scala 191:46]
    node _spike_out_2_T_1 = mux(_spike_out_2_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 191:28]
    node _spike_out_3_T = geq(mempot_biased_3, io_tu_io_v_t) @[src/main/scala/pe/tu3.scala 191:46]
    node _spike_out_3_T_1 = mux(_spike_out_3_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 191:28]
    node _spike_out_4_T = geq(mempot_biased_4, io_tu_io_v_t) @[src/main/scala/pe/tu3.scala 191:46]
    node _spike_out_4_T_1 = mux(_spike_out_4_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 191:28]
    node _spike_out_5_T = geq(mempot_biased_5, io_tu_io_v_t) @[src/main/scala/pe/tu3.scala 191:46]
    node _spike_out_5_T_1 = mux(_spike_out_5_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 191:28]
    node _spike_out_6_T = geq(mempot_biased_6, io_tu_io_v_t) @[src/main/scala/pe/tu3.scala 191:46]
    node _spike_out_6_T_1 = mux(_spike_out_6_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 191:28]
    node _spike_out_7_T = geq(mempot_biased_7, io_tu_io_v_t) @[src/main/scala/pe/tu3.scala 191:46]
    node _spike_out_7_T_1 = mux(_spike_out_7_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 191:28]
    node _spike_out_8_T = geq(mempot_biased_8, io_tu_io_v_t) @[src/main/scala/pe/tu3.scala 191:46]
    node _spike_out_8_T_1 = mux(_spike_out_8_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 191:28]
    reg spike_or : UInt<1>, clock with :
      reset => (UInt<1>("h0"), spike_or) @[src/main/scala/pe/tu3.scala 194:27]
    node _spike_or_T = or(spike_out_0, spike_out_1) @[src/main/scala/pe/tu3.scala 195:36]
    node _spike_or_T_1 = or(_spike_or_T, spike_out_2) @[src/main/scala/pe/tu3.scala 195:36]
    node _spike_or_T_2 = or(_spike_or_T_1, spike_out_3) @[src/main/scala/pe/tu3.scala 195:36]
    node _spike_or_T_3 = or(_spike_or_T_2, spike_out_4) @[src/main/scala/pe/tu3.scala 195:36]
    node _spike_or_T_4 = or(_spike_or_T_3, spike_out_5) @[src/main/scala/pe/tu3.scala 195:36]
    node _spike_or_T_5 = or(_spike_or_T_4, spike_out_6) @[src/main/scala/pe/tu3.scala 195:36]
    node _spike_or_T_6 = or(_spike_or_T_5, spike_out_7) @[src/main/scala/pe/tu3.scala 195:36]
    node _spike_or_T_7 = or(_spike_or_T_6, spike_out_8) @[src/main/scala/pe/tu3.scala 195:36]
    node _T_8 = or(maxpool_row_s3, UInt<4>("h0"))
    node _T_9 = bits(_T_8, 3, 0)
    node _io_tu_io_aeq_out_wraddr_T_9_valid = UInt<1>("h1") @[src/main/scala/pe/tu3.scala 201:{59,59}]
    node _GEN_106 = mux(eq(UInt<1>("h0"), _T_9), _io_tu_io_aeq_out_wraddr_T_9_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 126:40 src/main/scala/pe/tu3.scala 201:{59,59}]
    node _GEN_107 = mux(eq(UInt<1>("h1"), _T_9), _io_tu_io_aeq_out_wraddr_T_9_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 126:40 src/main/scala/pe/tu3.scala 201:{59,59}]
    node _GEN_108 = mux(eq(UInt<2>("h2"), _T_9), _io_tu_io_aeq_out_wraddr_T_9_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 126:40 src/main/scala/pe/tu3.scala 201:{59,59}]
    node _GEN_109 = mux(eq(UInt<2>("h3"), _T_9), _io_tu_io_aeq_out_wraddr_T_9_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 126:40 src/main/scala/pe/tu3.scala 201:{59,59}]
    node _GEN_110 = mux(eq(UInt<3>("h4"), _T_9), _io_tu_io_aeq_out_wraddr_T_9_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 126:40 src/main/scala/pe/tu3.scala 201:{59,59}]
    node _GEN_111 = mux(eq(UInt<3>("h5"), _T_9), _io_tu_io_aeq_out_wraddr_T_9_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 126:40 src/main/scala/pe/tu3.scala 201:{59,59}]
    node _GEN_112 = mux(eq(UInt<3>("h6"), _T_9), _io_tu_io_aeq_out_wraddr_T_9_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 126:40 src/main/scala/pe/tu3.scala 201:{59,59}]
    node _GEN_113 = mux(eq(UInt<3>("h7"), _T_9), _io_tu_io_aeq_out_wraddr_T_9_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 126:40 src/main/scala/pe/tu3.scala 201:{59,59}]
    node _GEN_114 = mux(eq(UInt<4>("h8"), _T_9), _io_tu_io_aeq_out_wraddr_T_9_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 126:40 src/main/scala/pe/tu3.scala 201:{59,59}]
    node _T_10 = or(maxpool_row_s3, UInt<4>("h0"))
    node _T_11 = bits(_T_10, 3, 0)
    node _io_tu_io_aeq_out_wraddr_bits_T = mul(j_max, j_cnt_s3) @[src/main/scala/pe/tu3.scala 202:78]
    node _io_tu_io_aeq_out_wraddr_bits_T_1 = add(i_cnt_s3, _io_tu_io_aeq_out_wraddr_bits_T) @[src/main/scala/pe/tu3.scala 202:70]
    node _io_tu_io_aeq_out_wraddr_bits_T_2 = tail(_io_tu_io_aeq_out_wraddr_bits_T_1, 1) @[src/main/scala/pe/tu3.scala 202:70]
    node _io_tu_io_aeq_out_wraddr_T_11_bits = bits(_io_tu_io_aeq_out_wraddr_bits_T_2, 3, 0) @[src/main/scala/pe/tu3.scala 202:{58,58}]
    node _GEN_115 = mux(eq(UInt<1>("h0"), _T_11), _io_tu_io_aeq_out_wraddr_T_11_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 127:39 src/main/scala/pe/tu3.scala 202:{58,58}]
    node _GEN_116 = mux(eq(UInt<1>("h1"), _T_11), _io_tu_io_aeq_out_wraddr_T_11_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 127:39 src/main/scala/pe/tu3.scala 202:{58,58}]
    node _GEN_117 = mux(eq(UInt<2>("h2"), _T_11), _io_tu_io_aeq_out_wraddr_T_11_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 127:39 src/main/scala/pe/tu3.scala 202:{58,58}]
    node _GEN_118 = mux(eq(UInt<2>("h3"), _T_11), _io_tu_io_aeq_out_wraddr_T_11_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 127:39 src/main/scala/pe/tu3.scala 202:{58,58}]
    node _GEN_119 = mux(eq(UInt<3>("h4"), _T_11), _io_tu_io_aeq_out_wraddr_T_11_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 127:39 src/main/scala/pe/tu3.scala 202:{58,58}]
    node _GEN_120 = mux(eq(UInt<3>("h5"), _T_11), _io_tu_io_aeq_out_wraddr_T_11_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 127:39 src/main/scala/pe/tu3.scala 202:{58,58}]
    node _GEN_121 = mux(eq(UInt<3>("h6"), _T_11), _io_tu_io_aeq_out_wraddr_T_11_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 127:39 src/main/scala/pe/tu3.scala 202:{58,58}]
    node _GEN_122 = mux(eq(UInt<3>("h7"), _T_11), _io_tu_io_aeq_out_wraddr_T_11_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 127:39 src/main/scala/pe/tu3.scala 202:{58,58}]
    node _GEN_123 = mux(eq(UInt<4>("h8"), _T_11), _io_tu_io_aeq_out_wraddr_T_11_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 127:39 src/main/scala/pe/tu3.scala 202:{58,58}]
    node _T_12 = or(maxpool_row_s3, UInt<4>("h0"))
    node _T_13 = bits(_T_12, 3, 0)
    node _io_tu_io_aeq_out_wrdata_T_13_valid = UInt<1>("h1") @[src/main/scala/pe/tu3.scala 204:{59,59}]
    node _GEN_124 = mux(eq(UInt<1>("h0"), _T_13), _io_tu_io_aeq_out_wrdata_T_13_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 128:40 src/main/scala/pe/tu3.scala 204:{59,59}]
    node _GEN_125 = mux(eq(UInt<1>("h1"), _T_13), _io_tu_io_aeq_out_wrdata_T_13_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 128:40 src/main/scala/pe/tu3.scala 204:{59,59}]
    node _GEN_126 = mux(eq(UInt<2>("h2"), _T_13), _io_tu_io_aeq_out_wrdata_T_13_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 128:40 src/main/scala/pe/tu3.scala 204:{59,59}]
    node _GEN_127 = mux(eq(UInt<2>("h3"), _T_13), _io_tu_io_aeq_out_wrdata_T_13_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 128:40 src/main/scala/pe/tu3.scala 204:{59,59}]
    node _GEN_128 = mux(eq(UInt<3>("h4"), _T_13), _io_tu_io_aeq_out_wrdata_T_13_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 128:40 src/main/scala/pe/tu3.scala 204:{59,59}]
    node _GEN_129 = mux(eq(UInt<3>("h5"), _T_13), _io_tu_io_aeq_out_wrdata_T_13_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 128:40 src/main/scala/pe/tu3.scala 204:{59,59}]
    node _GEN_130 = mux(eq(UInt<3>("h6"), _T_13), _io_tu_io_aeq_out_wrdata_T_13_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 128:40 src/main/scala/pe/tu3.scala 204:{59,59}]
    node _GEN_131 = mux(eq(UInt<3>("h7"), _T_13), _io_tu_io_aeq_out_wrdata_T_13_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 128:40 src/main/scala/pe/tu3.scala 204:{59,59}]
    node _GEN_132 = mux(eq(UInt<4>("h8"), _T_13), _io_tu_io_aeq_out_wrdata_T_13_valid, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 128:40 src/main/scala/pe/tu3.scala 204:{59,59}]
    node _T_14 = or(maxpool_row_s3, UInt<4>("h0"))
    node _T_15 = bits(_T_14, 3, 0)
    node _io_tu_io_aeq_out_wrdata_bits_T = eq(i_cnt_s3, i_max) @[src/main/scala/pe/tu3.scala 205:75]
    node _io_tu_io_aeq_out_wrdata_bits_T_1 = eq(j_cnt_s3, j_max) @[src/main/scala/pe/tu3.scala 205:99]
    node _io_tu_io_aeq_out_wrdata_bits_T_2 = and(_io_tu_io_aeq_out_wrdata_bits_T, _io_tu_io_aeq_out_wrdata_bits_T_1) @[src/main/scala/pe/tu3.scala 205:86]
    node io_tu_io_aeq_out_wrdata_bits_hi = cat(_io_tu_io_aeq_out_wrdata_bits_T_2, addr_write_s3) @[src/main/scala/pe/tu3.scala 205:64]
    node _io_tu_io_aeq_out_wrdata_bits_T_3 = cat(io_tu_io_aeq_out_wrdata_bits_hi, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 205:64]
    node _io_tu_io_aeq_out_wrdata_T_15_bits = _io_tu_io_aeq_out_wrdata_bits_T_3 @[src/main/scala/pe/tu3.scala 205:{58,58}]
    node _GEN_133 = mux(eq(UInt<1>("h0"), _T_15), _io_tu_io_aeq_out_wrdata_T_15_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 129:39 src/main/scala/pe/tu3.scala 205:{58,58}]
    node _GEN_134 = mux(eq(UInt<1>("h1"), _T_15), _io_tu_io_aeq_out_wrdata_T_15_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 129:39 src/main/scala/pe/tu3.scala 205:{58,58}]
    node _GEN_135 = mux(eq(UInt<2>("h2"), _T_15), _io_tu_io_aeq_out_wrdata_T_15_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 129:39 src/main/scala/pe/tu3.scala 205:{58,58}]
    node _GEN_136 = mux(eq(UInt<2>("h3"), _T_15), _io_tu_io_aeq_out_wrdata_T_15_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 129:39 src/main/scala/pe/tu3.scala 205:{58,58}]
    node _GEN_137 = mux(eq(UInt<3>("h4"), _T_15), _io_tu_io_aeq_out_wrdata_T_15_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 129:39 src/main/scala/pe/tu3.scala 205:{58,58}]
    node _GEN_138 = mux(eq(UInt<3>("h5"), _T_15), _io_tu_io_aeq_out_wrdata_T_15_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 129:39 src/main/scala/pe/tu3.scala 205:{58,58}]
    node _GEN_139 = mux(eq(UInt<3>("h6"), _T_15), _io_tu_io_aeq_out_wrdata_T_15_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 129:39 src/main/scala/pe/tu3.scala 205:{58,58}]
    node _GEN_140 = mux(eq(UInt<3>("h7"), _T_15), _io_tu_io_aeq_out_wrdata_T_15_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 129:39 src/main/scala/pe/tu3.scala 205:{58,58}]
    node _GEN_141 = mux(eq(UInt<4>("h8"), _T_15), _io_tu_io_aeq_out_wrdata_T_15_bits, UInt<1>("h0")) @[src/main/scala/PE_IO_Defs.scala 129:39 src/main/scala/pe/tu3.scala 205:{58,58}]
    node _io_tu_io_aeq_out_wrdata_0_bits_T = eq(i_cnt_s3, i_max) @[src/main/scala/pe/tu3.scala 213:66]
    node _io_tu_io_aeq_out_wrdata_0_bits_T_1 = eq(j_cnt_s3, j_max) @[src/main/scala/pe/tu3.scala 213:90]
    node _io_tu_io_aeq_out_wrdata_0_bits_T_2 = and(_io_tu_io_aeq_out_wrdata_0_bits_T, _io_tu_io_aeq_out_wrdata_0_bits_T_1) @[src/main/scala/pe/tu3.scala 213:77]
    node io_tu_io_aeq_out_wrdata_0_bits_hi = cat(_io_tu_io_aeq_out_wrdata_0_bits_T_2, addr_write_s3) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_0_bits_T_3 = cat(io_tu_io_aeq_out_wrdata_0_bits_hi, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_1_bits_T = eq(i_cnt_s3, i_max) @[src/main/scala/pe/tu3.scala 213:66]
    node _io_tu_io_aeq_out_wrdata_1_bits_T_1 = eq(j_cnt_s3, j_max) @[src/main/scala/pe/tu3.scala 213:90]
    node _io_tu_io_aeq_out_wrdata_1_bits_T_2 = and(_io_tu_io_aeq_out_wrdata_1_bits_T, _io_tu_io_aeq_out_wrdata_1_bits_T_1) @[src/main/scala/pe/tu3.scala 213:77]
    node io_tu_io_aeq_out_wrdata_1_bits_hi = cat(_io_tu_io_aeq_out_wrdata_1_bits_T_2, addr_write_s3) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_1_bits_T_3 = cat(io_tu_io_aeq_out_wrdata_1_bits_hi, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_2_bits_T = eq(i_cnt_s3, i_max) @[src/main/scala/pe/tu3.scala 213:66]
    node _io_tu_io_aeq_out_wrdata_2_bits_T_1 = eq(j_cnt_s3, j_max) @[src/main/scala/pe/tu3.scala 213:90]
    node _io_tu_io_aeq_out_wrdata_2_bits_T_2 = and(_io_tu_io_aeq_out_wrdata_2_bits_T, _io_tu_io_aeq_out_wrdata_2_bits_T_1) @[src/main/scala/pe/tu3.scala 213:77]
    node io_tu_io_aeq_out_wrdata_2_bits_hi = cat(_io_tu_io_aeq_out_wrdata_2_bits_T_2, addr_write_s3) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_2_bits_T_3 = cat(io_tu_io_aeq_out_wrdata_2_bits_hi, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_3_bits_T = eq(i_cnt_s3, i_max) @[src/main/scala/pe/tu3.scala 213:66]
    node _io_tu_io_aeq_out_wrdata_3_bits_T_1 = eq(j_cnt_s3, j_max) @[src/main/scala/pe/tu3.scala 213:90]
    node _io_tu_io_aeq_out_wrdata_3_bits_T_2 = and(_io_tu_io_aeq_out_wrdata_3_bits_T, _io_tu_io_aeq_out_wrdata_3_bits_T_1) @[src/main/scala/pe/tu3.scala 213:77]
    node io_tu_io_aeq_out_wrdata_3_bits_hi = cat(_io_tu_io_aeq_out_wrdata_3_bits_T_2, addr_write_s3) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_3_bits_T_3 = cat(io_tu_io_aeq_out_wrdata_3_bits_hi, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_4_bits_T = eq(i_cnt_s3, i_max) @[src/main/scala/pe/tu3.scala 213:66]
    node _io_tu_io_aeq_out_wrdata_4_bits_T_1 = eq(j_cnt_s3, j_max) @[src/main/scala/pe/tu3.scala 213:90]
    node _io_tu_io_aeq_out_wrdata_4_bits_T_2 = and(_io_tu_io_aeq_out_wrdata_4_bits_T, _io_tu_io_aeq_out_wrdata_4_bits_T_1) @[src/main/scala/pe/tu3.scala 213:77]
    node io_tu_io_aeq_out_wrdata_4_bits_hi = cat(_io_tu_io_aeq_out_wrdata_4_bits_T_2, addr_write_s3) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_4_bits_T_3 = cat(io_tu_io_aeq_out_wrdata_4_bits_hi, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_5_bits_T = eq(i_cnt_s3, i_max) @[src/main/scala/pe/tu3.scala 213:66]
    node _io_tu_io_aeq_out_wrdata_5_bits_T_1 = eq(j_cnt_s3, j_max) @[src/main/scala/pe/tu3.scala 213:90]
    node _io_tu_io_aeq_out_wrdata_5_bits_T_2 = and(_io_tu_io_aeq_out_wrdata_5_bits_T, _io_tu_io_aeq_out_wrdata_5_bits_T_1) @[src/main/scala/pe/tu3.scala 213:77]
    node io_tu_io_aeq_out_wrdata_5_bits_hi = cat(_io_tu_io_aeq_out_wrdata_5_bits_T_2, addr_write_s3) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_5_bits_T_3 = cat(io_tu_io_aeq_out_wrdata_5_bits_hi, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_6_bits_T = eq(i_cnt_s3, i_max) @[src/main/scala/pe/tu3.scala 213:66]
    node _io_tu_io_aeq_out_wrdata_6_bits_T_1 = eq(j_cnt_s3, j_max) @[src/main/scala/pe/tu3.scala 213:90]
    node _io_tu_io_aeq_out_wrdata_6_bits_T_2 = and(_io_tu_io_aeq_out_wrdata_6_bits_T, _io_tu_io_aeq_out_wrdata_6_bits_T_1) @[src/main/scala/pe/tu3.scala 213:77]
    node io_tu_io_aeq_out_wrdata_6_bits_hi = cat(_io_tu_io_aeq_out_wrdata_6_bits_T_2, addr_write_s3) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_6_bits_T_3 = cat(io_tu_io_aeq_out_wrdata_6_bits_hi, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_7_bits_T = eq(i_cnt_s3, i_max) @[src/main/scala/pe/tu3.scala 213:66]
    node _io_tu_io_aeq_out_wrdata_7_bits_T_1 = eq(j_cnt_s3, j_max) @[src/main/scala/pe/tu3.scala 213:90]
    node _io_tu_io_aeq_out_wrdata_7_bits_T_2 = and(_io_tu_io_aeq_out_wrdata_7_bits_T, _io_tu_io_aeq_out_wrdata_7_bits_T_1) @[src/main/scala/pe/tu3.scala 213:77]
    node io_tu_io_aeq_out_wrdata_7_bits_hi = cat(_io_tu_io_aeq_out_wrdata_7_bits_T_2, addr_write_s3) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_7_bits_T_3 = cat(io_tu_io_aeq_out_wrdata_7_bits_hi, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_8_bits_T = eq(i_cnt_s3, i_max) @[src/main/scala/pe/tu3.scala 213:66]
    node _io_tu_io_aeq_out_wrdata_8_bits_T_1 = eq(j_cnt_s3, j_max) @[src/main/scala/pe/tu3.scala 213:90]
    node _io_tu_io_aeq_out_wrdata_8_bits_T_2 = and(_io_tu_io_aeq_out_wrdata_8_bits_T, _io_tu_io_aeq_out_wrdata_8_bits_T_1) @[src/main/scala/pe/tu3.scala 213:77]
    node io_tu_io_aeq_out_wrdata_8_bits_hi = cat(_io_tu_io_aeq_out_wrdata_8_bits_T_2, addr_write_s3) @[src/main/scala/pe/tu3.scala 213:55]
    node _io_tu_io_aeq_out_wrdata_8_bits_T_3 = cat(io_tu_io_aeq_out_wrdata_8_bits_hi, UInt<1>("h1")) @[src/main/scala/pe/tu3.scala 213:55]
    node _GEN_142 = mux(io_maxpool_en, _GEN_106, spike_out_0) @[src/main/scala/pe/tu3.scala 199:29 209:50]
    node _GEN_143 = mux(io_maxpool_en, _GEN_107, spike_out_1) @[src/main/scala/pe/tu3.scala 199:29 209:50]
    node _GEN_144 = mux(io_maxpool_en, _GEN_108, spike_out_2) @[src/main/scala/pe/tu3.scala 199:29 209:50]
    node _GEN_145 = mux(io_maxpool_en, _GEN_109, spike_out_3) @[src/main/scala/pe/tu3.scala 199:29 209:50]
    node _GEN_146 = mux(io_maxpool_en, _GEN_110, spike_out_4) @[src/main/scala/pe/tu3.scala 199:29 209:50]
    node _GEN_147 = mux(io_maxpool_en, _GEN_111, spike_out_5) @[src/main/scala/pe/tu3.scala 199:29 209:50]
    node _GEN_148 = mux(io_maxpool_en, _GEN_112, spike_out_6) @[src/main/scala/pe/tu3.scala 199:29 209:50]
    node _GEN_149 = mux(io_maxpool_en, _GEN_113, spike_out_7) @[src/main/scala/pe/tu3.scala 199:29 209:50]
    node _GEN_150 = mux(io_maxpool_en, _GEN_114, spike_out_8) @[src/main/scala/pe/tu3.scala 199:29 209:50]
    node _GEN_151 = mux(io_maxpool_en, _GEN_115, addr_write_s3) @[src/main/scala/pe/tu3.scala 199:29 210:49]
    node _GEN_152 = mux(io_maxpool_en, _GEN_116, addr_write_s3) @[src/main/scala/pe/tu3.scala 199:29 210:49]
    node _GEN_153 = mux(io_maxpool_en, _GEN_117, addr_write_s3) @[src/main/scala/pe/tu3.scala 199:29 210:49]
    node _GEN_154 = mux(io_maxpool_en, _GEN_118, addr_write_s3) @[src/main/scala/pe/tu3.scala 199:29 210:49]
    node _GEN_155 = mux(io_maxpool_en, _GEN_119, addr_write_s3) @[src/main/scala/pe/tu3.scala 199:29 210:49]
    node _GEN_156 = mux(io_maxpool_en, _GEN_120, addr_write_s3) @[src/main/scala/pe/tu3.scala 199:29 210:49]
    node _GEN_157 = mux(io_maxpool_en, _GEN_121, addr_write_s3) @[src/main/scala/pe/tu3.scala 199:29 210:49]
    node _GEN_158 = mux(io_maxpool_en, _GEN_122, addr_write_s3) @[src/main/scala/pe/tu3.scala 199:29 210:49]
    node _GEN_159 = mux(io_maxpool_en, _GEN_123, addr_write_s3) @[src/main/scala/pe/tu3.scala 199:29 210:49]
    node _GEN_160 = mux(io_maxpool_en, _GEN_124, spike_out_0) @[src/main/scala/pe/tu3.scala 199:29 212:50]
    node _GEN_161 = mux(io_maxpool_en, _GEN_125, spike_out_1) @[src/main/scala/pe/tu3.scala 199:29 212:50]
    node _GEN_162 = mux(io_maxpool_en, _GEN_126, spike_out_2) @[src/main/scala/pe/tu3.scala 199:29 212:50]
    node _GEN_163 = mux(io_maxpool_en, _GEN_127, spike_out_3) @[src/main/scala/pe/tu3.scala 199:29 212:50]
    node _GEN_164 = mux(io_maxpool_en, _GEN_128, spike_out_4) @[src/main/scala/pe/tu3.scala 199:29 212:50]
    node _GEN_165 = mux(io_maxpool_en, _GEN_129, spike_out_5) @[src/main/scala/pe/tu3.scala 199:29 212:50]
    node _GEN_166 = mux(io_maxpool_en, _GEN_130, spike_out_6) @[src/main/scala/pe/tu3.scala 199:29 212:50]
    node _GEN_167 = mux(io_maxpool_en, _GEN_131, spike_out_7) @[src/main/scala/pe/tu3.scala 199:29 212:50]
    node _GEN_168 = mux(io_maxpool_en, _GEN_132, spike_out_8) @[src/main/scala/pe/tu3.scala 199:29 212:50]
    node _GEN_169 = mux(io_maxpool_en, _GEN_133, _io_tu_io_aeq_out_wrdata_0_bits_T_3) @[src/main/scala/pe/tu3.scala 199:29 213:49]
    node _GEN_170 = mux(io_maxpool_en, _GEN_134, _io_tu_io_aeq_out_wrdata_1_bits_T_3) @[src/main/scala/pe/tu3.scala 199:29 213:49]
    node _GEN_171 = mux(io_maxpool_en, _GEN_135, _io_tu_io_aeq_out_wrdata_2_bits_T_3) @[src/main/scala/pe/tu3.scala 199:29 213:49]
    node _GEN_172 = mux(io_maxpool_en, _GEN_136, _io_tu_io_aeq_out_wrdata_3_bits_T_3) @[src/main/scala/pe/tu3.scala 199:29 213:49]
    node _GEN_173 = mux(io_maxpool_en, _GEN_137, _io_tu_io_aeq_out_wrdata_4_bits_T_3) @[src/main/scala/pe/tu3.scala 199:29 213:49]
    node _GEN_174 = mux(io_maxpool_en, _GEN_138, _io_tu_io_aeq_out_wrdata_5_bits_T_3) @[src/main/scala/pe/tu3.scala 199:29 213:49]
    node _GEN_175 = mux(io_maxpool_en, _GEN_139, _io_tu_io_aeq_out_wrdata_6_bits_T_3) @[src/main/scala/pe/tu3.scala 199:29 213:49]
    node _GEN_176 = mux(io_maxpool_en, _GEN_140, _io_tu_io_aeq_out_wrdata_7_bits_T_3) @[src/main/scala/pe/tu3.scala 199:29 213:49]
    node _GEN_177 = mux(io_maxpool_en, _GEN_141, _io_tu_io_aeq_out_wrdata_8_bits_T_3) @[src/main/scala/pe/tu3.scala 199:29 213:49]
    node _GEN_178 = mux(spike_or, _GEN_142, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 218:46]
    node _GEN_179 = mux(spike_or, _GEN_143, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 218:46]
    node _GEN_180 = mux(spike_or, _GEN_144, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 218:46]
    node _GEN_181 = mux(spike_or, _GEN_145, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 218:46]
    node _GEN_182 = mux(spike_or, _GEN_146, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 218:46]
    node _GEN_183 = mux(spike_or, _GEN_147, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 218:46]
    node _GEN_184 = mux(spike_or, _GEN_148, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 218:46]
    node _GEN_185 = mux(spike_or, _GEN_149, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 218:46]
    node _GEN_186 = mux(spike_or, _GEN_150, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 218:46]
    node _GEN_187 = mux(spike_or, _GEN_151, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 127:39]
    node _GEN_188 = mux(spike_or, _GEN_152, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 127:39]
    node _GEN_189 = mux(spike_or, _GEN_153, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 127:39]
    node _GEN_190 = mux(spike_or, _GEN_154, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 127:39]
    node _GEN_191 = mux(spike_or, _GEN_155, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 127:39]
    node _GEN_192 = mux(spike_or, _GEN_156, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 127:39]
    node _GEN_193 = mux(spike_or, _GEN_157, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 127:39]
    node _GEN_194 = mux(spike_or, _GEN_158, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 127:39]
    node _GEN_195 = mux(spike_or, _GEN_159, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 127:39]
    node _GEN_196 = mux(spike_or, _GEN_160, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 219:46]
    node _GEN_197 = mux(spike_or, _GEN_161, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 219:46]
    node _GEN_198 = mux(spike_or, _GEN_162, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 219:46]
    node _GEN_199 = mux(spike_or, _GEN_163, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 219:46]
    node _GEN_200 = mux(spike_or, _GEN_164, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 219:46]
    node _GEN_201 = mux(spike_or, _GEN_165, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 219:46]
    node _GEN_202 = mux(spike_or, _GEN_166, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 219:46]
    node _GEN_203 = mux(spike_or, _GEN_167, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 219:46]
    node _GEN_204 = mux(spike_or, _GEN_168, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 219:46]
    node _GEN_205 = mux(spike_or, _GEN_169, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 129:39]
    node _GEN_206 = mux(spike_or, _GEN_170, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 129:39]
    node _GEN_207 = mux(spike_or, _GEN_171, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 129:39]
    node _GEN_208 = mux(spike_or, _GEN_172, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 129:39]
    node _GEN_209 = mux(spike_or, _GEN_173, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 129:39]
    node _GEN_210 = mux(spike_or, _GEN_174, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 129:39]
    node _GEN_211 = mux(spike_or, _GEN_175, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 129:39]
    node _GEN_212 = mux(spike_or, _GEN_176, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 129:39]
    node _GEN_213 = mux(spike_or, _GEN_177, UInt<1>("h0")) @[src/main/scala/pe/tu3.scala 198:20 src/main/scala/PE_IO_Defs.scala 129:39]
    io_tu_io_main_mempot_rdaddr_0_valid <= _GEN_29
    io_tu_io_main_mempot_rdaddr_0_bits <= bits(_GEN_30, 3, 0)
    io_tu_io_main_mempot_rdaddr_1_valid <= _GEN_29
    io_tu_io_main_mempot_rdaddr_1_bits <= bits(_GEN_32, 3, 0)
    io_tu_io_main_mempot_rdaddr_2_valid <= _GEN_29
    io_tu_io_main_mempot_rdaddr_2_bits <= bits(_GEN_34, 3, 0)
    io_tu_io_main_mempot_rdaddr_3_valid <= _GEN_29
    io_tu_io_main_mempot_rdaddr_3_bits <= bits(_GEN_36, 3, 0)
    io_tu_io_main_mempot_rdaddr_4_valid <= _GEN_29
    io_tu_io_main_mempot_rdaddr_4_bits <= bits(_GEN_38, 3, 0)
    io_tu_io_main_mempot_rdaddr_5_valid <= _GEN_29
    io_tu_io_main_mempot_rdaddr_5_bits <= bits(_GEN_40, 3, 0)
    io_tu_io_main_mempot_rdaddr_6_valid <= _GEN_29
    io_tu_io_main_mempot_rdaddr_6_bits <= bits(_GEN_42, 3, 0)
    io_tu_io_main_mempot_rdaddr_7_valid <= _GEN_29
    io_tu_io_main_mempot_rdaddr_7_bits <= bits(_GEN_44, 3, 0)
    io_tu_io_main_mempot_rdaddr_8_valid <= _GEN_29
    io_tu_io_main_mempot_rdaddr_8_bits <= bits(_GEN_46, 3, 0)
    io_tu_io_main_mempot_rddata_0_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 79:44]
    io_tu_io_main_mempot_rddata_1_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 79:44]
    io_tu_io_main_mempot_rddata_2_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 79:44]
    io_tu_io_main_mempot_rddata_3_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 79:44]
    io_tu_io_main_mempot_rddata_4_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 79:44]
    io_tu_io_main_mempot_rddata_5_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 79:44]
    io_tu_io_main_mempot_rddata_6_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 79:44]
    io_tu_io_main_mempot_rddata_7_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 79:44]
    io_tu_io_main_mempot_rddata_8_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 79:44]
    io_tu_io_main_mempot_wraddr_0_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 81:44]
    io_tu_io_main_mempot_wraddr_0_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 82:43]
    io_tu_io_main_mempot_wraddr_1_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 81:44]
    io_tu_io_main_mempot_wraddr_1_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 82:43]
    io_tu_io_main_mempot_wraddr_2_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 81:44]
    io_tu_io_main_mempot_wraddr_2_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 82:43]
    io_tu_io_main_mempot_wraddr_3_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 81:44]
    io_tu_io_main_mempot_wraddr_3_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 82:43]
    io_tu_io_main_mempot_wraddr_4_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 81:44]
    io_tu_io_main_mempot_wraddr_4_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 82:43]
    io_tu_io_main_mempot_wraddr_5_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 81:44]
    io_tu_io_main_mempot_wraddr_5_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 82:43]
    io_tu_io_main_mempot_wraddr_6_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 81:44]
    io_tu_io_main_mempot_wraddr_6_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 82:43]
    io_tu_io_main_mempot_wraddr_7_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 81:44]
    io_tu_io_main_mempot_wraddr_7_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 82:43]
    io_tu_io_main_mempot_wraddr_8_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 81:44]
    io_tu_io_main_mempot_wraddr_8_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 82:43]
    io_tu_io_main_mempot_wrdata_0_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 83:44]
    io_tu_io_main_mempot_wrdata_0_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 84:43]
    io_tu_io_main_mempot_wrdata_1_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 83:44]
    io_tu_io_main_mempot_wrdata_1_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 84:43]
    io_tu_io_main_mempot_wrdata_2_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 83:44]
    io_tu_io_main_mempot_wrdata_2_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 84:43]
    io_tu_io_main_mempot_wrdata_3_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 83:44]
    io_tu_io_main_mempot_wrdata_3_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 84:43]
    io_tu_io_main_mempot_wrdata_4_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 83:44]
    io_tu_io_main_mempot_wrdata_4_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 84:43]
    io_tu_io_main_mempot_wrdata_5_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 83:44]
    io_tu_io_main_mempot_wrdata_5_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 84:43]
    io_tu_io_main_mempot_wrdata_6_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 83:44]
    io_tu_io_main_mempot_wrdata_6_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 84:43]
    io_tu_io_main_mempot_wrdata_7_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 83:44]
    io_tu_io_main_mempot_wrdata_7_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 84:43]
    io_tu_io_main_mempot_wrdata_8_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 83:44]
    io_tu_io_main_mempot_wrdata_8_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 84:43]
    io_tu_io_L2_N_rdaddr_0_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 88:37]
    io_tu_io_L2_N_rdaddr_0_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 89:36]
    io_tu_io_L2_N_rdaddr_1_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 88:37]
    io_tu_io_L2_N_rdaddr_1_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 89:36]
    io_tu_io_L2_N_rdaddr_2_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 88:37]
    io_tu_io_L2_N_rdaddr_2_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 89:36]
    io_tu_io_L2_N_rdaddr_3_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 88:37]
    io_tu_io_L2_N_rdaddr_3_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 89:36]
    io_tu_io_L2_N_rdaddr_4_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 88:37]
    io_tu_io_L2_N_rdaddr_4_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 89:36]
    io_tu_io_L2_N_rdaddr_5_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 88:37]
    io_tu_io_L2_N_rdaddr_5_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 89:36]
    io_tu_io_L2_N_rdaddr_6_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 88:37]
    io_tu_io_L2_N_rdaddr_6_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 89:36]
    io_tu_io_L2_N_rdaddr_7_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 88:37]
    io_tu_io_L2_N_rdaddr_7_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 89:36]
    io_tu_io_L2_N_rdaddr_8_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 88:37]
    io_tu_io_L2_N_rdaddr_8_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 89:36]
    io_tu_io_L2_N_rddata_0_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 90:37]
    io_tu_io_L2_N_rddata_1_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 90:37]
    io_tu_io_L2_N_rddata_2_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 90:37]
    io_tu_io_L2_N_rddata_3_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 90:37]
    io_tu_io_L2_N_rddata_4_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 90:37]
    io_tu_io_L2_N_rddata_5_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 90:37]
    io_tu_io_L2_N_rddata_6_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 90:37]
    io_tu_io_L2_N_rddata_7_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 90:37]
    io_tu_io_L2_N_rddata_8_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 90:37]
    io_tu_io_L2_N_wraddr_0_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 92:37]
    io_tu_io_L2_N_wraddr_0_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 93:36]
    io_tu_io_L2_N_wraddr_1_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 92:37]
    io_tu_io_L2_N_wraddr_1_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 93:36]
    io_tu_io_L2_N_wraddr_2_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 92:37]
    io_tu_io_L2_N_wraddr_2_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 93:36]
    io_tu_io_L2_N_wraddr_3_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 92:37]
    io_tu_io_L2_N_wraddr_3_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 93:36]
    io_tu_io_L2_N_wraddr_4_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 92:37]
    io_tu_io_L2_N_wraddr_4_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 93:36]
    io_tu_io_L2_N_wraddr_5_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 92:37]
    io_tu_io_L2_N_wraddr_5_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 93:36]
    io_tu_io_L2_N_wraddr_6_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 92:37]
    io_tu_io_L2_N_wraddr_6_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 93:36]
    io_tu_io_L2_N_wraddr_7_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 92:37]
    io_tu_io_L2_N_wraddr_7_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 93:36]
    io_tu_io_L2_N_wraddr_8_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 92:37]
    io_tu_io_L2_N_wraddr_8_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 93:36]
    io_tu_io_L2_N_wrdata_0_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 94:37]
    io_tu_io_L2_N_wrdata_0_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 95:36]
    io_tu_io_L2_N_wrdata_1_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 94:37]
    io_tu_io_L2_N_wrdata_1_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 95:36]
    io_tu_io_L2_N_wrdata_2_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 94:37]
    io_tu_io_L2_N_wrdata_2_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 95:36]
    io_tu_io_L2_N_wrdata_3_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 94:37]
    io_tu_io_L2_N_wrdata_3_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 95:36]
    io_tu_io_L2_N_wrdata_4_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 94:37]
    io_tu_io_L2_N_wrdata_4_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 95:36]
    io_tu_io_L2_N_wrdata_5_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 94:37]
    io_tu_io_L2_N_wrdata_5_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 95:36]
    io_tu_io_L2_N_wrdata_6_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 94:37]
    io_tu_io_L2_N_wrdata_6_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 95:36]
    io_tu_io_L2_N_wrdata_7_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 94:37]
    io_tu_io_L2_N_wrdata_7_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 95:36]
    io_tu_io_L2_N_wrdata_8_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 94:37]
    io_tu_io_L2_N_wrdata_8_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 95:36]
    io_tu_io_L2_S_rdaddr_0_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 99:37]
    io_tu_io_L2_S_rdaddr_0_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 100:36]
    io_tu_io_L2_S_rdaddr_1_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 99:37]
    io_tu_io_L2_S_rdaddr_1_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 100:36]
    io_tu_io_L2_S_rdaddr_2_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 99:37]
    io_tu_io_L2_S_rdaddr_2_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 100:36]
    io_tu_io_L2_S_rdaddr_3_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 99:37]
    io_tu_io_L2_S_rdaddr_3_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 100:36]
    io_tu_io_L2_S_rdaddr_4_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 99:37]
    io_tu_io_L2_S_rdaddr_4_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 100:36]
    io_tu_io_L2_S_rdaddr_5_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 99:37]
    io_tu_io_L2_S_rdaddr_5_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 100:36]
    io_tu_io_L2_S_rdaddr_6_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 99:37]
    io_tu_io_L2_S_rdaddr_6_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 100:36]
    io_tu_io_L2_S_rdaddr_7_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 99:37]
    io_tu_io_L2_S_rdaddr_7_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 100:36]
    io_tu_io_L2_S_rdaddr_8_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 99:37]
    io_tu_io_L2_S_rdaddr_8_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 100:36]
    io_tu_io_L2_S_rddata_0_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 101:37]
    io_tu_io_L2_S_rddata_1_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 101:37]
    io_tu_io_L2_S_rddata_2_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 101:37]
    io_tu_io_L2_S_rddata_3_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 101:37]
    io_tu_io_L2_S_rddata_4_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 101:37]
    io_tu_io_L2_S_rddata_5_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 101:37]
    io_tu_io_L2_S_rddata_6_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 101:37]
    io_tu_io_L2_S_rddata_7_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 101:37]
    io_tu_io_L2_S_rddata_8_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 101:37]
    io_tu_io_L2_S_wraddr_0_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 103:37]
    io_tu_io_L2_S_wraddr_0_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 104:36]
    io_tu_io_L2_S_wraddr_1_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 103:37]
    io_tu_io_L2_S_wraddr_1_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 104:36]
    io_tu_io_L2_S_wraddr_2_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 103:37]
    io_tu_io_L2_S_wraddr_2_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 104:36]
    io_tu_io_L2_S_wraddr_3_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 103:37]
    io_tu_io_L2_S_wraddr_3_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 104:36]
    io_tu_io_L2_S_wraddr_4_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 103:37]
    io_tu_io_L2_S_wraddr_4_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 104:36]
    io_tu_io_L2_S_wraddr_5_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 103:37]
    io_tu_io_L2_S_wraddr_5_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 104:36]
    io_tu_io_L2_S_wraddr_6_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 103:37]
    io_tu_io_L2_S_wraddr_6_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 104:36]
    io_tu_io_L2_S_wraddr_7_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 103:37]
    io_tu_io_L2_S_wraddr_7_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 104:36]
    io_tu_io_L2_S_wraddr_8_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 103:37]
    io_tu_io_L2_S_wraddr_8_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 104:36]
    io_tu_io_L2_S_wrdata_0_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 105:37]
    io_tu_io_L2_S_wrdata_0_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 106:36]
    io_tu_io_L2_S_wrdata_1_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 105:37]
    io_tu_io_L2_S_wrdata_1_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 106:36]
    io_tu_io_L2_S_wrdata_2_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 105:37]
    io_tu_io_L2_S_wrdata_2_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 106:36]
    io_tu_io_L2_S_wrdata_3_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 105:37]
    io_tu_io_L2_S_wrdata_3_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 106:36]
    io_tu_io_L2_S_wrdata_4_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 105:37]
    io_tu_io_L2_S_wrdata_4_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 106:36]
    io_tu_io_L2_S_wrdata_5_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 105:37]
    io_tu_io_L2_S_wrdata_5_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 106:36]
    io_tu_io_L2_S_wrdata_6_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 105:37]
    io_tu_io_L2_S_wrdata_6_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 106:36]
    io_tu_io_L2_S_wrdata_7_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 105:37]
    io_tu_io_L2_S_wrdata_7_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 106:36]
    io_tu_io_L2_S_wrdata_8_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 105:37]
    io_tu_io_L2_S_wrdata_8_bits <= UInt<8>("h0") @[src/main/scala/PE_IO_Defs.scala 106:36]
    io_tu_io_L1_N_rdaddr_0_valid <= _GEN_49
    io_tu_io_L1_N_rdaddr_0_bits <= pad(_GEN_50, 4)
    io_tu_io_L1_N_rdaddr_1_valid <= _GEN_49
    io_tu_io_L1_N_rdaddr_1_bits <= pad(_GEN_50, 4)
    io_tu_io_L1_N_rdaddr_2_valid <= _GEN_49
    io_tu_io_L1_N_rdaddr_2_bits <= pad(_GEN_50, 4)
    io_tu_io_L1_N_rdaddr_3_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 110:37]
    io_tu_io_L1_N_rdaddr_3_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 111:36]
    io_tu_io_L1_N_rdaddr_4_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 110:37]
    io_tu_io_L1_N_rdaddr_4_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 111:36]
    io_tu_io_L1_N_rdaddr_5_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 110:37]
    io_tu_io_L1_N_rdaddr_5_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 111:36]
    io_tu_io_L1_N_rdaddr_6_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 110:37]
    io_tu_io_L1_N_rdaddr_6_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 111:36]
    io_tu_io_L1_N_rdaddr_7_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 110:37]
    io_tu_io_L1_N_rdaddr_7_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 111:36]
    io_tu_io_L1_N_rdaddr_8_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 110:37]
    io_tu_io_L1_N_rdaddr_8_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 111:36]
    io_tu_io_L1_N_rddata_0_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 112:37]
    io_tu_io_L1_N_rddata_1_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 112:37]
    io_tu_io_L1_N_rddata_2_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 112:37]
    io_tu_io_L1_N_rddata_3_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 112:37]
    io_tu_io_L1_N_rddata_4_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 112:37]
    io_tu_io_L1_N_rddata_5_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 112:37]
    io_tu_io_L1_N_rddata_6_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 112:37]
    io_tu_io_L1_N_rddata_7_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 112:37]
    io_tu_io_L1_N_rddata_8_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 112:37]
    io_tu_io_L1_S_rdaddr_0_valid <= _GEN_54
    io_tu_io_L1_S_rdaddr_0_bits <= pad(_GEN_55, 4)
    io_tu_io_L1_S_rdaddr_1_valid <= _GEN_54
    io_tu_io_L1_S_rdaddr_1_bits <= pad(_GEN_55, 4)
    io_tu_io_L1_S_rdaddr_2_valid <= _GEN_54
    io_tu_io_L1_S_rdaddr_2_bits <= pad(_GEN_55, 4)
    io_tu_io_L1_S_rdaddr_3_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 116:37]
    io_tu_io_L1_S_rdaddr_3_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 117:36]
    io_tu_io_L1_S_rdaddr_4_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 116:37]
    io_tu_io_L1_S_rdaddr_4_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 117:36]
    io_tu_io_L1_S_rdaddr_5_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 116:37]
    io_tu_io_L1_S_rdaddr_5_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 117:36]
    io_tu_io_L1_S_rdaddr_6_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 116:37]
    io_tu_io_L1_S_rdaddr_6_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 117:36]
    io_tu_io_L1_S_rdaddr_7_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 116:37]
    io_tu_io_L1_S_rdaddr_7_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 117:36]
    io_tu_io_L1_S_rdaddr_8_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 116:37]
    io_tu_io_L1_S_rdaddr_8_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 117:36]
    io_tu_io_L1_S_rddata_0_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 118:37]
    io_tu_io_L1_S_rddata_1_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 118:37]
    io_tu_io_L1_S_rddata_2_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 118:37]
    io_tu_io_L1_S_rddata_3_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 118:37]
    io_tu_io_L1_S_rddata_4_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 118:37]
    io_tu_io_L1_S_rddata_5_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 118:37]
    io_tu_io_L1_S_rddata_6_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 118:37]
    io_tu_io_L1_S_rddata_7_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 118:37]
    io_tu_io_L1_S_rddata_8_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 118:37]
    io_tu_io_aeq_in_rdaddr_0_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 122:39]
    io_tu_io_aeq_in_rdaddr_0_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 123:38]
    io_tu_io_aeq_in_rdaddr_1_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 122:39]
    io_tu_io_aeq_in_rdaddr_1_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 123:38]
    io_tu_io_aeq_in_rdaddr_2_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 122:39]
    io_tu_io_aeq_in_rdaddr_2_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 123:38]
    io_tu_io_aeq_in_rdaddr_3_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 122:39]
    io_tu_io_aeq_in_rdaddr_3_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 123:38]
    io_tu_io_aeq_in_rdaddr_4_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 122:39]
    io_tu_io_aeq_in_rdaddr_4_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 123:38]
    io_tu_io_aeq_in_rdaddr_5_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 122:39]
    io_tu_io_aeq_in_rdaddr_5_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 123:38]
    io_tu_io_aeq_in_rdaddr_6_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 122:39]
    io_tu_io_aeq_in_rdaddr_6_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 123:38]
    io_tu_io_aeq_in_rdaddr_7_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 122:39]
    io_tu_io_aeq_in_rdaddr_7_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 123:38]
    io_tu_io_aeq_in_rdaddr_8_valid <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 122:39]
    io_tu_io_aeq_in_rdaddr_8_bits <= UInt<4>("h0") @[src/main/scala/PE_IO_Defs.scala 123:38]
    io_tu_io_aeq_in_rddata_0_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 124:39]
    io_tu_io_aeq_in_rddata_1_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 124:39]
    io_tu_io_aeq_in_rddata_2_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 124:39]
    io_tu_io_aeq_in_rddata_3_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 124:39]
    io_tu_io_aeq_in_rddata_4_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 124:39]
    io_tu_io_aeq_in_rddata_5_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 124:39]
    io_tu_io_aeq_in_rddata_6_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 124:39]
    io_tu_io_aeq_in_rddata_7_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 124:39]
    io_tu_io_aeq_in_rddata_8_ready <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 124:39]
    io_tu_io_aeq_out_wraddr_0_valid <= _GEN_178
    io_tu_io_aeq_out_wraddr_0_bits <= bits(_GEN_187, 3, 0)
    io_tu_io_aeq_out_wraddr_1_valid <= _GEN_179
    io_tu_io_aeq_out_wraddr_1_bits <= bits(_GEN_188, 3, 0)
    io_tu_io_aeq_out_wraddr_2_valid <= _GEN_180
    io_tu_io_aeq_out_wraddr_2_bits <= bits(_GEN_189, 3, 0)
    io_tu_io_aeq_out_wraddr_3_valid <= _GEN_181
    io_tu_io_aeq_out_wraddr_3_bits <= bits(_GEN_190, 3, 0)
    io_tu_io_aeq_out_wraddr_4_valid <= _GEN_182
    io_tu_io_aeq_out_wraddr_4_bits <= bits(_GEN_191, 3, 0)
    io_tu_io_aeq_out_wraddr_5_valid <= _GEN_183
    io_tu_io_aeq_out_wraddr_5_bits <= bits(_GEN_192, 3, 0)
    io_tu_io_aeq_out_wraddr_6_valid <= _GEN_184
    io_tu_io_aeq_out_wraddr_6_bits <= bits(_GEN_193, 3, 0)
    io_tu_io_aeq_out_wraddr_7_valid <= _GEN_185
    io_tu_io_aeq_out_wraddr_7_bits <= bits(_GEN_194, 3, 0)
    io_tu_io_aeq_out_wraddr_8_valid <= _GEN_186
    io_tu_io_aeq_out_wraddr_8_bits <= bits(_GEN_195, 3, 0)
    io_tu_io_aeq_out_wrdata_0_valid <= _GEN_196
    io_tu_io_aeq_out_wrdata_0_bits <= _GEN_205
    io_tu_io_aeq_out_wrdata_1_valid <= _GEN_197
    io_tu_io_aeq_out_wrdata_1_bits <= _GEN_206
    io_tu_io_aeq_out_wrdata_2_valid <= _GEN_198
    io_tu_io_aeq_out_wrdata_2_bits <= _GEN_207
    io_tu_io_aeq_out_wrdata_3_valid <= _GEN_199
    io_tu_io_aeq_out_wrdata_3_bits <= _GEN_208
    io_tu_io_aeq_out_wrdata_4_valid <= _GEN_200
    io_tu_io_aeq_out_wrdata_4_bits <= _GEN_209
    io_tu_io_aeq_out_wrdata_5_valid <= _GEN_201
    io_tu_io_aeq_out_wrdata_5_bits <= _GEN_210
    io_tu_io_aeq_out_wrdata_6_valid <= _GEN_202
    io_tu_io_aeq_out_wrdata_6_bits <= _GEN_211
    io_tu_io_aeq_out_wrdata_7_valid <= _GEN_203
    io_tu_io_aeq_out_wrdata_7_bits <= _GEN_212
    io_tu_io_aeq_out_wrdata_8_valid <= _GEN_204
    io_tu_io_aeq_out_wrdata_8_bits <= _GEN_213
    io_tu_io_conv_done <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 132:22]
    io_tu_io_thresh_done <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 133:24]
    io_tu_io_linear_done <= UInt<1>("h0") @[src/main/scala/PE_IO_Defs.scala 134:24]
    i_cnt <= mux(reset, UInt<2>("h0"), _GEN_56) @[src/main/scala/pe/tu3.scala 23:{24,24}]
    j_cnt <= mux(reset, UInt<2>("h0"), _j_cnt_T_5) @[src/main/scala/pe/tu3.scala 24:{24,24} 46:11]
    addr_write <= pad(_addr_write_T, 6) @[src/main/scala/pe/tu3.scala 30:16]
    addr_write_s3_REG <= addr_write @[src/main/scala/pe/tu3.scala 26:40]
    addr_write_s3 <= addr_write_s3_REG @[src/main/scala/pe/tu3.scala 26:32]
    i_cnt_s3_REG <= i_cnt @[src/main/scala/pe/tu3.scala 27:35]
    i_cnt_s3 <= i_cnt_s3_REG @[src/main/scala/pe/tu3.scala 27:27]
    j_cnt_s3_REG <= j_cnt @[src/main/scala/pe/tu3.scala 28:35]
    j_cnt_s3 <= j_cnt_s3_REG @[src/main/scala/pe/tu3.scala 28:27]
    mempot_rd_main_0 <= _GEN_31
    mempot_rd_main_1 <= _GEN_33
    mempot_rd_main_2 <= _GEN_35
    mempot_rd_main_3 <= _GEN_37
    mempot_rd_main_4 <= _GEN_39
    mempot_rd_main_5 <= _GEN_41
    mempot_rd_main_6 <= _GEN_43
    mempot_rd_main_7 <= _GEN_45
    mempot_rd_main_8 <= _GEN_47
    mempot_rd_local_0 <= _GEN_51
    mempot_rd_local_1 <= _GEN_52
    mempot_rd_local_2 <= _GEN_53
    mempot_rd_local_valid <= mux(reset, UInt<1>("h0"), _GEN_48) @[src/main/scala/pe/tu3.scala 35:{40,40}]
    isNorth_s2 <= isNorth @[src/main/scala/pe/tu3.scala 43:29]
    isSouth_s2 <= isSouth @[src/main/scala/pe/tu3.scala 44:29]
    row_component_i <= mux(reset, UInt<3>("h0"), _GEN_65) @[src/main/scala/pe/tu3.scala 104:{34,34}]
    row_component_j <= mux(reset, UInt<3>("h0"), _GEN_67) @[src/main/scala/pe/tu3.scala 105:{34,34}]
    addr_component_i <= mux(reset, UInt<3>("h0"), _GEN_66) @[src/main/scala/pe/tu3.scala 106:{35,35}]
    addr_component_j <= mux(reset, UInt<3>("h0"), _GEN_68) @[src/main/scala/pe/tu3.scala 107:{35,35}]
    maxpool_row <= mux(reset, UInt<3>("h0"), _GEN_69) @[src/main/scala/pe/tu3.scala 108:{30,30}]
    maxpool_row_s3_REG <= maxpool_row @[src/main/scala/pe/tu3.scala 110:41]
    maxpool_row_s3 <= maxpool_row_s3_REG @[src/main/scala/pe/tu3.scala 110:33]
    mempot_biased_0 <= _GEN_97
    mempot_biased_1 <= _GEN_98
    mempot_biased_2 <= _GEN_99
    mempot_biased_3 <= _GEN_100
    mempot_biased_4 <= _GEN_101
    mempot_biased_5 <= _GEN_102
    mempot_biased_6 <= _GEN_103
    mempot_biased_7 <= _GEN_104
    mempot_biased_8 <= _GEN_105
    spike_out_0 <= _spike_out_0_T_1 @[src/main/scala/pe/tu3.scala 191:22]
    spike_out_1 <= _spike_out_1_T_1 @[src/main/scala/pe/tu3.scala 191:22]
    spike_out_2 <= _spike_out_2_T_1 @[src/main/scala/pe/tu3.scala 191:22]
    spike_out_3 <= _spike_out_3_T_1 @[src/main/scala/pe/tu3.scala 191:22]
    spike_out_4 <= _spike_out_4_T_1 @[src/main/scala/pe/tu3.scala 191:22]
    spike_out_5 <= _spike_out_5_T_1 @[src/main/scala/pe/tu3.scala 191:22]
    spike_out_6 <= _spike_out_6_T_1 @[src/main/scala/pe/tu3.scala 191:22]
    spike_out_7 <= _spike_out_7_T_1 @[src/main/scala/pe/tu3.scala 191:22]
    spike_out_8 <= _spike_out_8_T_1 @[src/main/scala/pe/tu3.scala 191:22]
    spike_or <= mux(reset, UInt<1>("h0"), _spike_or_T_7) @[src/main/scala/pe/tu3.scala 194:{27,27} 195:14]
