

================================================================
== Vitis HLS Report for 'copy_output'
================================================================
* Date:           Tue Mar 11 16:22:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  70.000 ns|  70.000 ns|    5|    5|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 5, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read19 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read"   --->   Operation 16 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln21 = icmp_eq  i18 %p_read19, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 17 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read19, i32 17" [firmware/conifer_jettag.cpp:21]   --->   Operation 18 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%sub_ln21 = sub i18 0, i18 %p_read19" [firmware/conifer_jettag.cpp:21]   --->   Operation 19 'sub' 'sub_ln21' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.75ns)   --->   "%select_ln21 = select i1 %tmp, i18 %sub_ln21, i18 %p_read19" [firmware/conifer_jettag.cpp:21]   --->   Operation 20 'select' 'select_ln21' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_read120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1"   --->   Operation 21 'read' 'p_read120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.64ns)   --->   "%tmp_1 = ctlz i18 @llvm.ctlz.i18, i18 %select_ln21, i1 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 22 'ctlz' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 1.64> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i18 %tmp_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 23 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %trunc_ln21, i5 7" [firmware/conifer_jettag.cpp:21]   --->   Operation 24 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln21_1 = icmp_eq  i18 %p_read120, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 25 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read120, i32 17" [firmware/conifer_jettag.cpp:21]   --->   Operation 26 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.13ns)   --->   "%sub_ln21_2 = sub i18 0, i18 %p_read120" [firmware/conifer_jettag.cpp:21]   --->   Operation 27 'sub' 'sub_ln21_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.75ns)   --->   "%select_ln21_2 = select i1 %tmp_6, i18 %sub_ln21_2, i18 %p_read120" [firmware/conifer_jettag.cpp:21]   --->   Operation 28 'select' 'select_ln21_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.42>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_read221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2"   --->   Operation 29 'read' 'p_read221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%n_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %n"   --->   Operation 30 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i18 %select_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 31 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i5 %add_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 32 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (3.15ns)   --->   "%shl_ln21 = shl i43 %zext_ln21, i43 %zext_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 33 'shl' 'shl_ln21' <Predicate = (!icmp_ln21)> <Delay = 3.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i31 %n_read" [firmware/conifer_jettag.cpp:21]   --->   Operation 34 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln21_1, i4 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 35 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = trunc i31 %n_read" [firmware/conifer_jettag.cpp:21]   --->   Operation 36 'trunc' 'trunc_ln21_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln21_2, i2 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 37 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.55ns)   --->   "%add_ln21_11 = add i32 %p_shl, i32 %p_shl1" [firmware/conifer_jettag.cpp:21]   --->   Operation 38 'add' 'add_ln21_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.64ns)   --->   "%tmp_8 = ctlz i18 @llvm.ctlz.i18, i18 %select_ln21_2, i1 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 39 'ctlz' 'tmp_8' <Predicate = (!icmp_ln21_1)> <Delay = 1.64> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln21_3 = trunc i18 %tmp_8" [firmware/conifer_jettag.cpp:21]   --->   Operation 40 'trunc' 'trunc_ln21_3' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.78ns)   --->   "%add_ln21_3 = add i5 %trunc_ln21_3, i5 7" [firmware/conifer_jettag.cpp:21]   --->   Operation 41 'add' 'add_ln21_3' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln21_2 = icmp_eq  i18 %p_read221, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 42 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read221, i32 17" [firmware/conifer_jettag.cpp:21]   --->   Operation 43 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.13ns)   --->   "%sub_ln21_4 = sub i18 0, i18 %p_read221" [firmware/conifer_jettag.cpp:21]   --->   Operation 44 'sub' 'sub_ln21_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.75ns)   --->   "%select_ln21_4 = select i1 %tmp_9, i18 %sub_ln21_4, i18 %p_read221" [firmware/conifer_jettag.cpp:21]   --->   Operation 45 'select' 'select_ln21_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%score_out_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %score_out"   --->   Operation 46 'read' 'score_out_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%p_read322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3"   --->   Operation 47 'read' 'p_read322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (3.15ns)   --->   "%shl_ln21 = shl i43 %zext_ln21, i43 %zext_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 48 'shl' 'shl_ln21' <Predicate = (!icmp_ln21)> <Delay = 3.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %shl_ln21, i32 1, i32 42" [firmware/conifer_jettag.cpp:21]   --->   Operation 49 'partselect' 'lshr_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.78ns)   --->   "%sub_ln21_1 = sub i5 8, i5 %trunc_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 50 'sub' 'sub_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln21_2 = add i32 %add_ln21_11, i32 %score_out_read" [firmware/conifer_jettag.cpp:21]   --->   Operation 51 'add' 'add_ln21_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i18 %select_ln21_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 52 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i5 %add_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 53 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (3.15ns)   --->   "%shl_ln21_1 = shl i43 %zext_ln21_3, i43 %zext_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 54 'shl' 'shl_ln21_1' <Predicate = (!icmp_ln21_1)> <Delay = 3.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.64ns)   --->   "%tmp_5 = ctlz i18 @llvm.ctlz.i18, i18 %select_ln21_4, i1 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 55 'ctlz' 'tmp_5' <Predicate = (!icmp_ln21_2)> <Delay = 1.64> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln21_4 = trunc i18 %tmp_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 56 'trunc' 'trunc_ln21_4' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.78ns)   --->   "%add_ln21_5 = add i5 %trunc_ln21_4, i5 7" [firmware/conifer_jettag.cpp:21]   --->   Operation 57 'add' 'add_ln21_5' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln21_3 = icmp_eq  i18 %p_read322, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 58 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read322, i32 17" [firmware/conifer_jettag.cpp:21]   --->   Operation 59 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.13ns)   --->   "%sub_ln21_6 = sub i18 0, i18 %p_read322" [firmware/conifer_jettag.cpp:21]   --->   Operation 60 'sub' 'sub_ln21_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.75ns)   --->   "%select_ln21_6 = select i1 %tmp_13, i18 %sub_ln21_6, i18 %p_read322" [firmware/conifer_jettag.cpp:21]   --->   Operation 61 'select' 'select_ln21_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln21_5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln21_2, i32 2, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 62 'partselect' 'trunc_ln21_5' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%p_read423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4"   --->   Operation 63 'read' 'p_read423' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i42 %lshr_ln" [firmware/conifer_jettag.cpp:21]   --->   Operation 64 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %shl_ln21, i32 25" [firmware/conifer_jettag.cpp:21]   --->   Operation 65 'bitselect' 'tmp_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_1)   --->   "%select_ln21_1 = select i1 %tmp_4, i8 127, i8 126" [firmware/conifer_jettag.cpp:21]   --->   Operation 66 'select' 'select_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_1)   --->   "%sext_ln21_1 = sext i5 %sub_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 67 'sext' 'sext_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln21_1 = add i8 %sext_ln21_1, i8 %select_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 68 'add' 'add_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 %add_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 69 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_2, i9 %tmp_2, i32 23, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 70 'partset' 'pi_assign' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%LD = trunc i64 %pi_assign" [firmware/conifer_jettag.cpp:21]   --->   Operation 71 'trunc' 'LD' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.69ns)   --->   "%empty = select i1 %icmp_ln21, i32 0, i32 %LD" [firmware/conifer_jettag.cpp:21]   --->   Operation 72 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/2] (3.15ns)   --->   "%shl_ln21_1 = shl i43 %zext_ln21_3, i43 %zext_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 73 'shl' 'shl_ln21_1' <Predicate = (!icmp_ln21_1)> <Delay = 3.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln21_1 = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %shl_ln21_1, i32 1, i32 42" [firmware/conifer_jettag.cpp:21]   --->   Operation 74 'partselect' 'lshr_ln21_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.78ns)   --->   "%sub_ln21_3 = sub i5 8, i5 %trunc_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 75 'sub' 'sub_ln21_3' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i18 %select_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 76 'zext' 'zext_ln21_6' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i5 %add_ln21_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 77 'zext' 'zext_ln21_7' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (3.15ns)   --->   "%shl_ln21_2 = shl i43 %zext_ln21_6, i43 %zext_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 78 'shl' 'shl_ln21_2' <Predicate = (!icmp_ln21_2)> <Delay = 3.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.64ns)   --->   "%tmp_10 = ctlz i18 @llvm.ctlz.i18, i18 %select_ln21_6, i1 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 79 'ctlz' 'tmp_10' <Predicate = (!icmp_ln21_3)> <Delay = 1.64> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln21_6 = trunc i18 %tmp_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 80 'trunc' 'trunc_ln21_6' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln21_7 = add i5 %trunc_ln21_6, i5 7" [firmware/conifer_jettag.cpp:21]   --->   Operation 81 'add' 'add_ln21_7' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (2.13ns)   --->   "%icmp_ln21_4 = icmp_eq  i18 %p_read423, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 82 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read423, i32 17" [firmware/conifer_jettag.cpp:21]   --->   Operation 83 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (2.13ns)   --->   "%sub_ln21_8 = sub i18 0, i18 %p_read423" [firmware/conifer_jettag.cpp:21]   --->   Operation 84 'sub' 'sub_ln21_8' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.75ns)   --->   "%select_ln21_8 = select i1 %tmp_17, i18 %sub_ln21_8, i18 %p_read423" [firmware/conifer_jettag.cpp:21]   --->   Operation 85 'select' 'select_ln21_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i30 %trunc_ln21_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 86 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i32 %sext_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 87 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (3.65ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i32 5" [firmware/conifer_jettag.cpp:21]   --->   Operation 88 'writereq' 'empty_34' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i42 %lshr_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 89 'zext' 'zext_ln21_5' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_4)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %shl_ln21_1, i32 25" [firmware/conifer_jettag.cpp:21]   --->   Operation 90 'bitselect' 'tmp_7' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_4)   --->   "%select_ln21_3 = select i1 %tmp_7, i8 127, i8 126" [firmware/conifer_jettag.cpp:21]   --->   Operation 91 'select' 'select_ln21_3' <Predicate = (!icmp_ln21_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_4)   --->   "%sext_ln21_2 = sext i5 %sub_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 92 'sext' 'sext_ln21_2' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln21_4 = add i8 %sext_ln21_2, i8 %select_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 93 'add' 'add_ln21_4' <Predicate = (!icmp_ln21_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_6, i8 %add_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 94 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%pi_assign_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_5, i9 %tmp_3, i32 23, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 95 'partset' 'pi_assign_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %pi_assign_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 96 'trunc' 'LD_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.69ns)   --->   "%empty_30 = select i1 %icmp_ln21_1, i32 0, i32 %LD_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 97 'select' 'empty_30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/2] (3.15ns)   --->   "%shl_ln21_2 = shl i43 %zext_ln21_6, i43 %zext_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 98 'shl' 'shl_ln21_2' <Predicate = (!icmp_ln21_2)> <Delay = 3.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%lshr_ln21_2 = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %shl_ln21_2, i32 1, i32 42" [firmware/conifer_jettag.cpp:21]   --->   Operation 99 'partselect' 'lshr_ln21_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.78ns)   --->   "%sub_ln21_5 = sub i5 8, i5 %trunc_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 100 'sub' 'sub_ln21_5' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i18 %select_ln21_6" [firmware/conifer_jettag.cpp:21]   --->   Operation 101 'zext' 'zext_ln21_9' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i5 %add_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 102 'zext' 'zext_ln21_10' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (3.15ns)   --->   "%shl_ln21_3 = shl i43 %zext_ln21_9, i43 %zext_ln21_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 103 'shl' 'shl_ln21_3' <Predicate = (!icmp_ln21_3)> <Delay = 3.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.64ns)   --->   "%tmp_14 = ctlz i18 @llvm.ctlz.i18, i18 %select_ln21_8, i1 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 104 'ctlz' 'tmp_14' <Predicate = (!icmp_ln21_4)> <Delay = 1.64> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln21_7 = trunc i18 %tmp_14" [firmware/conifer_jettag.cpp:21]   --->   Operation 105 'trunc' 'trunc_ln21_7' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.78ns)   --->   "%add_ln21_9 = add i5 %trunc_ln21_7, i5 7" [firmware/conifer_jettag.cpp:21]   --->   Operation 106 'add' 'add_ln21_9' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (3.65ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty, i4 15" [firmware/conifer_jettag.cpp:21]   --->   Operation 107 'write' 'write_ln21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i42 %lshr_ln21_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 108 'zext' 'zext_ln21_8' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_6)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %shl_ln21_2, i32 25" [firmware/conifer_jettag.cpp:21]   --->   Operation 109 'bitselect' 'tmp_11' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_6)   --->   "%select_ln21_5 = select i1 %tmp_11, i8 127, i8 126" [firmware/conifer_jettag.cpp:21]   --->   Operation 110 'select' 'select_ln21_5' <Predicate = (!icmp_ln21_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_6)   --->   "%sext_ln21_3 = sext i5 %sub_ln21_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 111 'sext' 'sext_ln21_3' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln21_6 = add i8 %sext_ln21_3, i8 %select_ln21_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 112 'add' 'add_ln21_6' <Predicate = (!icmp_ln21_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_9, i8 %add_ln21_6" [firmware/conifer_jettag.cpp:21]   --->   Operation 113 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%pi_assign_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_8, i9 %tmp_s, i32 23, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 114 'partset' 'pi_assign_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%LD_2 = trunc i64 %pi_assign_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 115 'trunc' 'LD_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.69ns)   --->   "%empty_31 = select i1 %icmp_ln21_2, i32 0, i32 %LD_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 116 'select' 'empty_31' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/2] (3.15ns)   --->   "%shl_ln21_3 = shl i43 %zext_ln21_9, i43 %zext_ln21_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 117 'shl' 'shl_ln21_3' <Predicate = (!icmp_ln21_3)> <Delay = 3.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%lshr_ln21_3 = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %shl_ln21_3, i32 1, i32 42" [firmware/conifer_jettag.cpp:21]   --->   Operation 118 'partselect' 'lshr_ln21_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.78ns)   --->   "%sub_ln21_7 = sub i5 8, i5 %trunc_ln21_6" [firmware/conifer_jettag.cpp:21]   --->   Operation 119 'sub' 'sub_ln21_7' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i18 %select_ln21_8" [firmware/conifer_jettag.cpp:21]   --->   Operation 120 'zext' 'zext_ln21_12' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i5 %add_ln21_9" [firmware/conifer_jettag.cpp:21]   --->   Operation 121 'zext' 'zext_ln21_13' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_7 : Operation 122 [2/2] (3.15ns)   --->   "%shl_ln21_4 = shl i43 %zext_ln21_12, i43 %zext_ln21_13" [firmware/conifer_jettag.cpp:21]   --->   Operation 122 'shl' 'shl_ln21_4' <Predicate = (!icmp_ln21_4)> <Delay = 3.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (3.65ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_30, i4 15" [firmware/conifer_jettag.cpp:21]   --->   Operation 123 'write' 'write_ln21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i42 %lshr_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 124 'zext' 'zext_ln21_11' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_8)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %shl_ln21_3, i32 25" [firmware/conifer_jettag.cpp:21]   --->   Operation 125 'bitselect' 'tmp_15' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_8)   --->   "%select_ln21_7 = select i1 %tmp_15, i8 127, i8 126" [firmware/conifer_jettag.cpp:21]   --->   Operation 126 'select' 'select_ln21_7' <Predicate = (!icmp_ln21_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_8)   --->   "%sext_ln21_4 = sext i5 %sub_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 127 'sext' 'sext_ln21_4' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln21_8 = add i8 %sext_ln21_4, i8 %select_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 128 'add' 'add_ln21_8' <Predicate = (!icmp_ln21_3)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_13, i8 %add_ln21_8" [firmware/conifer_jettag.cpp:21]   --->   Operation 129 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%pi_assign_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_11, i9 %tmp_12, i32 23, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 130 'partset' 'pi_assign_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%LD_3 = trunc i64 %pi_assign_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 131 'trunc' 'LD_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.69ns)   --->   "%empty_32 = select i1 %icmp_ln21_3, i32 0, i32 %LD_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 132 'select' 'empty_32' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 133 [1/2] (3.15ns)   --->   "%shl_ln21_4 = shl i43 %zext_ln21_12, i43 %zext_ln21_13" [firmware/conifer_jettag.cpp:21]   --->   Operation 133 'shl' 'shl_ln21_4' <Predicate = (!icmp_ln21_4)> <Delay = 3.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%lshr_ln21_4 = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %shl_ln21_4, i32 1, i32 42" [firmware/conifer_jettag.cpp:21]   --->   Operation 134 'partselect' 'lshr_ln21_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (1.78ns)   --->   "%sub_ln21_9 = sub i5 8, i5 %trunc_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 135 'sub' 'sub_ln21_9' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (3.65ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_31, i4 15" [firmware/conifer_jettag.cpp:21]   --->   Operation 136 'write' 'write_ln21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i42 %lshr_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 137 'zext' 'zext_ln21_14' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_10)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %shl_ln21_4, i32 25" [firmware/conifer_jettag.cpp:21]   --->   Operation 138 'bitselect' 'tmp_19' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_10)   --->   "%select_ln21_9 = select i1 %tmp_19, i8 127, i8 126" [firmware/conifer_jettag.cpp:21]   --->   Operation 139 'select' 'select_ln21_9' <Predicate = (!icmp_ln21_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_10)   --->   "%sext_ln21_5 = sext i5 %sub_ln21_9" [firmware/conifer_jettag.cpp:21]   --->   Operation 140 'sext' 'sext_ln21_5' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln21_10 = add i8 %sext_ln21_5, i8 %select_ln21_9" [firmware/conifer_jettag.cpp:21]   --->   Operation 141 'add' 'add_ln21_10' <Predicate = (!icmp_ln21_4)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_17, i8 %add_ln21_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 142 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%pi_assign_4 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_14, i9 %tmp_16, i32 23, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 143 'partset' 'pi_assign_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%LD_4 = trunc i64 %pi_assign_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 144 'trunc' 'LD_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.69ns)   --->   "%empty_33 = select i1 %icmp_ln21_4, i32 0, i32 %LD_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 145 'select' 'empty_33' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (3.65ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_32, i4 15" [firmware/conifer_jettag.cpp:21]   --->   Operation 146 'write' 'write_ln21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 147 [1/1] (3.65ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_33, i4 15" [firmware/conifer_jettag.cpp:21]   --->   Operation 147 'write' 'write_ln21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 148 [5/5] (3.65ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [firmware/conifer_jettag.cpp:21]   --->   Operation 148 'writeresp' 'empty_35' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 149 [4/5] (3.65ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [firmware/conifer_jettag.cpp:21]   --->   Operation 149 'writeresp' 'empty_35' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 150 [3/5] (3.65ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [firmware/conifer_jettag.cpp:21]   --->   Operation 150 'writeresp' 'empty_35' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 151 [2/5] (3.65ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [firmware/conifer_jettag.cpp:21]   --->   Operation 151 'writeresp' 'empty_35' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/5] (3.65ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [firmware/conifer_jettag.cpp:21]   --->   Operation 153 'writeresp' 'empty_35' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [firmware/conifer_jettag.cpp:23]   --->   Operation 154 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.893ns
The critical path consists of the following:
	wire read operation ('p_read19') on port 'p_read' [14]  (0.000 ns)
	'sub' operation 18 bit ('sub_ln21', firmware/conifer_jettag.cpp:21) [19]  (2.136 ns)
	'select' operation 18 bit ('select_ln21', firmware/conifer_jettag.cpp:21) [20]  (0.756 ns)

 <State 2>: 3.428ns
The critical path consists of the following:
	'ctlz' operation 18 bit ('tmp_1', firmware/conifer_jettag.cpp:21) [21]  (1.648 ns)
	'add' operation 5 bit ('add_ln21', firmware/conifer_jettag.cpp:21) [24]  (1.780 ns)

 <State 3>: 3.428ns
The critical path consists of the following:
	'ctlz' operation 18 bit ('tmp_8', firmware/conifer_jettag.cpp:21) [48]  (1.648 ns)
	'add' operation 5 bit ('add_ln21_3', firmware/conifer_jettag.cpp:21) [51]  (1.780 ns)

 <State 4>: 3.428ns
The critical path consists of the following:
	'ctlz' operation 18 bit ('tmp_5', firmware/conifer_jettag.cpp:21) [69]  (1.648 ns)
	'add' operation 5 bit ('add_ln21_5', firmware/conifer_jettag.cpp:21) [72]  (1.780 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', firmware/conifer_jettag.cpp:21) [130]  (0.000 ns)
	bus request operation ('empty_34', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [131]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln21', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [132]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln21', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [133]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln21', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [134]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln21', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [135]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln21', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [136]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_35', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [137]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_35', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [137]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_35', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [137]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_35', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [137]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_35', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [137]  (3.650 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
