// Seed: 2764686477
module module_0;
  assign id_1[1-:1] = id_1;
  module_2();
endmodule
module module_1 (
    input wire id_0
    , id_2
);
  final $display(id_2);
  module_0();
  wire id_3, id_4;
endmodule
module module_2;
  reg id_1, id_2, id_3, id_4;
  wire id_5;
  id_6(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3(id_4), .id_4(id_4)
  );
  assign id_2 = 1;
  initial
    for (id_2 = 1; id_2; id_6 = id_6)
      #1 begin
        id_3 <= 1;
        id_3 <= id_1;
      end
endmodule
