TimeQuest Timing Analyzer report for Final_Project
Sat Dec 05 21:57:36 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 23. Slow 1200mV 85C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'VGA_CLK'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 42. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 44. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 47. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 48. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 50. Slow 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 67. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 68. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 70. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 72. Fast 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 74. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 76. Fast 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 77. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Board Trace Model Assignments
 93. Input Transition Times
 94. Signal Integrity Metrics (Slow 1200mv 0c Model)
 95. Signal Integrity Metrics (Slow 1200mv 85c Model)
 96. Signal Integrity Metrics (Fast 1200mv 0c Model)
 97. Setup Transfers
 98. Hold Transfers
 99. Recovery Transfers
100. Removal Transfers
101. Report TCCS
102. Report RSKM
103. Unconstrained Paths
104. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; Final_Project                                      ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.67        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processor 3            ;  22.2%      ;
;     Processor 4            ;  11.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc      ; OK     ; Sat Dec 05 21:57:28 2015 ;
; nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.sdc ; OK     ; Sat Dec 05 21:57:28 2015 ;
; Final_Project.sdc                                                 ; OK     ; Sat Dec 05 21:57:28 2015 ;
+-------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; altera_reserved_tck                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { altera_reserved_tck }                   ;
; CLOCK_50                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; nios_system|sdram_pll|sd1|pll7|inclk[0] ; { nios_system|sdram_pll|sd1|pll7|clk[0] } ;
; nios_system|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; nios_system|sdram_pll|sd1|pll7|inclk[0] ; { nios_system|sdram_pll|sd1|pll7|clk[1] } ;
; VGA_CLK                               ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLOCK_50                                ; { VGA_CLK }                               ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+-----------+-----------------+---------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                            ; Note ;
+-----------+-----------------+---------------------------------------+------+
; 47.59 MHz ; 47.59 MHz       ; CLOCK_50                              ;      ;
; 80.35 MHz ; 80.35 MHz       ; altera_reserved_tck                   ;      ;
; 88.82 MHz ; 88.82 MHz       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;      ;
+-----------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                            ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; nios_system|sdram_pll|sd1|pll7|clk[0] ; -4.091 ; -51.092       ;
; CLOCK_50                              ; -1.014 ; -11.904       ;
; altera_reserved_tck                   ; 43.777 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                            ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.285 ; 0.000         ;
; altera_reserved_tck                   ; 0.391 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.403 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 14.258 ; 0.000         ;
; CLOCK_50                              ; 15.342 ; 0.000         ;
; altera_reserved_tck                   ; 46.584 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                         ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 1.049 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 1.056 ; 0.000         ;
; altera_reserved_tck                   ; 1.155 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 4.749  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.697  ; 0.000         ;
; VGA_CLK                               ; 35.790 ; 0.000         ;
; altera_reserved_tck                   ; 49.568 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -4.091 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 21.281     ;
; -4.023 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 21.169     ;
; -3.992 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 21.138     ;
; -3.961 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 21.151     ;
; -3.945 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 21.135     ;
; -3.938 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 21.128     ;
; -3.922 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 21.112     ;
; -3.877 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 21.023     ;
; -3.854 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 21.000     ;
; -3.846 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 20.992     ;
; -3.825 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 21.015     ;
; -3.823 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 20.969     ;
; -3.815 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 21.005     ;
; -3.808 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.998     ;
; -3.793 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.983     ;
; -3.792 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.982     ;
; -3.792 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.982     ;
; -3.791 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.981     ;
; -3.769 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.959     ;
; -3.757 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 20.903     ;
; -3.726 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 20.872     ;
; -3.723 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 20.869     ;
; -3.705 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.895     ;
; -3.695 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.885     ;
; -3.692 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 20.838     ;
; -3.683 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.873     ;
; -3.672 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.862     ;
; -3.662 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.852     ;
; -3.661 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.851     ;
; -3.647 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.837     ;
; -3.639 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.829     ;
; -3.638 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.828     ;
; -3.637 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 20.783     ;
; -3.624 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.814     ;
; -3.615 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 20.761     ;
; -3.606 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 20.752     ;
; -3.584 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 20.730     ;
; -3.575 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.765     ;
; -3.553 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.743     ;
; -3.552 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.742     ;
; -3.542 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.732     ;
; -3.530 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.720     ;
; -3.527 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.717     ;
; -3.508 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.698     ;
; -3.493 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.683     ;
; -3.428 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.585     ;
; -3.422 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.612     ;
; -3.417 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.574     ;
; -3.407 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.597     ;
; -3.403 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.583     ;
; -3.400 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.590     ;
; -3.398 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.578     ;
; -3.385 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 20.575     ;
; -3.284 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.441     ;
; -3.282 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.439     ;
; -3.278 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.435     ;
; -3.278 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.435     ;
; -3.271 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.428     ;
; -3.259 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.416     ;
; -3.257 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.437     ;
; -3.252 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.432     ;
; -3.248 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.405     ;
; -3.234 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.414     ;
; -3.229 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.409     ;
; -3.162 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.319     ;
; -3.151 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.308     ;
; -3.138 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.295     ;
; -3.137 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.317     ;
; -3.132 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.289     ;
; -3.132 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.289     ;
; -3.132 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.312     ;
; -3.128 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.285     ;
; -3.117 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.274     ;
; -3.115 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.272     ;
; -3.109 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.266     ;
; -3.109 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.266     ;
; -3.103 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.283     ;
; -3.098 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.278     ;
; -3.042 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.199     ;
; -3.031 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.188     ;
; -3.020 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.177     ;
; -3.018 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.175     ;
; -3.017 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.197     ;
; -3.012 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.192     ;
; -3.012 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.169     ;
; -3.012 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.169     ;
; -3.009 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.166     ;
; -2.995 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.175     ;
; -2.990 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 20.170     ;
; -2.984 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.141     ;
; -2.978 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.135     ;
; -2.978 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.135     ;
; -2.898 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.055     ;
; -2.892 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.049     ;
; -2.892 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.049     ;
; -2.876 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.033     ;
; -2.870 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.027     ;
; -2.870 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.861     ; 20.027     ;
; -2.244 ; burst_control:burst|sdram_master:master|burst_address[17] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.828     ; 19.434     ;
; -2.176 ; burst_control:burst|sdram_master:master|burst_address[17] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.872     ; 19.322     ;
+--------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                           ;
+--------+-----------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.014 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.366     ;
; -0.953 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.305     ;
; -0.951 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.303     ;
; -0.897 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 21.254     ;
; -0.895 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 21.252     ;
; -0.881 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.233     ;
; -0.879 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.231     ;
; -0.873 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.225     ;
; -0.868 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.220     ;
; -0.847 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 21.138     ;
; -0.845 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.197     ;
; -0.833 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 21.124     ;
; -0.832 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 21.123     ;
; -0.807 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.159     ;
; -0.805 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.157     ;
; -0.784 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.136     ;
; -0.782 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.134     ;
; -0.751 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 21.108     ;
; -0.749 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 21.106     ;
; -0.748 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.100     ;
; -0.735 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.087     ;
; -0.733 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.085     ;
; -0.728 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 21.085     ;
; -0.727 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.079     ;
; -0.726 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 21.083     ;
; -0.714 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.066     ;
; -0.712 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.064     ;
; -0.710 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.062     ;
; -0.704 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.056     ;
; -0.701 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.992     ;
; -0.696 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.987     ;
; -0.687 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.978     ;
; -0.687 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.039     ;
; -0.686 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.977     ;
; -0.685 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.037     ;
; -0.679 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.970     ;
; -0.678 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.969     ;
; -0.674 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.965     ;
; -0.664 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.955     ;
; -0.663 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.954     ;
; -0.653 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.005     ;
; -0.651 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 21.003     ;
; -0.631 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 20.988     ;
; -0.629 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 20.986     ;
; -0.628 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.980     ;
; -0.615 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.967     ;
; -0.613 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.965     ;
; -0.607 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.959     ;
; -0.606 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.958     ;
; -0.597 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 20.954     ;
; -0.595 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 20.952     ;
; -0.581 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.933     ;
; -0.581 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.872     ;
; -0.579 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.931     ;
; -0.573 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.925     ;
; -0.567 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.919     ;
; -0.567 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.858     ;
; -0.566 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.857     ;
; -0.565 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.917     ;
; -0.550 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.841     ;
; -0.547 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.838     ;
; -0.545 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.897     ;
; -0.543 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.895     ;
; -0.533 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.824     ;
; -0.533 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.824     ;
; -0.532 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.823     ;
; -0.528 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.819     ;
; -0.527 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.818     ;
; -0.511 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 20.868     ;
; -0.510 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.801     ;
; -0.509 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 20.866     ;
; -0.505 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.796     ;
; -0.495 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.847     ;
; -0.493 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.845     ;
; -0.489 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 20.846     ;
; -0.487 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.839     ;
; -0.487 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.339      ; 20.844     ;
; -0.473 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.825     ;
; -0.471 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.823     ;
; -0.465 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 20.817     ;
; -0.461 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.752     ;
; -0.447 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.738     ;
; -0.446 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.737     ;
; -0.439 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.730     ;
; -0.430 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.721     ;
; -0.425 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.716     ;
; -0.424 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.715     ;
; -0.413 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.704     ;
; -0.408 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.699     ;
; -0.396 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.687     ;
; -0.379 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.670     ;
; -0.374 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.665     ;
; -0.310 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.601     ;
; -0.293 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.584     ;
; -0.288 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.579     ;
; -0.288 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.579     ;
; -0.271 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.562     ;
; -0.266 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 20.557     ;
; 0.833  ; burst_control:burst|sdram_master:master|burst_address[17] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 19.519     ;
; 0.894  ; burst_control:burst|sdram_master:master|burst_address[17] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 19.458     ;
+--------+-----------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 6.317      ;
; 43.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.048      ; 6.268      ;
; 43.854 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.048      ; 6.212      ;
; 43.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 6.218      ;
; 44.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 6.046      ;
; 44.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 5.803      ;
; 44.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.067      ; 5.601      ;
; 44.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 5.289      ;
; 44.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.059      ; 5.261      ;
; 44.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.056      ; 5.201      ;
; 45.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 4.988      ;
; 45.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 4.948      ;
; 45.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 4.927      ;
; 45.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 4.922      ;
; 45.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 4.780      ;
; 45.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 4.672      ;
; 45.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 4.531      ;
; 45.695 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 4.381      ;
; 45.937 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.054      ; 4.135      ;
; 46.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 4.057      ;
; 46.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 3.941      ;
; 46.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 3.229      ;
; 46.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 3.133      ;
; 46.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 3.089      ;
; 47.069 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 3.007      ;
; 47.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.059      ; 2.970      ;
; 47.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 2.691      ;
; 47.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 2.684      ;
; 47.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 2.546      ;
; 47.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 2.423      ;
; 47.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 2.220      ;
; 47.881 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 2.186      ;
; 47.884 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 2.214      ;
; 48.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 1.797      ;
; 48.932 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 1.163      ;
; 88.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a167~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 11.703     ;
; 88.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a184~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 11.702     ;
; 88.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a133~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 11.674     ;
; 88.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a90~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 11.383     ;
; 88.852 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a190~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 11.362     ;
; 88.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a159~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 11.345     ;
; 89.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a144~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 10.997     ;
; 89.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a127~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 10.998     ;
; 89.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a153~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 10.884     ;
; 89.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a151~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.124      ; 10.337     ;
; 89.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a69~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 10.286     ;
; 89.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a204~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 10.245     ;
; 89.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a78~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 10.233     ;
; 90.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a123~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 10.005     ;
; 90.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a39~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 9.926      ;
; 90.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a207~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 9.884      ;
; 90.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a62~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 9.716      ;
; 90.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a200~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 9.715      ;
; 90.538 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a68~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 9.708      ;
; 90.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a206~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 9.562      ;
; 90.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a40~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 9.489      ;
; 90.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a47~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 9.498      ;
; 90.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a152~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.124      ; 9.447      ;
; 90.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a24~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.135      ; 9.458      ;
; 90.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a209~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 9.455      ;
; 90.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a205~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 9.446      ;
; 90.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a56~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 9.492      ;
; 90.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a42~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 9.476      ;
; 90.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a55~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 9.477      ;
; 90.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a64~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 9.456      ;
; 90.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 9.455      ;
; 90.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a44~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 9.460      ;
; 90.776 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a32~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 9.448      ;
; 90.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a34~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 9.468      ;
; 90.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a63~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 9.443      ;
; 90.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a58~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 9.378      ;
; 90.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a49~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 9.377      ;
; 90.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a133~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 9.253      ;
; 90.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a167~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 9.242      ;
; 91.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a25~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 9.140      ;
; 91.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a64~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 9.169      ;
; 91.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a20~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 9.097      ;
; 91.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a31~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 9.081      ;
; 91.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a50~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.206      ; 9.137      ;
; 91.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a133~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 9.091      ;
; 91.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a36~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 9.084      ;
; 91.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a57~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 9.085      ;
; 91.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a38~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 9.121      ;
; 91.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a61~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.204      ; 9.109      ;
; 91.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a53~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 9.092      ;
; 91.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a70~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 9.101      ;
; 91.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a167~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 9.054      ;
; 91.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a72~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 9.066      ;
; 91.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a41~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 9.074      ;
; 91.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a52~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 9.059      ;
; 91.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a193~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 9.003      ;
; 91.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a51~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 9.047      ;
; 91.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a73~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 9.038      ;
; 91.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a178~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 9.039      ;
; 91.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 8.990      ;
; 91.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a32~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 8.984      ;
; 91.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a52~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 9.001      ;
; 91.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a41~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 9.001      ;
; 91.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a106~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 8.943      ;
; 91.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a38~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 8.984      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a75~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 0.952      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 0.997      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a47~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.998      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.999      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][189]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a189~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 0.996      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a207~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.009      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a73~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.012      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.011      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.011      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.013      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][214]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a214~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.003      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a150~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.016      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a118~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.003      ;
; 0.342 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.012      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.023      ;
; 0.343 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.013      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a131~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.007      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a178~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.021      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.034      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a193~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.010      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a53~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.011      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.011      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a203~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.019      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a137~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.017      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][171]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a171~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.013      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.013      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a143~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.027      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.019      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a115~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.027      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a65~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.024      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a138~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.030      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a157~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.018      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a94~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.018      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.016      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a84~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.017      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.019      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a163~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.018      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.035      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.030      ;
; 0.357 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.025      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a110~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.018      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.020      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a70~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.031      ;
; 0.361 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.031      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.027      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a197~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.040      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][136]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a136~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.048      ;
; 0.372 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.040      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a128~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.037      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a212~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.040      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a148~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.037      ;
; 0.373 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.043      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][205]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a205~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.037      ;
; 0.375 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.045      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.053      ;
; 0.377 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                                  ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg0                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.034      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a125~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.043      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][202]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a202~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.062      ;
; 0.380 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.050      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.050      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a79~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.066      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.054      ;
; 0.386 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.054      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.041      ;
; 0.389 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                                  ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg0                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.046      ;
; 0.389 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.059      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.044      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.058      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.052      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a61~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.055      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][188]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a188~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.072      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a69~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.056      ;
; 0.401 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                    ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                                                          ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                                                                  ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.687      ;
; 0.402 ; burst_control:burst|sdram_master:master|state.BURST_WAIT                                                                                                                                                                                                                                                                                     ; burst_control:burst|sdram_master:master|state.BURST_WAIT                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                                                           ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                                                                     ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                   ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                              ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                   ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                         ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                         ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                    ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                           ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a135~portb_address_reg0                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.366      ; 0.979      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.411 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.696      ;
; 0.412 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.697      ;
; 0.419 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.704      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.693      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a135~portb_address_reg0                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.366      ; 1.015      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a135~portb_address_reg0                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.366      ; 1.017      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.423 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.689      ;
; 0.430 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.443 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.708      ;
; 0.445 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.710      ;
; 0.452 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.462 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.727      ;
; 0.471 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.736      ;
; 0.480 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.745      ;
; 0.481 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.492 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.757      ;
; 0.548 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.814      ;
; 0.553 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[42]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[6]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.817      ;
; 0.554 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.818      ;
; 0.554 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.566 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.831      ;
; 0.602 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.610 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.876      ;
; 0.612 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[40]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.877      ;
; 0.617 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.882      ;
; 0.618 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.883      ;
; 0.625 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.890      ;
; 0.638 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.903      ;
; 0.642 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.907      ;
; 0.650 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.914      ;
; 0.656 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.921      ;
; 0.659 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.923      ;
; 0.662 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.926      ;
; 0.663 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.666 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.931      ;
; 0.669 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.670 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.674 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.940      ;
; 0.680 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.945      ;
; 0.683 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.948      ;
; 0.684 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.949      ;
; 0.685 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.950      ;
; 0.687 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.952      ;
; 0.687 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.952      ;
; 0.698 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.963      ;
; 0.703 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.968      ;
; 0.704 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.969      ;
; 0.707 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[41]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[5]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.972      ;
; 0.713 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.978      ;
; 0.733 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.999      ;
; 0.739 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.004      ;
; 0.746 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.011      ;
; 0.754 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.020      ;
; 0.781 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.796 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.061      ;
; 0.798 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.062      ;
; 0.810 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[15]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.074      ;
; 0.813 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.077      ;
; 0.815 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.079      ;
; 0.848 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.114      ;
; 0.854 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[5]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.119      ;
; 0.856 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.121      ;
; 0.866 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.131      ;
; 0.867 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.132      ;
; 0.869 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.134      ;
; 0.870 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.135      ;
; 0.874 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.139      ;
; 0.875 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.140      ;
; 0.887 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.151      ;
; 0.888 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.152      ;
; 0.894 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.159      ;
; 0.897 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.162      ;
; 0.899 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.164      ;
; 0.905 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[38]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[2]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.153      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 14.258 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.249     ; 5.388      ;
; 14.258 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.249     ; 5.388      ;
; 14.293 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.246     ; 5.356      ;
; 14.293 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.246     ; 5.356      ;
; 14.296 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.253     ; 5.346      ;
; 14.392 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 5.268      ;
; 14.392 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 5.268      ;
; 14.392 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 5.268      ;
; 14.409 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 5.249      ;
; 14.414 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 5.245      ;
; 14.414 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 5.245      ;
; 14.414 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 5.245      ;
; 14.417 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 5.362      ;
; 14.422 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 5.358      ;
; 14.634 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 5.035      ;
; 14.634 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 5.035      ;
; 14.645 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 5.010      ;
; 14.648 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.186     ; 5.071      ;
; 14.648 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.186     ; 5.071      ;
; 14.651 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.258     ; 4.986      ;
; 14.652 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 5.020      ;
; 14.652 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 5.020      ;
; 14.658 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 5.098      ;
; 14.680 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 5.047      ;
; 14.680 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 5.047      ;
; 14.684 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.260     ; 4.951      ;
; 14.684 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.260     ; 4.951      ;
; 14.684 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.260     ; 4.951      ;
; 14.684 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.260     ; 4.951      ;
; 14.686 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 4.920      ;
; 14.688 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.265     ; 4.942      ;
; 14.689 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 5.055      ;
; 14.689 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 5.055      ;
; 14.693 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 5.065      ;
; 14.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 5.057      ;
; 14.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 5.057      ;
; 14.926 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 4.832      ;
; 14.932 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.186     ; 4.787      ;
; 14.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.172     ; 4.780      ;
; 14.987 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.234     ; 4.674      ;
; 15.033 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.277     ; 4.585      ;
; 15.039 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.277     ; 4.579      ;
; 15.041 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.698      ;
; 15.046 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.851      ;
; 15.046 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.851      ;
; 15.046 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.851      ;
; 15.046 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.851      ;
; 15.046 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.851      ;
; 15.046 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.851      ;
; 15.046 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.851      ;
; 15.046 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.851      ;
; 15.046 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.851      ;
; 15.046 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.851      ;
; 15.074 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.825      ;
; 15.074 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.825      ;
; 15.074 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.825      ;
; 15.074 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.825      ;
; 15.172 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 4.483      ;
; 15.334 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 4.295      ;
; 15.410 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 4.369      ;
; 15.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 4.144      ;
; 15.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 4.144      ;
; 15.858 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 3.930      ;
; 16.036 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.230     ; 3.629      ;
; 17.485 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.457      ;
; 17.485 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.457      ;
; 17.485 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.457      ;
; 17.485 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.457      ;
; 17.485 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.457      ;
; 17.485 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.457      ;
; 17.485 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.457      ;
; 17.485 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.457      ;
; 17.485 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.457      ;
; 17.485 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.457      ;
; 17.486 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.455      ;
; 17.486 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.455      ;
; 17.486 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.455      ;
; 17.486 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.455      ;
; 17.486 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.455      ;
; 17.486 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.455      ;
; 17.486 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.455      ;
; 17.486 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.455      ;
; 17.722 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 2.217      ;
; 17.724 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.216      ;
; 17.724 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.216      ;
; 17.724 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.216      ;
; 17.724 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.216      ;
; 17.724 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.216      ;
; 17.724 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.216      ;
; 17.724 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.216      ;
; 17.724 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.216      ;
; 17.724 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.216      ;
; 17.724 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.216      ;
; 17.820 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 2.110      ;
; 17.820 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 2.110      ;
; 17.820 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 2.110      ;
; 17.820 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 2.110      ;
; 18.082 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 1.855      ;
; 18.082 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 1.855      ;
; 18.082 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 1.855      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.342 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 4.824      ;
; 15.342 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 4.824      ;
; 15.342 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 4.824      ;
; 15.342 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 4.824      ;
; 15.342 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 4.824      ;
; 15.342 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 4.824      ;
; 15.342 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 4.824      ;
; 15.342 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 4.824      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.390      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.390      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.390      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.390      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.390      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.390      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.390      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.390      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.390      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.392      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.392      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.392      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.392      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.392      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.392      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.392      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.392      ;
; 15.530 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.390      ;
; 15.531 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.376      ;
; 15.531 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.376      ;
; 15.531 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.376      ;
; 15.531 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.376      ;
; 15.531 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.376      ;
; 15.531 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.376      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[18]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.387      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[21]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.387      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[13]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.387      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[11]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.387      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[8]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.387      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[9]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[10]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[15]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.387      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sw_to_hw:sw_to_hw|data_out[2]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.393      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sw_to_hw:sw_to_hw|data_out[1]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.393      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sw_to_hw:sw_to_hw|data_out[0]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.393      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.383      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|read_latency_shift_reg[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.383      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.383      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|wait_latency_counter[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.383      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|wait_latency_counter[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.383      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.388      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[18]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.391      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.388      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.383      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.383      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.384      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.384      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.384      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.384      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.396      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.390      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[23]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.390      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[22]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.396      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[20]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.398      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[18]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.398      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[16]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.398      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[15]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.390      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[14]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.396      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[13]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.387      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|av_readdata_pre[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.393      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|av_readdata_pre[2]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.393      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[13]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.383      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[14]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.388      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[18]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[19]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[15]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.388      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[11]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.387      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[12]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.388      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.388      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.391      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[26]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.391      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.391      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[30]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.391      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.388      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.388      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.387      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.388      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[7]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[5]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.392      ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 3.492      ;
; 46.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 3.492      ;
; 47.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 2.630      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.154      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.154      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.154      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.154      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.154      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.154      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.154      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.154      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.154      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.154      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.152      ;
; 94.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.148      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[506] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[499] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[497] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.137      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.137      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.137      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.136      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.136      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[491] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.136      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[490] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.136      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.136      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.137      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[487] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.137      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.137      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.137      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.137      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.137      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[457] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 5.138      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 5.121      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 5.121      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 5.121      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 5.121      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 5.121      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 5.121      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.152     ; 5.120      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.152     ; 5.120      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.152     ; 5.120      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.152     ; 5.120      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.152     ; 5.120      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.152     ; 5.120      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.152     ; 5.120      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.152     ; 5.120      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.152     ; 5.120      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 5.125      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 5.124      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 5.124      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 5.124      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 5.124      ;
; 94.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 5.124      ;
; 94.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.117      ;
; 94.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.117      ;
; 94.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.117      ;
; 94.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.117      ;
; 94.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.117      ;
; 94.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.117      ;
; 94.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 5.117      ;
; 94.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 5.131      ;
; 94.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 5.131      ;
; 94.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 5.131      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.049 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.315      ;
; 1.049 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.315      ;
; 1.049 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.315      ;
; 1.473 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.745      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.794      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.794      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.794      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.794      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.794      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.794      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.794      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.794      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.794      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.536 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.546 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.807      ;
; 1.847 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.847 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.847 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.847 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.847 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.847 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.847 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.847 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.847 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.847 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.847 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[9]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[9]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.158 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.423      ;
; 2.164 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.425      ;
; 3.843 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|nios_system_sdram_pll_stdsync_sv6:stdsync2|nios_system_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 4.088      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[20]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.088      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 4.087      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[19]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.109      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[16]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.088      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[20]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 4.089      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 4.089      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[22]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 4.089      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[23]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 4.089      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 4.089      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[26]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 4.089      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.088      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 4.087      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 4.089      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[22]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.109      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_force_src2_zero                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 4.076      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_retaddr                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 4.076      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_uncond_cti_non_br                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 4.076      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[6]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.109      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_wrctl_inst                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 4.077      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_rd_ctl_reg                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 4.077      ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 1.056 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.321      ;
; 1.056 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.321      ;
; 1.056 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.321      ;
; 1.056 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.321      ;
; 1.460 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.724      ;
; 1.460 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.724      ;
; 1.460 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.724      ;
; 1.460 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.724      ;
; 1.460 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.724      ;
; 1.463 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.727      ;
; 1.463 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.727      ;
; 1.463 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.727      ;
; 1.463 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.727      ;
; 1.725 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.981      ;
; 1.725 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.981      ;
; 1.725 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.981      ;
; 1.725 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.981      ;
; 1.798 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.064      ;
; 1.801 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.068      ;
; 1.801 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.068      ;
; 2.037 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.304      ;
; 2.037 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.304      ;
; 2.037 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.304      ;
; 2.037 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.304      ;
; 2.037 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.304      ;
; 2.037 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.304      ;
; 2.037 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.304      ;
; 2.037 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.304      ;
; 2.038 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.306      ;
; 2.038 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.306      ;
; 2.038 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.306      ;
; 2.038 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.306      ;
; 2.038 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.306      ;
; 2.038 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.306      ;
; 2.038 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.306      ;
; 2.038 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.306      ;
; 2.038 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.306      ;
; 2.038 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.306      ;
; 3.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.097     ; 3.404      ;
; 3.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.020      ; 3.692      ;
; 3.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.059     ; 3.829      ;
; 3.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.059     ; 3.829      ;
; 3.844 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.019      ;
; 4.098 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.134     ; 4.023      ;
; 4.160 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.057     ; 4.162      ;
; 4.173 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.020      ; 4.307      ;
; 4.204 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.478      ;
; 4.204 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.478      ;
; 4.204 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.478      ;
; 4.204 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.478      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.483      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.483      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.483      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.483      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.483      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.483      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.483      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.483      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.483      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.483      ;
; 4.244 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.095     ; 4.208      ;
; 4.253 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.095     ; 4.217      ;
; 4.254 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 4.381      ;
; 4.263 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 4.417      ;
; 4.273 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.001     ; 4.386      ;
; 4.428 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.102     ; 4.385      ;
; 4.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 4.663      ;
; 4.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 4.655      ;
; 4.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 4.655      ;
; 4.517 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 4.656      ;
; 4.517 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 4.656      ;
; 4.525 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.007      ; 4.646      ;
; 4.525 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.007      ; 4.646      ;
; 4.540 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 4.691      ;
; 4.550 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.001     ; 4.663      ;
; 4.550 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.001     ; 4.663      ;
; 4.580 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.083     ; 4.556      ;
; 4.583 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.078     ; 4.564      ;
; 4.583 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.078     ; 4.564      ;
; 4.583 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.078     ; 4.564      ;
; 4.583 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.078     ; 4.564      ;
; 4.587 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.108     ; 4.538      ;
; 4.610 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.075     ; 4.594      ;
; 4.736 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.912      ;
; 4.741 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.917      ;
; 4.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.090     ; 4.723      ;
; 4.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.090     ; 4.723      ;
; 4.763 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.108     ; 4.714      ;
; 4.771 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.093     ; 4.737      ;
; 4.771 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.093     ; 4.737      ;
; 4.816 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.053     ; 4.822      ;
; 4.816 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.053     ; 4.822      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.423      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.710      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.710      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.710      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.795      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.805      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.265      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.265      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.265      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.265      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.265      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.265      ;
; 1.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.266      ;
; 1.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.266      ;
; 1.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.266      ;
; 1.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.266      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.293      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.293      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.293      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.293      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.293      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.293      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.293      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.293      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.293      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.293      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.316      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.530      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.612      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.612      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.612      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.612      ;
; 2.684 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.935      ;
; 2.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.949      ;
; 2.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.949      ;
; 2.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.949      ;
; 2.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.949      ;
; 2.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.949      ;
; 2.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.957      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.196      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 2.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.204      ;
; 3.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.300      ;
; 3.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.300      ;
; 3.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.300      ;
; 4.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.867      ;
; 4.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[520] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.867      ;
; 4.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.867      ;
; 4.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.868      ;
; 4.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.869      ;
; 4.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.869      ;
; 4.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[404] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.869      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.749 ; 4.969        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_controller:vgasync_instance|clkdiv                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[145]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[147]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|holdff                                                                                                            ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|regoutff                                                                                                          ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|holdff                                                                                                            ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|regoutff                                                                                                          ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|holdff                                                                                                            ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|regoutff                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_hw_to_sw:hw_to_sw|readdata[1]                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                            ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                                                                                            ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                                                                                                                                                                                 ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                                                                                                                                                 ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                                                                                                                                                 ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                                                                                                                                                 ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                                                                                                                                                 ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                                                                                                                                                 ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                    ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                                    ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                    ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                    ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                             ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                                             ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                             ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                             ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                            ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                            ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                  ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                  ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                    ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                    ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                                        ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                                        ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[37]            ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[38]            ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48]            ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49]            ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[39]            ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[42]            ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50]            ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51]            ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52]            ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53]            ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                                   ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54]            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                       ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[12]                                                                                      ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[13]                                                                                      ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[16]                                                                                      ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[17]                                                                                      ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[1]                                                                                       ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[2]                                                                                       ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                       ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[6]                                                                                       ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[42]            ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[10]                                                                                      ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                                      ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[14]                                                                                      ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[15]                                                                                      ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                       ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[5]                                                                                       ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[36]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[37]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[38]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[40]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[41]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47]            ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address             ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                                           ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                                    ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'VGA_CLK'                                ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 35.790 ; 40.000       ; 4.210          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a189~portb_address_reg0 ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a64~portb_address_reg0  ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a83~portb_address_reg0  ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a106~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a117~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a120~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a133~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a153~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a160~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a164~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a166~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a167~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a16~portb_address_reg0  ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a172~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a183~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a184~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a188~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a193~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a196~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a198~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a199~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a202~portb_address_reg0 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a32~portb_address_reg0  ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~portb_address_reg0  ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a57~portb_address_reg0  ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a77~portb_address_reg0  ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a8~portb_address_reg0   ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a101~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a137~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a141~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a156~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a157~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a170~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a174~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a176~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a194~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a195~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a201~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a205~portb_address_reg0 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a25~portb_address_reg0  ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a30~portb_address_reg0  ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a36~portb_address_reg0  ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a39~portb_address_reg0  ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a56~portb_address_reg0  ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a6~portb_address_reg0   ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a78~portb_address_reg0  ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a88~portb_address_reg0  ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a90~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a0~portb_address_reg0   ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a102~portb_address_reg0 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a118~portb_address_reg0 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a13~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a203~portb_address_reg0 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a20~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a35~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a40~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a45~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a49~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a50~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a52~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a54~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a55~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a5~portb_address_reg0   ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a66~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a80~portb_address_reg0  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a99~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a103~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a108~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a115~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a11~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a129~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a131~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a132~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a135~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a144~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a146~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a151~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a152~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a168~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a17~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a190~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a192~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a197~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a19~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a1~portb_address_reg0   ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a209~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a214~portb_address_reg0 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a21~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a22~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a28~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a29~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a2~portb_address_reg0   ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a34~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a3~portb_address_reg0   ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a43~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a46~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a58~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a61~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a68~portb_address_reg0  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a72~portb_address_reg0  ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.824 ; 3.705 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.573 ; 8.532 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.332 ; 1.436 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.347 ; 1.451 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.311 ; 1.415 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.335 ; 1.439 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.345 ; 1.449 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.315 ; 1.419 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.339 ; 1.443 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.358 ; 1.462 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.358 ; 1.462 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.338 ; 1.442 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.366 ; 1.470 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.359 ; 1.463 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.297 ; 1.401 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.308 ; 1.412 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.324 ; 1.428 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.320 ; 1.424 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.310 ; 1.414 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.350 ; 1.454 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.307 ; 1.411 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.299 ; 1.403 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.274 ; 1.378 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.285 ; 1.389 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.286 ; 1.390 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.315 ; 1.419 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.057 ; -0.029 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.434 ; -1.451 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.641 ; -0.745 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.704 ; -0.808 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.700 ; -0.804 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.688 ; -0.792 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.714 ; -0.818 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.678 ; -0.782 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.702 ; -0.806 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.712 ; -0.816 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.682 ; -0.786 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.697 ; -0.801 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.707 ; -0.811 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.725 ; -0.829 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.727 ; -0.831 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.705 ; -0.809 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.734 ; -0.838 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.727 ; -0.831 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.664 ; -0.768 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.676 ; -0.780 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.691 ; -0.795 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.687 ; -0.791 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.677 ; -0.781 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.718 ; -0.822 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.674 ; -0.778 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.672 ; -0.776 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.667 ; -0.771 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.641 ; -0.745 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.671 ; -0.775 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.671 ; -0.775 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.652 ; -0.756 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.652 ; -0.756 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.682 ; -0.786 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.696 ; -0.800 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 31.086 ; 31.062 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 11.243 ; 11.097 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 11.383 ; 11.411 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 12.223 ; 12.298 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 11.289 ; 11.241 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 10.035 ; 10.135 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 11.659 ; 11.550 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 11.324 ; 11.203 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 11.106 ; 11.073 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 11.001 ; 10.938 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 11.380 ; 11.589 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 11.018 ; 10.920 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 12.255 ; 12.158 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 28.332 ; 28.277 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 29.195 ; 29.223 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 28.317 ; 28.248 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 31.086 ; 31.062 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 28.338 ; 28.329 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 28.730 ; 28.797 ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.609  ; 7.590  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.338 ; 14.940 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.360  ; 3.333  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.337  ; 3.310  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.282  ; 3.255  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.182  ; 3.152  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.360  ; 3.333  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.292  ; 3.265  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.307  ; 3.280  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.218  ; 3.188  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.243  ; 3.213  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.310  ; 3.283  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.305  ; 3.278  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.255  ; 3.225  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.332  ; 3.305  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.317  ; 3.290  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.192  ; 3.162  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.192  ; 3.162  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.298  ; 3.271  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.356  ; 3.329  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.315  ; 3.288  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.294  ; 3.267  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.189 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.205 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 9.243  ; 9.294  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 10.387 ; 10.297 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 10.414 ; 10.359 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 11.431 ; 11.368 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 9.570  ; 9.629  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 9.243  ; 9.294  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 10.823 ; 10.620 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 9.425  ; 9.394  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 9.879  ; 9.781  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 10.317 ; 10.218 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 10.667 ; 10.765 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 10.011 ; 9.837  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 9.678  ; 9.584  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 9.785  ; 9.796  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 10.106 ; 10.183 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 9.640  ; 9.602  ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 13.206 ; 13.210 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 10.511 ; 10.510 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 10.788 ; 10.817 ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.351  ; 7.331  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.939 ; 12.545 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.701  ; 2.672  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.854  ; 2.828  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.801  ; 2.775  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.701  ; 2.672  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.877  ; 2.851  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.811  ; 2.785  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.825  ; 2.799  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.736  ; 2.707  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.760  ; 2.731  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.828  ; 2.802  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.823  ; 2.797  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.771  ; 2.742  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.850  ; 2.824  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.835  ; 2.809  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.711  ; 2.682  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.711  ; 2.682  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.817  ; 2.791  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.873  ; 2.847  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.832  ; 2.806  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.813  ; 2.787  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.646 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.664 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.736 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+-----------+-----------------+---------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                            ; Note ;
+-----------+-----------------+---------------------------------------+------+
; 52.74 MHz ; 52.74 MHz       ; CLOCK_50                              ;      ;
; 89.11 MHz ; 89.11 MHz       ; altera_reserved_tck                   ;      ;
; 97.3 MHz  ; 97.3 MHz        ; nios_system|sdram_pll|sd1|pll7|clk[0] ;      ;
+-----------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; nios_system|sdram_pll|sd1|pll7|clk[0] ; -1.654 ; -17.602       ;
; CLOCK_50                              ; 1.040  ; 0.000         ;
; altera_reserved_tck                   ; 44.389 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                             ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.292 ; 0.000         ;
; altera_reserved_tck                   ; 0.353 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.353 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 14.812 ; 0.000         ;
; CLOCK_50                              ; 15.834 ; 0.000         ;
; altera_reserved_tck                   ; 46.916 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.958 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.960 ; 0.000         ;
; altera_reserved_tck                   ; 1.059 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 4.798  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.689  ; 0.000         ;
; VGA_CLK                               ; 35.790 ; 0.000         ;
; altera_reserved_tck                   ; 49.497 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -1.654 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 19.218     ;
; -1.607 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 19.128     ;
; -1.579 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 19.100     ;
; -1.552 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 19.116     ;
; -1.521 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 19.085     ;
; -1.519 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 19.083     ;
; -1.501 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 19.065     ;
; -1.474 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.995     ;
; -1.454 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.975     ;
; -1.446 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.967     ;
; -1.426 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.947     ;
; -1.419 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.983     ;
; -1.416 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.980     ;
; -1.405 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.969     ;
; -1.399 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.963     ;
; -1.388 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.952     ;
; -1.386 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.950     ;
; -1.385 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.949     ;
; -1.369 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.890     ;
; -1.366 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.930     ;
; -1.341 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.862     ;
; -1.338 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.859     ;
; -1.314 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.878     ;
; -1.314 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.878     ;
; -1.310 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.831     ;
; -1.291 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.855     ;
; -1.283 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.847     ;
; -1.281 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.845     ;
; -1.272 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.836     ;
; -1.267 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.788     ;
; -1.255 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.819     ;
; -1.252 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.816     ;
; -1.250 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.814     ;
; -1.244 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.765     ;
; -1.239 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.760     ;
; -1.235 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.799     ;
; -1.216 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 18.737     ;
; -1.212 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.776     ;
; -1.189 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.753     ;
; -1.179 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.743     ;
; -1.167 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.731     ;
; -1.156 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.720     ;
; -1.150 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.714     ;
; -1.136 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.700     ;
; -1.119 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.683     ;
; -1.065 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.629     ;
; -1.053 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.584     ;
; -1.048 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.612     ;
; -1.042 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.606     ;
; -1.040 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.571     ;
; -1.025 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 18.589     ;
; -1.022 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.577     ;
; -1.018 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.573     ;
; -0.923 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.454     ;
; -0.921 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.452     ;
; -0.921 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.452     ;
; -0.920 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.451     ;
; -0.907 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.438     ;
; -0.900 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.431     ;
; -0.889 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.444     ;
; -0.887 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.418     ;
; -0.885 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.440     ;
; -0.869 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.424     ;
; -0.865 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.420     ;
; -0.815 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.346     ;
; -0.802 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.333     ;
; -0.790 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.321     ;
; -0.788 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.319     ;
; -0.788 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.319     ;
; -0.784 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.315     ;
; -0.784 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.339     ;
; -0.780 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.335     ;
; -0.771 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.302     ;
; -0.770 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.301     ;
; -0.768 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.299     ;
; -0.768 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.299     ;
; -0.753 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.308     ;
; -0.749 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.304     ;
; -0.713 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.244     ;
; -0.700 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.231     ;
; -0.690 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.221     ;
; -0.685 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.216     ;
; -0.683 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.214     ;
; -0.683 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.214     ;
; -0.682 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.237     ;
; -0.678 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.233     ;
; -0.677 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.208     ;
; -0.659 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.214     ;
; -0.655 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 18.210     ;
; -0.654 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.185     ;
; -0.652 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.183     ;
; -0.652 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.183     ;
; -0.583 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.114     ;
; -0.581 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.112     ;
; -0.581 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.112     ;
; -0.560 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.091     ;
; -0.558 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.089     ;
; -0.558 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.488     ; 18.089     ;
; -0.019 ; burst_control:burst|sdram_master:master|burst_address[17] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.455     ; 17.583     ;
; 0.028  ; burst_control:burst|sdram_master:master|burst_address[17] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.498     ; 17.493     ;
+--------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                           ;
+-------+-----------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.040 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.290     ;
; 1.057 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.273     ;
; 1.059 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.271     ;
; 1.111 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 19.220     ;
; 1.113 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 19.218     ;
; 1.128 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.202     ;
; 1.130 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.200     ;
; 1.135 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.195     ;
; 1.173 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.157     ;
; 1.190 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.140     ;
; 1.192 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.138     ;
; 1.193 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.137     ;
; 1.199 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 19.071     ;
; 1.210 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.120     ;
; 1.211 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 19.059     ;
; 1.212 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 19.058     ;
; 1.212 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.118     ;
; 1.244 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 19.087     ;
; 1.246 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 19.085     ;
; 1.261 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.069     ;
; 1.263 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.067     ;
; 1.264 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 19.067     ;
; 1.266 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 19.065     ;
; 1.268 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.062     ;
; 1.278 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.052     ;
; 1.281 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.049     ;
; 1.283 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.047     ;
; 1.288 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.042     ;
; 1.295 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.035     ;
; 1.297 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.033     ;
; 1.299 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.971     ;
; 1.309 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.021     ;
; 1.326 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.004     ;
; 1.328 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 19.002     ;
; 1.332 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.938     ;
; 1.335 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.935     ;
; 1.339 ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.931     ;
; 1.344 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.926     ;
; 1.345 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.925     ;
; 1.349 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 18.982     ;
; 1.351 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 18.980     ;
; 1.352 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.918     ;
; 1.364 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.906     ;
; 1.365 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.905     ;
; 1.366 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.964     ;
; 1.368 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.962     ;
; 1.373 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.957     ;
; 1.380 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.950     ;
; 1.380 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 18.951     ;
; 1.382 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 18.949     ;
; 1.397 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.933     ;
; 1.397 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.933     ;
; 1.399 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.931     ;
; 1.399 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.931     ;
; 1.403 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.927     ;
; 1.404 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.926     ;
; 1.420 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.910     ;
; 1.422 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.908     ;
; 1.432 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.838     ;
; 1.437 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.833     ;
; 1.449 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.821     ;
; 1.450 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.820     ;
; 1.451 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 18.880     ;
; 1.452 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.818     ;
; 1.453 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 18.878     ;
; 1.468 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.862     ;
; 1.468 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.802     ;
; 1.468 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.802     ;
; 1.470 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.860     ;
; 1.472 ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.798     ;
; 1.474 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 18.857     ;
; 1.475 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.855     ;
; 1.476 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 18.855     ;
; 1.480 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.790     ;
; 1.481 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.789     ;
; 1.488 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.782     ;
; 1.491 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.839     ;
; 1.492 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.778     ;
; 1.493 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.837     ;
; 1.498 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 18.832     ;
; 1.537 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.733     ;
; 1.539 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.731     ;
; 1.551 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.719     ;
; 1.552 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.718     ;
; 1.562 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.708     ;
; 1.568 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.702     ;
; 1.573 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.697     ;
; 1.574 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.696     ;
; 1.575 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.695     ;
; 1.577 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.693     ;
; 1.604 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.666     ;
; 1.608 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.662     ;
; 1.639 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.631     ;
; 1.662 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.608     ;
; 1.675 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.595     ;
; 1.679 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.591     ;
; 1.698 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.572     ;
; 1.702 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.568     ;
; 2.675 ; burst_control:burst|sdram_master:master|burst_address[17] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 17.655     ;
; 2.692 ; burst_control:burst|sdram_master:master|burst_address[17] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 17.638     ;
+-------+-----------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 5.772      ;
; 44.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 5.761      ;
; 44.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 5.727      ;
; 44.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 5.683      ;
; 44.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 5.589      ;
; 44.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 5.317      ;
; 44.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 5.165      ;
; 45.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 4.901      ;
; 45.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 4.801      ;
; 45.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 4.740      ;
; 45.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 4.530      ;
; 45.630 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 4.509      ;
; 45.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 4.499      ;
; 45.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 4.490      ;
; 45.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 4.380      ;
; 45.898 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 4.241      ;
; 45.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 4.198      ;
; 46.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 4.027      ;
; 46.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 3.835      ;
; 46.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 3.760      ;
; 46.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 3.577      ;
; 47.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.960      ;
; 47.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.882      ;
; 47.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.781      ;
; 47.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.770      ;
; 47.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 2.737      ;
; 47.670 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.469      ;
; 47.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.417      ;
; 47.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.326      ;
; 47.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 2.191      ;
; 48.110 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.056      ;
; 48.129 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.014      ;
; 48.167 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 1.970      ;
; 48.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 1.613      ;
; 49.112 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 1.050      ;
; 89.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a167~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 10.903     ;
; 89.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a184~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 10.902     ;
; 89.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a133~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 10.879     ;
; 89.574 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a90~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.125      ; 10.601     ;
; 89.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a190~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.132      ; 10.582     ;
; 89.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a159~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.133      ; 10.572     ;
; 89.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a144~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.116      ; 10.247     ;
; 89.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a127~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 10.247     ;
; 90.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a153~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 10.144     ;
; 90.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a151~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 9.638      ;
; 90.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a123~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.078      ; 9.328      ;
; 90.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a69~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.128      ; 9.365      ;
; 90.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a204~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.133      ; 9.327      ;
; 90.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a78~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 9.315      ;
; 91.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a39~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 9.026      ;
; 91.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a207~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 8.987      ;
; 91.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a62~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 8.920      ;
; 91.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a200~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 8.919      ;
; 91.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a68~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 8.913      ;
; 91.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a64~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 8.872      ;
; 91.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 8.872      ;
; 91.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a32~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.142      ; 8.865      ;
; 91.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a152~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 8.810      ;
; 91.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a40~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.117      ; 8.814      ;
; 91.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a24~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 8.786      ;
; 91.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a209~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.121      ; 8.783      ;
; 91.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a205~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.114      ; 8.775      ;
; 91.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a206~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 8.685      ;
; 91.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a47~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 8.634      ;
; 91.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a133~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 8.623      ;
; 91.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a167~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 8.611      ;
; 91.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a34~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 8.637      ;
; 91.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a42~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 8.612      ;
; 91.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a56~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 8.622      ;
; 91.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a55~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 8.613      ;
; 91.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a63~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 8.611      ;
; 91.602 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a44~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 8.592      ;
; 91.610 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a58~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 8.599      ;
; 91.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a49~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 8.598      ;
; 91.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a36~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 8.528      ;
; 91.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a57~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 8.529      ;
; 91.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a25~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 8.484      ;
; 91.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a31~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.078      ; 8.431      ;
; 91.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a133~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 8.492      ;
; 91.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a20~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 8.445      ;
; 91.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a167~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 8.456      ;
; 91.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a64~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 8.348      ;
; 91.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a184~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 8.318      ;
; 91.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a159~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.133      ; 8.311      ;
; 91.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a190~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.132      ; 8.298      ;
; 91.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a50~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 8.320      ;
; 91.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a72~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 8.304      ;
; 91.925 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a38~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 8.306      ;
; 91.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a61~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 8.295      ;
; 91.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a193~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.132      ; 8.250      ;
; 91.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a178~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 8.281      ;
; 91.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a73~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 8.280      ;
; 91.937 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a53~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 8.286      ;
; 91.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a70~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 8.288      ;
; 91.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 8.239      ;
; 91.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a32~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.142      ; 8.233      ;
; 91.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a68~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 8.243      ;
; 91.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a71~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 8.222      ;
; 91.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a41~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 8.263      ;
; 91.975 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a52~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 8.255      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a75~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.891      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a31~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.945      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a10~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.938      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a73~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.945      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a207~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.944      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a150~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.946      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a0~porta_datain_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.945      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a30~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.939      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a47~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.939      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a178~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.947      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a46~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.941      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a27~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.945      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][189]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a189~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.938      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][171]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a171~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.939      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a162~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.939      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a193~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.938      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a66~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 0.967      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a53~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.942      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a137~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.947      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a131~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.942      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a157~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.943      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a203~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.951      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.945      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a18~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.948      ;
; 0.349 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.953      ;
; 0.349 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.952      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a84~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.944      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a118~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.944      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][214]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a214~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.945      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a110~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 0.942      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a82~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.944      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a5~porta_datain_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.958      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a28~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 0.964      ;
; 0.353 ; burst_control:burst|sdram_master:master|state.BURST_WAIT                                                                                                                                                                                                                                              ; burst_control:burst|sdram_master:master|state.BURST_WAIT                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                    ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                              ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a65~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.956      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a163~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.949      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                            ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                         ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error          ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset         ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.954      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                             ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a94~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.949      ;
; 0.354 ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                   ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                           ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                         ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                    ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                   ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                    ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.640      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.629      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.629      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.630      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.631      ;
; 0.388 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.647      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.381 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.625      ;
; 0.395 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.397 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.401 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.415 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.426 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.431 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.674      ;
; 0.432 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.675      ;
; 0.450 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.694      ;
; 0.495 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.505 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[42]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[6]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.506 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.512 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.549 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.793      ;
; 0.550 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.794      ;
; 0.559 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[40]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.803      ;
; 0.567 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.810      ;
; 0.569 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.576 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.819      ;
; 0.581 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.825      ;
; 0.582 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.825      ;
; 0.586 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.592 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.601 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.849      ;
; 0.609 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.853      ;
; 0.618 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.862      ;
; 0.620 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.864      ;
; 0.623 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.623 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.623 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.623 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.625 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.625 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.625 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.625 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.626 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.627 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.871      ;
; 0.635 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.879      ;
; 0.639 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.642 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.654 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.655 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[41]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[5]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.899      ;
; 0.666 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.910      ;
; 0.672 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.916      ;
; 0.678 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.685 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.929      ;
; 0.711 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.736 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.737 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.745 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[15]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.987      ;
; 0.748 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.990      ;
; 0.751 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.993      ;
; 0.768 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.012      ;
; 0.772 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[5]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.016      ;
; 0.774 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.018      ;
; 0.785 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.029      ;
; 0.787 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.031      ;
; 0.788 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.032      ;
; 0.789 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.033      ;
; 0.790 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.034      ;
; 0.805 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.049      ;
; 0.816 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.060      ;
; 0.818 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.062      ;
; 0.823 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[38]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[2]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.052      ;
; 0.825 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[9]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.078      ;
; 0.826 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.069      ;
; 0.829 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.073      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 14.812 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.232     ; 4.856      ;
; 14.812 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.232     ; 4.856      ;
; 14.844 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.229     ; 4.827      ;
; 14.844 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.229     ; 4.827      ;
; 14.847 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 4.818      ;
; 14.943 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 4.740      ;
; 14.943 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 4.740      ;
; 14.943 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 4.740      ;
; 14.959 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 4.722      ;
; 14.964 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 4.719      ;
; 14.964 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 4.719      ;
; 14.964 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 4.719      ;
; 14.975 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 4.822      ;
; 14.980 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.819      ;
; 15.125 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.213     ; 4.562      ;
; 15.125 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.213     ; 4.562      ;
; 15.134 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.228     ; 4.538      ;
; 15.143 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 4.547      ;
; 15.143 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 4.547      ;
; 15.171 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 4.490      ;
; 15.172 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 4.564      ;
; 15.172 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 4.564      ;
; 15.181 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 4.592      ;
; 15.197 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.546      ;
; 15.197 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.546      ;
; 15.198 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 4.459      ;
; 15.198 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 4.459      ;
; 15.198 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.273     ; 4.429      ;
; 15.198 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 4.459      ;
; 15.198 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 4.459      ;
; 15.203 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 4.449      ;
; 15.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 4.553      ;
; 15.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 4.553      ;
; 15.213 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 4.555      ;
; 15.213 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 4.555      ;
; 15.214 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 4.563      ;
; 15.431 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 4.305      ;
; 15.436 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 4.341      ;
; 15.452 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 4.226      ;
; 15.454 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.296      ;
; 15.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.260     ; 4.132      ;
; 15.516 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.260     ; 4.124      ;
; 15.524 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 4.232      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.376      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.376      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.376      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.376      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.376      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.376      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.376      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.376      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.376      ;
; 15.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.376      ;
; 15.544 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 4.367      ;
; 15.544 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 4.367      ;
; 15.544 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 4.367      ;
; 15.544 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 4.367      ;
; 15.636 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.224     ; 4.040      ;
; 15.770 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 3.878      ;
; 15.870 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 3.928      ;
; 15.939 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.735      ;
; 15.939 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.735      ;
; 16.255 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 3.547      ;
; 16.407 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.216     ; 3.277      ;
; 17.675 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.274      ;
; 17.675 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.274      ;
; 17.675 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.274      ;
; 17.675 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.274      ;
; 17.675 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.274      ;
; 17.675 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.274      ;
; 17.675 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.274      ;
; 17.675 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.274      ;
; 17.675 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.274      ;
; 17.675 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.274      ;
; 17.677 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.272      ;
; 17.677 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.272      ;
; 17.677 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.272      ;
; 17.677 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.272      ;
; 17.677 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.272      ;
; 17.677 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.272      ;
; 17.677 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.272      ;
; 17.677 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.272      ;
; 17.911 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.037      ;
; 17.911 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.037      ;
; 17.911 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.037      ;
; 17.911 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.037      ;
; 17.911 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.037      ;
; 17.911 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.037      ;
; 17.911 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.037      ;
; 17.911 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.037      ;
; 17.911 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.037      ;
; 17.911 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 2.037      ;
; 17.913 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 2.034      ;
; 17.986 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 1.951      ;
; 17.986 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 1.951      ;
; 17.986 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 1.951      ;
; 17.986 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 1.951      ;
; 18.240 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 1.705      ;
; 18.240 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 1.705      ;
; 18.240 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 1.705      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.834 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 4.309      ;
; 15.834 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 4.309      ;
; 15.834 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 4.309      ;
; 15.834 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 4.309      ;
; 15.834 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 4.309      ;
; 15.834 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 4.309      ;
; 15.834 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 4.309      ;
; 15.834 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 4.309      ;
; 16.006 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[30]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.932      ;
; 16.006 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[22]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.932      ;
; 16.006 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[14]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.932      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[16]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[26]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[25]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[31]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[29]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[27]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.923      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.926      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.923      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.919      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.919      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.919      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.919      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[31]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.926      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[23]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.926      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[20]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.933      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[18]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.933      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[16]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.933      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[15]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.926      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[14]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.923      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[15]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.923      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.923      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.923      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.926      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[26]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.926      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.926      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[30]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.926      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.923      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.923      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[31]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.924      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.924      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.924      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.924      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.924      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.924      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.924      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.924      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.924      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.910      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.910      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.910      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.910      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.910      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.910      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.923      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.925      ;
; 16.007 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.924      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[18]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.922      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.930      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.930      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[20]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.921      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[21]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.922      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.923      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[13]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.922      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[11]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.922      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.922      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.927      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[10]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.927      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[24]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.923      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[15]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.922      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[19]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.923      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.925      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.925      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.923      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.921      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.921      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.917      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|read_latency_shift_reg[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.921      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|wait_latency_counter[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.921      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|wait_latency_counter[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.921      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.917      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.917      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.917      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.917      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.917      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.917      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.917      ;
; 16.008 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.917      ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 3.227      ;
; 46.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 3.227      ;
; 47.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.370      ;
; 95.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.631      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.634      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[536] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.621      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.621      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.621      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[533] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.621      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[532] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.621      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[531] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.621      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.621      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[529] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.621      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[528] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.621      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.620      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.620      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.620      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.620      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.620      ;
; 95.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.620      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[506] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.617      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.617      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.617      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[491] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[490] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.617      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[487] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.617      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.617      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.617      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.617      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.617      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[457] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.611      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.611      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.611      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.611      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.611      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.611      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.605      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.617      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.617      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.617      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[499] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.617      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.617      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[497] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.617      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[402] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.608      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[401] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.608      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[399] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.608      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.608      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.608      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.608      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.608      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.608      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.608      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.958 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[6]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.201      ;
; 0.958 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.201      ;
; 0.958 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.201      ;
; 1.339 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.586      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[8]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[5]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[6]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.400 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.632      ;
; 1.405 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.643      ;
; 1.405 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.643      ;
; 1.405 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.643      ;
; 1.405 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.643      ;
; 1.405 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.643      ;
; 1.405 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.643      ;
; 1.405 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.643      ;
; 1.405 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.643      ;
; 1.405 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.643      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[4]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.409 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.646      ;
; 1.665 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.891      ;
; 1.665 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.891      ;
; 1.665 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.891      ;
; 1.665 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.891      ;
; 1.665 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.891      ;
; 1.665 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.891      ;
; 1.665 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.891      ;
; 1.665 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.891      ;
; 1.665 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.891      ;
; 1.665 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.891      ;
; 1.665 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.891      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[4]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[7]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[9]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[5]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[9]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[8]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[7]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.765 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.011      ;
; 1.942 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.179      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 1.947 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.187      ;
; 3.475 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[19]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.716      ;
; 3.475 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[22]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.716      ;
; 3.475 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.716      ;
; 3.475 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[21]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.716      ;
; 3.475 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[5]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.716      ;
; 3.475 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[21]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.716      ;
; 3.475 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[19]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.716      ;
; 3.475 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[15]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.716      ;
; 3.475 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[20]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.716      ;
; 3.475 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[19]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.716      ;
; 3.476 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_valid_from_R                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.700      ;
; 3.476 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_valid                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.700      ;
; 3.476 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.712      ;
; 3.476 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.712      ;
; 3.476 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.705      ;
; 3.476 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[21]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.712      ;
; 3.476 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[22]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.712      ;
; 3.476 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[24]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.705      ;
; 3.476 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[8]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.712      ;
; 3.476 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[7]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.712      ;
; 3.476 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.705      ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.960 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.204      ;
; 0.960 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.204      ;
; 0.960 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.204      ;
; 0.960 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.204      ;
; 1.317 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.560      ;
; 1.317 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.560      ;
; 1.317 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.560      ;
; 1.317 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.560      ;
; 1.317 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.560      ;
; 1.320 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.563      ;
; 1.320 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.563      ;
; 1.320 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.563      ;
; 1.320 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.563      ;
; 1.550 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.784      ;
; 1.550 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.784      ;
; 1.550 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.784      ;
; 1.550 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.784      ;
; 1.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.872      ;
; 1.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.872      ;
; 1.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.872      ;
; 1.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.872      ;
; 1.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.872      ;
; 1.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.872      ;
; 1.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.872      ;
; 1.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.872      ;
; 1.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.872      ;
; 1.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.872      ;
; 1.628 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.873      ;
; 1.815 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.062      ;
; 1.815 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.062      ;
; 1.815 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.062      ;
; 1.815 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.062      ;
; 1.815 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.062      ;
; 1.815 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.062      ;
; 1.815 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.062      ;
; 1.815 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.062      ;
; 1.818 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.065      ;
; 1.818 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.065      ;
; 1.818 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.065      ;
; 1.818 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.065      ;
; 1.818 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.065      ;
; 1.818 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.065      ;
; 1.818 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.065      ;
; 1.818 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.065      ;
; 1.818 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.065      ;
; 1.818 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.065      ;
; 3.202 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.094     ; 3.160      ;
; 3.303 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.020      ; 3.424      ;
; 3.563 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.063     ; 3.552      ;
; 3.563 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.063     ; 3.552      ;
; 3.570 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.728      ;
; 3.816 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.132     ; 3.736      ;
; 3.870 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.061     ; 3.861      ;
; 3.870 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.118      ;
; 3.870 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.118      ;
; 3.870 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.118      ;
; 3.870 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.118      ;
; 3.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 3.995      ;
; 3.894 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.140      ;
; 3.894 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.140      ;
; 3.894 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.140      ;
; 3.894 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.140      ;
; 3.894 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.140      ;
; 3.894 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.140      ;
; 3.894 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.140      ;
; 3.894 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.140      ;
; 3.894 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.140      ;
; 3.894 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.140      ;
; 3.951 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.099     ; 3.904      ;
; 3.957 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.006      ; 4.064      ;
; 3.961 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.099     ; 3.914      ;
; 3.962 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 4.098      ;
; 3.977 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.008     ; 4.070      ;
; 4.115 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.101     ; 4.066      ;
; 4.190 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 4.326      ;
; 4.192 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 4.318      ;
; 4.192 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 4.318      ;
; 4.199 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 4.319      ;
; 4.199 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 4.319      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.001     ; 4.311      ;
; 4.211 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.001     ; 4.311      ;
; 4.221 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 4.353      ;
; 4.233 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.008     ; 4.326      ;
; 4.233 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.008     ; 4.326      ;
; 4.262 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.087     ; 4.227      ;
; 4.265 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.081     ; 4.236      ;
; 4.265 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.081     ; 4.236      ;
; 4.265 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.081     ; 4.236      ;
; 4.265 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.081     ; 4.236      ;
; 4.272 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.113     ; 4.211      ;
; 4.289 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.077     ; 4.264      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.562      ;
; 4.405 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.088     ; 4.369      ;
; 4.405 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.088     ; 4.369      ;
; 4.408 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.564      ;
; 4.413 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.106     ; 4.359      ;
; 4.420 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.091     ; 4.381      ;
; 4.420 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.091     ; 4.381      ;
; 4.483 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.054     ; 4.481      ;
; 4.483 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.054     ; 4.481      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.303      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.574      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.574      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.574      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.642      ;
; 1.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.649      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.041      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.041      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.041      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.041      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.041      ;
; 1.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.041      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.061      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.061      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.061      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.061      ;
; 1.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.087      ;
; 1.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.087      ;
; 1.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.087      ;
; 1.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.087      ;
; 1.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.087      ;
; 1.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.087      ;
; 1.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.087      ;
; 1.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.087      ;
; 1.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.087      ;
; 1.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.087      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.115      ;
; 2.008 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 2.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.359      ;
; 2.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.359      ;
; 2.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.359      ;
; 2.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.359      ;
; 2.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.627      ;
; 2.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.643      ;
; 2.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.643      ;
; 2.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.643      ;
; 2.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.643      ;
; 2.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.643      ;
; 2.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.651      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.865      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.874      ;
; 2.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.954      ;
; 2.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.954      ;
; 2.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.954      ;
; 4.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.398      ;
; 4.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.398      ;
; 4.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.398      ;
; 4.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.398      ;
; 4.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[514] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.398      ;
; 4.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.398      ;
; 4.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.398      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|holdff                                                                                                            ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|regoutff                                                                                                          ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|holdff                                                                                                            ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|regoutff                                                                                                          ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|holdff                                                                                                            ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|regoutff                                                                                                          ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][117]                                                                                                                                                                                                                                                                                                                ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                                                                                                                                                                                                                                                ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                                                                                                                                                                                                                                                ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|holdff                                                                                                            ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|holdff                                                                                                            ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|regoutff                                                                                                          ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|holdff                                                                                                            ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|regoutff                                                                                                          ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                    ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                    ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                           ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                              ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                   ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                   ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                                                                                                                                 ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                                                                                                                                 ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                                                                                                                                ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                                                                                                                 ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                                                                                                                 ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                                                                                                                 ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                                                                                                 ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                                                                                                                 ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                                                                                                                                 ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                                                                                                                                 ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                                                                                                                                                                                    ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                                                                                                                                                                                                                                                                                           ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                                                                                                                                                                                                                                                                                           ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                                                                                                            ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                                                                                                                                                                     ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[5]                                                                                                                                                                                                                                                                                                                                          ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[6]                                                                                                                                                                                                                                                                                                                                          ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[8]                                                                                                                                                                                                                                                                                                                                          ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                                                                                                                                                                                                                                                                                                                            ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                                                                                                                                             ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                                                                                                                                             ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                                                                                                                                                             ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                                                                                                                                                             ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                                                                                                                                             ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                                                                                                                                                                                                                                                                                                                             ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[37]             ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[38]             ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48]             ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49]             ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[39]             ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[42]             ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50]             ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51]             ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52]             ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53]             ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54]             ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48]             ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49]             ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50]             ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51]             ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52]             ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53]             ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54]             ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                                    ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                        ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[12]                                                                                       ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[13]                                                                                       ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[16]                                                                                       ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[17]                                                                                       ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[1]                                                                                        ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[2]                                                                                        ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                        ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[6]                                                                                        ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]             ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[42]             ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[18]                                                                                       ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[7]                                                                                        ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[8]                                                                                        ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[9]                                                                                        ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_cs_n                                                                                           ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                                 ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                                     ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                     ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                                     ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                                            ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                 ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                            ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                                      ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                                     ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[36]             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[37]             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[38]             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40]             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41]             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43]             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44]             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45]             ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]             ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 35.790 ; 40.000       ; 4.210          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.497 ; 49.730       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a213~portb_address_reg0 ;
; 49.497 ; 49.730       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a24~portb_address_reg0  ;
; 49.498 ; 49.731       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a159~portb_address_reg0 ;
; 49.498 ; 49.731       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a58~portb_address_reg0  ;
; 49.498 ; 49.731       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a81~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a100~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a102~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a126~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a127~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a128~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a132~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a144~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a165~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a168~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a190~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a193~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a196~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a197~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a199~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a19~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a1~portb_address_reg0   ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a204~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a205~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a207~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a209~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a214~portb_address_reg0 ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a25~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a26~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a29~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a2~portb_address_reg0   ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a37~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a3~portb_address_reg0   ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a40~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a43~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a60~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a61~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a6~portb_address_reg0   ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a71~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a79~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a83~portb_address_reg0  ;
; 49.499 ; 49.732       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a89~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a101~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a117~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a119~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a120~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a125~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a137~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a141~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a153~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a16~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a174~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a17~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a189~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a201~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a203~portb_address_reg0 ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a30~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a32~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a33~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a39~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a42~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a44~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a46~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a51~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a64~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a67~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a68~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a69~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a84~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a8~portb_address_reg0   ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a90~portb_address_reg0  ;
; 49.500 ; 49.733       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a94~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a12~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a157~portb_address_reg0 ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a166~portb_address_reg0 ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a172~portb_address_reg0 ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a178~portb_address_reg0 ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a18~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a192~portb_address_reg0 ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a34~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a45~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a47~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a4~portb_address_reg0   ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a56~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a59~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a5~portb_address_reg0   ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a62~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a63~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a72~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a73~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a74~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a75~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a76~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a78~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a82~portb_address_reg0  ;
; 49.501 ; 49.734       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a88~portb_address_reg0  ;
; 49.502 ; 49.735       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a104~portb_address_reg0 ;
; 49.502 ; 49.735       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a107~portb_address_reg0 ;
; 49.502 ; 49.735       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a109~portb_address_reg0 ;
; 49.502 ; 49.735       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a10~portb_address_reg0  ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.716 ; 3.703 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.380 ; 8.283 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.208 ; 1.291 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.160 ; 1.243 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.155 ; 1.238 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.146 ; 1.229 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.169 ; 1.252 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.136 ; 1.219 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.159 ; 1.242 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.169 ; 1.252 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.137 ; 1.220 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.153 ; 1.236 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.163 ; 1.246 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.182 ; 1.265 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.183 ; 1.266 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.162 ; 1.245 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.208 ; 1.291 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.190 ; 1.273 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.183 ; 1.266 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.120 ; 1.203 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.132 ; 1.215 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.146 ; 1.229 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.143 ; 1.226 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.133 ; 1.216 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.172 ; 1.255 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.130 ; 1.213 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.128 ; 1.211 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.123 ; 1.206 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.097 ; 1.180 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.127 ; 1.210 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.127 ; 1.210 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.107 ; 1.190 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.109 ; 1.192 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.137 ; 1.220 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.154 ; 1.237 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.179 ; -0.236 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.590 ; -1.673 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.529 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.588 ; -0.671 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.578 ; -0.661 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.602 ; -0.685 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.568 ; -0.651 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.591 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.601 ; -0.684 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.569 ; -0.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.596 ; -0.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.614 ; -0.697 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.618 ; -0.701 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.642 ; -0.725 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.624 ; -0.707 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.616 ; -0.699 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.553 ; -0.636 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.566 ; -0.649 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.579 ; -0.662 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.576 ; -0.659 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.566 ; -0.649 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.607 ; -0.690 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.563 ; -0.646 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.561 ; -0.644 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.556 ; -0.639 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.529 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.559 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.559 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.539 ; -0.622 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.542 ; -0.625 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.569 ; -0.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 28.089 ; 27.922 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 10.266 ; 9.982  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 10.393 ; 10.250 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 11.204 ; 11.034 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 10.241 ; 10.155 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 9.154  ; 9.089  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 10.651 ; 10.373 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 10.266 ; 10.129 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 10.153 ; 9.935  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 10.022 ; 9.812  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 10.323 ; 10.327 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 10.070 ; 9.824  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 11.224 ; 10.953 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 25.600 ; 25.473 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 26.396 ; 26.335 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 25.584 ; 25.465 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 28.089 ; 27.922 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 25.607 ; 25.537 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 25.994 ; 25.956 ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 6.876  ; 6.853  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.299 ; 13.732 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.080  ; 3.053  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.058  ; 3.031  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.999  ; 2.972  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.886  ; 2.882  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.080  ; 3.053  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.009  ; 2.982  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.025  ; 2.998  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.923  ; 2.919  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.949  ; 2.945  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.029  ; 3.002  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.023  ; 2.996  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.959  ; 2.955  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.051  ; 3.024  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.035  ; 3.008  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.896  ; 2.892  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.896  ; 2.892  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.016  ; 2.989  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.077  ; 3.050  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.035  ; 3.008  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.012  ; 2.985  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.173 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.172 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 8.392  ; 8.323  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 9.452  ; 9.242  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 9.484  ; 9.342  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 10.398 ; 10.239 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 8.685  ; 8.635  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 8.392  ; 8.323  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 9.817  ; 9.570  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 8.555  ; 8.429  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 8.959  ; 8.794  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 9.388  ; 9.209  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 9.605  ; 9.628  ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 9.114  ; 8.867  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 8.789  ; 8.594  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 8.899  ; 8.767  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 9.200  ; 9.129  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 8.705  ; 8.639  ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 11.956 ; 11.769 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 9.495  ; 9.461  ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 9.759  ; 9.733  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 6.626  ; 6.603  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.937 ; 11.375 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.460  ; 2.455  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.629  ; 2.601  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.573  ; 2.545  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.460  ; 2.455  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.652  ; 2.624  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.583  ; 2.555  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.598  ; 2.570  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.496  ; 2.491  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.521  ; 2.516  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.602  ; 2.574  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.596  ; 2.568  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.623  ; 2.595  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.608  ; 2.580  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.470  ; 2.465  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.470  ; 2.465  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.590  ; 2.562  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.648  ; 2.620  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.607  ; 2.579  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.586  ; 2.558  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.596 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.596 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.313 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 8.091  ; 0.000         ;
; CLOCK_50                              ; 9.716  ; 0.000         ;
; altera_reserved_tck                   ; 47.117 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                             ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.102 ; 0.000         ;
; altera_reserved_tck                   ; 0.166 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.181 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 16.902 ; 0.000         ;
; CLOCK_50                              ; 17.517 ; 0.000         ;
; altera_reserved_tck                   ; 48.453 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.498 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.501 ; 0.000         ;
; altera_reserved_tck                   ; 0.552 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 4.979  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.779  ; 0.000         ;
; VGA_CLK                               ; 36.000 ; 0.000         ;
; altera_reserved_tck                   ; 49.455 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 8.091 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.310     ;
; 8.107 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.294     ;
; 8.112 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.309     ;
; 8.135 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.286     ;
; 8.140 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.281     ;
; 8.166 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.235     ;
; 8.170 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.231     ;
; 8.182 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.219     ;
; 8.186 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.215     ;
; 8.187 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.234     ;
; 8.191 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.230     ;
; 8.206 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.215     ;
; 8.210 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.211     ;
; 8.214 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.207     ;
; 8.215 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.206     ;
; 8.216 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.205     ;
; 8.219 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.202     ;
; 8.227 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.174     ;
; 8.239 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.162     ;
; 8.243 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.158     ;
; 8.248 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.173     ;
; 8.255 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.146     ;
; 8.260 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.161     ;
; 8.271 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.150     ;
; 8.276 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.145     ;
; 8.281 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.140     ;
; 8.283 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.138     ;
; 8.285 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.136     ;
; 8.288 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.133     ;
; 8.291 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.130     ;
; 8.293 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.108     ;
; 8.295 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.126     ;
; 8.301 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.100     ;
; 8.309 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.092     ;
; 8.314 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.107     ;
; 8.317 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 10.084     ;
; 8.322 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.099     ;
; 8.337 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.084     ;
; 8.342 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.079     ;
; 8.342 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.079     ;
; 8.345 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.076     ;
; 8.350 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.071     ;
; 8.352 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.069     ;
; 8.354 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.067     ;
; 8.364 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.057     ;
; 8.373 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 10.034     ;
; 8.389 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 10.027     ;
; 8.393 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 10.023     ;
; 8.408 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.013     ;
; 8.416 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.005     ;
; 8.418 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 10.003     ;
; 8.424 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.983      ;
; 8.426 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 9.995      ;
; 8.442 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.965      ;
; 8.448 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.959      ;
; 8.452 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.955      ;
; 8.453 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.954      ;
; 8.453 ; burst_control:burst|sdram_master:master|burst_address[18] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.954      ;
; 8.464 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.952      ;
; 8.468 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.948      ;
; 8.468 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.948      ;
; 8.472 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.944      ;
; 8.499 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.908      ;
; 8.503 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.904      ;
; 8.509 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.898      ;
; 8.517 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.890      ;
; 8.521 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.886      ;
; 8.521 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.886      ;
; 8.525 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.891      ;
; 8.528 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.879      ;
; 8.528 ; burst_control:burst|sdram_master:master|burst_address[19] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.879      ;
; 8.529 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.887      ;
; 8.532 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.875      ;
; 8.532 ; burst_control:burst|sdram_master:master|burst_address[20] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.875      ;
; 8.537 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.879      ;
; 8.541 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.875      ;
; 8.560 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.847      ;
; 8.572 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.835      ;
; 8.575 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.832      ;
; 8.578 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.829      ;
; 8.583 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.824      ;
; 8.589 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.818      ;
; 8.589 ; burst_control:burst|sdram_master:master|burst_address[21] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.818      ;
; 8.590 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.817      ;
; 8.591 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.825      ;
; 8.595 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.821      ;
; 8.599 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.817      ;
; 8.601 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.806      ;
; 8.601 ; burst_control:burst|sdram_master:master|burst_address[22] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.806      ;
; 8.603 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.591     ; 9.813      ;
; 8.626 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.781      ;
; 8.634 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.773      ;
; 8.644 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.763      ;
; 8.652 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.755      ;
; 8.655 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.752      ;
; 8.655 ; burst_control:burst|sdram_master:master|burst_address[24] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.752      ;
; 8.663 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.744      ;
; 8.663 ; burst_control:burst|sdram_master:master|burst_address[23] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 9.744      ;
; 8.992 ; burst_control:burst|sdram_master:master|burst_address[17] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 9.409      ;
; 9.008 ; burst_control:burst|sdram_master:master|burst_address[17] ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.606     ; 9.393      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                            ;
+--------+-----------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.716  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.439     ;
; 9.791  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.364     ;
; 9.792  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.373     ;
; 9.795  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.370     ;
; 9.795  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.360     ;
; 9.801  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.354     ;
; 9.803  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.352     ;
; 9.811  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.344     ;
; 9.813  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.342     ;
; 9.813  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.342     ;
; 9.814  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.316     ;
; 9.839  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.291     ;
; 9.841  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.289     ;
; 9.852  ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.303     ;
; 9.864  ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.291     ;
; 9.867  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.298     ;
; 9.870  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.295     ;
; 9.871  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.294     ;
; 9.874  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.291     ;
; 9.876  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.279     ;
; 9.878  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.277     ;
; 9.880  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.275     ;
; 9.882  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.273     ;
; 9.886  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.269     ;
; 9.888  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.267     ;
; 9.888  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.267     ;
; 9.889  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.241     ;
; 9.890  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.265     ;
; 9.892  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.263     ;
; 9.892  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.263     ;
; 9.893  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.237     ;
; 9.903  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.227     ;
; 9.914  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.216     ;
; 9.916  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.214     ;
; 9.916  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.214     ;
; 9.918  ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.237     ;
; 9.918  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.212     ;
; 9.920  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.210     ;
; 9.921  ; burst_control:burst|sdram_master:master|burst_address[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.209     ;
; 9.926  ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.229     ;
; 9.928  ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.237     ;
; 9.931  ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.234     ;
; 9.937  ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.218     ;
; 9.939  ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.216     ;
; 9.940  ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.225     ;
; 9.943  ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.222     ;
; 9.947  ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.208     ;
; 9.949  ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.206     ;
; 9.949  ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.206     ;
; 9.949  ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.206     ;
; 9.950  ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.180     ;
; 9.951  ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.204     ;
; 9.959  ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.196     ;
; 9.961  ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.194     ;
; 9.961  ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.194     ;
; 9.962  ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.168     ;
; 9.975  ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.155     ;
; 9.977  ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.153     ;
; 9.978  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.152     ;
; 9.982  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.148     ;
; 9.987  ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.143     ;
; 9.989  ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.141     ;
; 9.991  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.139     ;
; 9.994  ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.171     ;
; 9.995  ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.135     ;
; 9.996  ; burst_control:burst|sdram_master:master|burst_address[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.134     ;
; 9.997  ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.168     ;
; 10.000 ; burst_control:burst|sdram_master:master|burst_address[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.130     ;
; 10.002 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.163     ;
; 10.003 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.152     ;
; 10.005 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.150     ;
; 10.005 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.160     ;
; 10.011 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.144     ;
; 10.013 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.142     ;
; 10.013 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.142     ;
; 10.015 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.140     ;
; 10.015 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.140     ;
; 10.016 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.114     ;
; 10.021 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.134     ;
; 10.023 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.132     ;
; 10.023 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 10.132     ;
; 10.024 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.106     ;
; 10.039 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.091     ;
; 10.041 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.089     ;
; 10.043 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.087     ;
; 10.049 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.081     ;
; 10.051 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.079     ;
; 10.051 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.079     ;
; 10.052 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.078     ;
; 10.057 ; burst_control:burst|sdram_master:master|burst_address[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.073     ;
; 10.064 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.066     ;
; 10.069 ; burst_control:burst|sdram_master:master|burst_address[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.061     ;
; 10.105 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.025     ;
; 10.113 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.017     ;
; 10.118 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.012     ;
; 10.123 ; burst_control:burst|sdram_master:master|burst_address[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.007     ;
; 10.126 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 10.004     ;
; 10.131 ; burst_control:burst|sdram_master:master|burst_address[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 9.999      ;
; 10.617 ; burst_control:burst|sdram_master:master|burst_address[17] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 9.538      ;
; 10.693 ; burst_control:burst|sdram_master:master|burst_address[17] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 9.472      ;
+--------+-----------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 3.160      ;
; 47.128 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.148      ;
; 47.150 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.111      ;
; 47.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.106      ;
; 47.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.061      ;
; 47.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.923      ;
; 47.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.850      ;
; 47.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.656      ;
; 47.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.627      ;
; 47.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.596      ;
; 47.793 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.469      ;
; 47.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.414      ;
; 47.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.403      ;
; 47.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.401      ;
; 47.927 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.335      ;
; 47.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.311      ;
; 47.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.305      ;
; 48.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.190      ;
; 48.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.075      ;
; 48.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.023      ;
; 48.314 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.947      ;
; 48.648 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.598      ;
; 48.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.586      ;
; 48.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.550      ;
; 48.727 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.534      ;
; 48.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.466      ;
; 48.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.315      ;
; 48.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.313      ;
; 49.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.235      ;
; 49.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.199      ;
; 49.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.137      ;
; 49.173 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.107      ;
; 49.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.055      ;
; 49.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 0.857      ;
; 49.733 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.545      ;
; 93.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a184~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.070      ; 6.377      ;
; 93.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a167~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 6.377      ;
; 93.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a133~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 6.361      ;
; 93.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a90~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.056      ; 6.185      ;
; 93.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a190~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.063      ; 6.177      ;
; 93.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a159~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.066      ; 6.176      ;
; 94.106 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a144~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.048      ; 5.971      ;
; 94.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a127~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.052      ; 5.972      ;
; 94.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a153~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.043      ; 5.897      ;
; 94.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a69~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.047      ; 5.850      ;
; 94.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a204~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.052      ; 5.826      ;
; 94.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a78~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.056      ; 5.814      ;
; 94.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a151~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.032      ; 5.622      ;
; 94.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a39~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.062      ; 5.643      ;
; 94.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a207~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.066      ; 5.617      ;
; 94.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a62~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 5.552      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a200~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.075      ; 5.551      ;
; 94.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a68~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.078      ; 5.544      ;
; 94.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a123~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 5.434      ;
; 94.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a206~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.063      ; 5.431      ;
; 94.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a40~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.046      ; 5.400      ;
; 94.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a24~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.038      ; 5.374      ;
; 94.696 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a205~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.041      ; 5.374      ;
; 94.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a47~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.058      ; 5.390      ;
; 94.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a209~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.049      ; 5.381      ;
; 94.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a42~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 5.380      ;
; 94.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a55~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 5.380      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a44~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.064      ; 5.369      ;
; 94.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a56~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 5.380      ;
; 94.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a34~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 5.377      ;
; 94.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a63~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 5.366      ;
; 94.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a58~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 5.356      ;
; 94.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a49~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 5.355      ;
; 94.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a64~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 5.287      ;
; 94.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 5.286      ;
; 94.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a32~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 5.279      ;
; 94.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a25~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.029      ; 5.196      ;
; 94.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a20~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.023      ; 5.170      ;
; 94.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a31~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.011      ; 5.155      ;
; 94.894 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a64~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 5.209      ;
; 94.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a152~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.032      ; 5.146      ;
; 94.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a50~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 5.184      ;
; 94.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a72~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 5.169      ;
; 94.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a61~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 5.173      ;
; 94.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a38~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 5.177      ;
; 94.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a178~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 5.158      ;
; 94.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a73~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 5.157      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a70~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 5.171      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a53~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 5.161      ;
; 94.964 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a193~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.060      ; 5.125      ;
; 94.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a133~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 5.121      ;
; 94.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a41~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 5.146      ;
; 94.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a52~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 5.138      ;
; 94.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 5.114      ;
; 94.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a51~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 5.132      ;
; 94.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a167~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 5.110      ;
; 94.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a32~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 5.108      ;
; 94.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a68~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.078      ; 5.113      ;
; 95.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a52~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 5.126      ;
; 95.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a41~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 5.125      ;
; 95.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a106~portb_address_reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 5.087      ;
; 95.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a58~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 5.093      ;
; 95.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a38~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 5.111      ;
; 95.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a57~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 5.077      ;
; 95.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a36~portb_address_reg0                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.071      ; 5.074      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a75~porta_address_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.437      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.464      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.483      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.465      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.476      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a47~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.465      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a207~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.470      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.470      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a73~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.473      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.477      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.473      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a150~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.473      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.473      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][189]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a189~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.464      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a178~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.475      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.473      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a143~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.476      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a115~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.476      ;
; 0.136 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.476      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a138~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.478      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][214]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a214~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.477      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][171]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a171~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.470      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a131~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a118~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.468      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.476      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a70~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.478      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a137~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.476      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a193~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.469      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a203~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.476      ;
; 0.141 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                                         ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.475      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a53~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][136]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a136~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.484      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a157~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.474      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a84~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a65~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.479      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a163~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.476      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a94~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                                         ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.480      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a110~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.481      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.489      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][202]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a202~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.495      ;
; 0.148 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.487      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a197~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.482      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a79~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.496      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a148~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.479      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a128~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a212~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.491      ;
; 0.151 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.490      ;
; 0.151 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.491      ;
; 0.152 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.491      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][205]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a205~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[18]                                                                                                                                                                                                                                                         ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.154 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                                         ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.488      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a125~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.484      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.478      ;
; 0.157 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.496      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a71~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.490      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.490      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][188]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a188~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.501      ;
; 0.162 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                                                                                                                                            ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.486      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a61~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.490      ;
; 0.166 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                                                                                                                                            ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.493      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a69~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.491      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][213]                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a213~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.497      ;
; 0.177 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                                                                                                                                                            ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.504      ;
; 0.177 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                                                                                                                                                            ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.507      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|holdff                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|regoutff                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                                                                                                                                                            ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.506      ;
; 0.180 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                   ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                                                                                                                                                                    ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                                                                                                                                                                            ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|holdff                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|regoutff                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; burst_control:burst|sdram_master:master|state.BURST_WAIT                                                                                                                                                                                                                                                                                                                                                                                               ; burst_control:burst|sdram_master:master|state.BURST_WAIT                                                                                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                                                                                                                                                                     ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                                                                                                                                                                               ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                                          ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                   ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a135~portb_address_reg0                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.453      ;
; 0.180 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.315      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a135~portb_address_reg0                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.467      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a135~portb_address_reg0                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.468      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.319      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.194 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.199 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.206 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
; 0.218 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.343      ;
; 0.219 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.344      ;
; 0.220 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.345      ;
; 0.220 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.345      ;
; 0.222 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.347      ;
; 0.248 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[42]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[6]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.261 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.263 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[40]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.265 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.391      ;
; 0.269 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.394      ;
; 0.283 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.409      ;
; 0.289 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.292 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.295 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.422      ;
; 0.297 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.422      ;
; 0.298 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
; 0.301 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.306 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.432      ;
; 0.309 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.434      ;
; 0.312 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[41]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[5]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.437      ;
; 0.315 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.440      ;
; 0.315 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.440      ;
; 0.316 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.442      ;
; 0.317 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.442      ;
; 0.320 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.445      ;
; 0.322 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.447      ;
; 0.325 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.450      ;
; 0.329 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.454      ;
; 0.341 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.467      ;
; 0.344 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.469      ;
; 0.347 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.472      ;
; 0.348 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.473      ;
; 0.350 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.476      ;
; 0.355 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.480      ;
; 0.363 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.489      ;
; 0.367 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[15]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.492      ;
; 0.369 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.494      ;
; 0.374 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.499      ;
; 0.376 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[5]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.501      ;
; 0.378 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.503      ;
; 0.393 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.518      ;
; 0.394 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.519      ;
; 0.395 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.520      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.528      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.529      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.529      ;
; 0.407 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.532      ;
; 0.408 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[9]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.541      ;
; 0.409 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.534      ;
; 0.409 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.534      ;
; 0.410 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.535      ;
; 0.410 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.535      ;
; 0.410 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.535      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 16.902 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 2.927      ;
; 16.902 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 2.927      ;
; 16.924 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 2.910      ;
; 16.924 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 2.910      ;
; 16.925 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 2.901      ;
; 17.009 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 2.836      ;
; 17.009 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 2.836      ;
; 17.009 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 2.836      ;
; 17.012 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 2.886      ;
; 17.014 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 2.828      ;
; 17.017 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 2.883      ;
; 17.019 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.825      ;
; 17.019 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.825      ;
; 17.019 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.825      ;
; 17.106 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 2.732      ;
; 17.106 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 2.732      ;
; 17.108 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.735      ;
; 17.108 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.735      ;
; 17.114 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 2.718      ;
; 17.115 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.758      ;
; 17.118 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 2.728      ;
; 17.118 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 2.728      ;
; 17.120 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.725      ;
; 17.120 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.725      ;
; 17.128 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 2.695      ;
; 17.137 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 2.732      ;
; 17.137 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 2.732      ;
; 17.138 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 2.741      ;
; 17.139 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 2.725      ;
; 17.139 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 2.725      ;
; 17.140 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.169     ; 2.649      ;
; 17.141 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 2.676      ;
; 17.141 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 2.676      ;
; 17.141 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 2.676      ;
; 17.141 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 2.676      ;
; 17.147 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 2.666      ;
; 17.223 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 2.615      ;
; 17.243 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 2.636      ;
; 17.251 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 2.601      ;
; 17.312 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 2.523      ;
; 17.313 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.620      ;
; 17.313 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.620      ;
; 17.313 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.620      ;
; 17.313 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.620      ;
; 17.313 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.620      ;
; 17.313 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.620      ;
; 17.313 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.620      ;
; 17.313 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.620      ;
; 17.313 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.620      ;
; 17.313 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.620      ;
; 17.331 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 2.604      ;
; 17.331 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 2.604      ;
; 17.331 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 2.604      ;
; 17.331 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 2.604      ;
; 17.333 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 2.525      ;
; 17.335 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 2.467      ;
; 17.345 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 2.457      ;
; 17.434 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 2.404      ;
; 17.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 2.299      ;
; 17.523 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 2.376      ;
; 17.619 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 2.217      ;
; 17.619 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 2.217      ;
; 17.808 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 2.095      ;
; 17.915 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 1.930      ;
; 18.702 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.267      ;
; 18.702 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.267      ;
; 18.702 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.267      ;
; 18.702 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.267      ;
; 18.702 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.267      ;
; 18.702 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.267      ;
; 18.702 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.267      ;
; 18.702 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.267      ;
; 18.702 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.267      ;
; 18.702 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.267      ;
; 18.706 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.263      ;
; 18.706 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.263      ;
; 18.706 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.263      ;
; 18.706 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.263      ;
; 18.706 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.263      ;
; 18.706 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.263      ;
; 18.706 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.263      ;
; 18.706 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 1.263      ;
; 18.825 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 1.143      ;
; 18.831 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 1.137      ;
; 18.831 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 1.137      ;
; 18.831 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 1.137      ;
; 18.831 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 1.137      ;
; 18.831 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 1.137      ;
; 18.831 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 1.137      ;
; 18.831 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 1.137      ;
; 18.831 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 1.137      ;
; 18.831 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 1.137      ;
; 18.831 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 1.137      ;
; 18.875 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 1.082      ;
; 18.875 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 1.082      ;
; 18.875 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 1.082      ;
; 18.875 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 1.082      ;
; 19.025 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 0.940      ;
; 19.025 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 0.940      ;
; 19.025 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 0.940      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.517 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.559      ;
; 17.517 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.559      ;
; 17.517 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.559      ;
; 17.517 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.559      ;
; 17.517 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.559      ;
; 17.517 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.559      ;
; 17.517 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.559      ;
; 17.517 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.559      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[6]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.365      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.365      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.359      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.359      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|read_latency_shift_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.359      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|wait_latency_counter[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.359      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|wait_latency_counter[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.359      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.356      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.361      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.361      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.366      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.359      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|prev_reset                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.361      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.366      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.366      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.366      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.360      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_num:sprite_num|data_out[1]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.360      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_num:sprite_num|data_out[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.360      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.360      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|read_latency_shift_reg[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.360      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|wait_latency_counter[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.360      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|wait_latency_counter[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.360      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|av_readdata_pre[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.360      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|av_readdata_pre[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.360      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.365      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.366      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.365      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.365      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.366      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.366      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.366      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.366      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.365      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[6]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.365      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.366      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.361      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.361      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.365      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.365      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ipending_reg[5]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.361      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.361      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.361      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.361      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.356      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.356      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.361      ;
; 17.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[6]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.366      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[9]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.367      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[10]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.367      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.354      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.354      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.354      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.354      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.354      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.354      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.354      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.366      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[18]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.366      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.369      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.369      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.369      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.366      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.366      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.366      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.366      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.366      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.361      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.361      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.366      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.369      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.369      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[18]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.366      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[12]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.367      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.354      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.354      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.354      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.354      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.367      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.367      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.357      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.357      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[7]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.366      ;
; 17.592 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[3]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.366      ;
; 17.593 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[14]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.368      ;
; 17.593 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.370      ;
; 17.593 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.370      ;
; 17.593 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[5]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.361      ;
; 17.593 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[24]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.361      ;
; 17.593 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[19]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.361      ;
; 17.593 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.362      ;
; 17.593 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.361      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.808      ;
; 48.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.808      ;
; 48.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.391      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.795      ;
; 97.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.797      ;
; 97.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.797      ;
; 97.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.797      ;
; 97.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.797      ;
; 97.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.797      ;
; 97.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.789      ;
; 97.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.797      ;
; 97.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.797      ;
; 97.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.797      ;
; 97.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.797      ;
; 97.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.797      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[536] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[533] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[532] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[531] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[529] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[528] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.778      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[506] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.775      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.775      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.775      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.775      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.774      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.774      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[491] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.774      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[490] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.774      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.774      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.775      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[457] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.775      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.775      ;
; 97.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.775      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.765      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.754      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[499] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[497] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[487] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
; 97.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.774      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.498 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[6]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.623      ;
; 0.498 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.623      ;
; 0.498 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.623      ;
; 0.692 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.822      ;
; 0.724 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.845      ;
; 0.724 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.845      ;
; 0.724 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.845      ;
; 0.724 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.845      ;
; 0.724 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.845      ;
; 0.724 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.845      ;
; 0.724 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.845      ;
; 0.724 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.845      ;
; 0.724 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.845      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[4]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[8]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[5]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[6]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.847      ;
; 0.893 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.999      ;
; 0.893 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.999      ;
; 0.893 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.999      ;
; 0.893 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.999      ;
; 0.893 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.999      ;
; 0.893 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.999      ;
; 0.893 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.999      ;
; 0.893 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.999      ;
; 0.893 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.999      ;
; 0.893 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.999      ;
; 0.893 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.999      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[4]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[7]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[9]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[5]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[9]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[8]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_brp|dffe15a[7]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 0.919 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.048      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.041 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.162      ;
; 1.045 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.161      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_valid_from_R                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 2.117      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_valid                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 2.117      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[16]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.125      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[17]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.121      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[18]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.125      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[19]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.121      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[15]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.125      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[12]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.121      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[13]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.125      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 2.118      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[4]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 2.118      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[6]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 2.118      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[7]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 2.118      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[31]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 2.118      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 2.118      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[5]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 2.118      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.125      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_wr_dst_reg                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 2.117      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.125      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.125      ;
; 2.010 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 2.117      ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.501 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.679 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.804      ;
; 0.679 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.804      ;
; 0.679 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.804      ;
; 0.679 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.804      ;
; 0.679 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.804      ;
; 0.683 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.808      ;
; 0.683 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.808      ;
; 0.683 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.808      ;
; 0.683 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.808      ;
; 0.817 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 0.933      ;
; 0.817 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 0.933      ;
; 0.817 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 0.933      ;
; 0.817 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 0.933      ;
; 0.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.966      ;
; 0.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.966      ;
; 0.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.966      ;
; 0.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.966      ;
; 0.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.966      ;
; 0.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.966      ;
; 0.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.966      ;
; 0.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.966      ;
; 0.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.966      ;
; 0.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.966      ;
; 0.843 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.970      ;
; 0.950 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.078      ;
; 0.950 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.078      ;
; 0.950 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.078      ;
; 0.950 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.078      ;
; 0.950 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.078      ;
; 0.950 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.078      ;
; 0.950 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.078      ;
; 0.950 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.078      ;
; 0.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.081      ;
; 0.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.081      ;
; 0.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.081      ;
; 0.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.081      ;
; 0.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.081      ;
; 0.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.081      ;
; 0.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.081      ;
; 0.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.081      ;
; 0.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.081      ;
; 0.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.081      ;
; 1.673 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.045     ; 1.658      ;
; 1.726 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.797      ;
; 1.888 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.024     ; 1.894      ;
; 1.888 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.024     ; 1.894      ;
; 1.903 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.001      ;
; 2.027 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.083     ; 1.974      ;
; 2.047 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.021     ; 2.056      ;
; 2.053 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.176      ;
; 2.053 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.176      ;
; 2.053 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.176      ;
; 2.053 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.176      ;
; 2.058 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.179      ;
; 2.058 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.179      ;
; 2.058 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.179      ;
; 2.058 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.179      ;
; 2.058 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.179      ;
; 2.058 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.179      ;
; 2.058 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.179      ;
; 2.058 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.179      ;
; 2.058 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.179      ;
; 2.058 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.179      ;
; 2.084 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.002     ; 2.140      ;
; 2.112 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.058     ; 2.084      ;
; 2.125 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.058     ; 2.097      ;
; 2.127 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 2.204      ;
; 2.138 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.009     ; 2.187      ;
; 2.163 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.024     ; 2.197      ;
; 2.187 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.056     ; 2.161      ;
; 2.246 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 2.323      ;
; 2.250 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.003      ; 2.311      ;
; 2.250 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.003      ; 2.311      ;
; 2.250 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 2.316      ;
; 2.250 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 2.316      ;
; 2.264 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 2.335      ;
; 2.270 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.017     ; 2.311      ;
; 2.270 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.017     ; 2.311      ;
; 2.277 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.024     ; 2.311      ;
; 2.277 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.024     ; 2.311      ;
; 2.277 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.048     ; 2.259      ;
; 2.281 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.043     ; 2.268      ;
; 2.281 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.043     ; 2.268      ;
; 2.281 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.043     ; 2.268      ;
; 2.281 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.043     ; 2.268      ;
; 2.288 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.037     ; 2.281      ;
; 2.293 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.073     ; 2.250      ;
; 2.331 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.430      ;
; 2.335 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.432      ;
; 2.346 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.044     ; 2.332      ;
; 2.346 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.044     ; 2.332      ;
; 2.352 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.058     ; 2.324      ;
; 2.357 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.047     ; 2.340      ;
; 2.357 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.047     ; 2.340      ;
; 2.372 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.015     ; 2.387      ;
; 2.372 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.015     ; 2.387      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.678      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.813      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.813      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.813      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.850      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.850      ;
; 0.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.069      ;
; 0.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.069      ;
; 0.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.069      ;
; 0.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.069      ;
; 0.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.069      ;
; 0.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.069      ;
; 0.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.073      ;
; 0.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.073      ;
; 0.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.073      ;
; 0.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.073      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.091      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.091      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.091      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.091      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.091      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.091      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.091      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.091      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.091      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.091      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.101      ;
; 1.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.197      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.231      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.231      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.231      ;
; 1.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.231      ;
; 1.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.408      ;
; 1.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.410      ;
; 1.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.410      ;
; 1.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.410      ;
; 1.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.410      ;
; 1.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.410      ;
; 1.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.417      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.538      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.546      ;
; 1.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.573      ;
; 1.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.573      ;
; 1.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.573      ;
; 2.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 2.475      ;
; 2.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[520] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 2.475      ;
; 2.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 2.475      ;
; 2.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.476      ;
; 2.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.476      ;
; 2.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[404] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.476      ;
; 2.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[403] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.476      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.979 ; 5.195        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_controller:vgasync_instance|clkdiv                                                                                                                                                                                                                                                                                                                                                             ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.158 ; 5.388        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                   ;
; 5.158 ; 5.388        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                   ;
; 5.158 ; 5.388        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                   ;
; 5.158 ; 5.388        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                   ;
; 5.158 ; 5.388        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                   ;
; 5.158 ; 5.388        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                   ;
; 5.158 ; 5.388        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                   ;
; 5.158 ; 5.388        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                   ;
; 5.158 ; 5.388        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                      ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][171]                                                                                                                                                                                                                                                           ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][171]                                                                                                                                                                                                                                                           ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                                                                                                                                                                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                                                                                                                                                                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause                                                                                                                                                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                                                                                                                                                     ;
; 5.159 ; 5.389        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                           ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                           ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                             ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                                             ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_valid                                                                                                                                                                                                                                                                                             ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[16]                                                                                                                                                                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[18]                                                                                                                                                                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                              ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|address[0]                                                                                                                                                                                                        ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|jdo[0]  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|jdo[16] ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|jdo[1]  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|jdo[2]  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|jdo[36] ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|jdo[3]  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|jdo[4]  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk|jdo[7]  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                              ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[0]                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[12]                                                                                                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[13]                                                                                                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[15]                                                                                                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[16]                                                                                                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[1]                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[2]                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[3]                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[4]                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[6]                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[8]                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                          ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                                                                          ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                                                                          ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_ready                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                                                                          ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[0]                                                                                                                ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                        ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[12]                                                                                       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[13]                                                                                       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[16]                                                                                       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[17]                                                                                       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[1]                                                                                        ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[2]                                                                                        ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                        ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[6]                                                                                        ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[42]             ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[18]                                                                                       ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[7]                                                                                        ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[8]                                                                                        ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[9]                                                                                        ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_cs_n                                                                                           ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                                 ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                            ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                      ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                                      ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                                     ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[10]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[14]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[15]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[5]                                                                                        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                 ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                                     ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[36]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[37]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[38]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[40]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[41]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47]             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a156~portb_address_reg0 ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a188~portb_address_reg0 ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a196~portb_address_reg0 ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a30~portb_address_reg0  ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a34~portb_address_reg0  ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a50~portb_address_reg0  ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a51~portb_address_reg0  ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a57~portb_address_reg0  ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a97~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a100~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a101~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a102~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a106~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a119~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a120~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a122~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a125~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a128~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a132~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a133~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a137~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a144~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a157~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a160~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a164~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a168~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a170~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a174~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a176~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a17~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a183~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a184~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a189~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a190~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a193~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a194~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a195~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a197~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a199~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a19~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a1~portb_address_reg0   ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a201~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a205~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a209~portb_address_reg0 ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a29~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a2~portb_address_reg0   ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a32~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a33~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a36~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a3~portb_address_reg0   ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a41~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a43~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a48~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a49~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a53~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a55~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a56~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a60~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a61~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a63~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a64~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a65~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a67~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a70~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a76~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a77~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a83~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a84~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a88~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a89~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a90~portb_address_reg0  ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a94~portb_address_reg0  ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a107~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a112~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a113~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a114~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a116~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a117~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a126~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a127~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a135~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a141~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a149~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a159~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a162~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a165~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a166~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a167~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a16~portb_address_reg0  ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a172~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a178~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a187~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a18~portb_address_reg0  ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a198~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a200~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a202~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a207~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a213~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a214~portb_address_reg0 ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c424:auto_generated|ram_block1a21~portb_address_reg0  ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.634 ; 1.741 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 3.501 ; 3.842 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.693 ; 1.072 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.689 ; 1.068 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.679 ; 1.058 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.669 ; 1.048 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.691 ; 1.070 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.701 ; 1.080 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.671 ; 1.050 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.688 ; 1.067 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.698 ; 1.077 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.716 ; 1.095 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.716 ; 1.095 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.696 ; 1.075 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.723 ; 1.102 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.718 ; 1.097 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.654 ; 1.033 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.665 ; 1.044 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.675 ; 1.054 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.677 ; 1.056 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.667 ; 1.046 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.664 ; 1.043 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.658 ; 1.037 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.658 ; 1.037 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.630 ; 1.009 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.641 ; 1.020 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.643 ; 1.022 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.671 ; 1.050 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.687 ; 1.066 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.159  ; 0.016  ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.300 ; -0.495 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.311 ; -0.690 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.374 ; -0.753 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.370 ; -0.749 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.360 ; -0.739 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.383 ; -0.762 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.372 ; -0.751 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.382 ; -0.761 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.351 ; -0.730 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.369 ; -0.748 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.379 ; -0.758 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.396 ; -0.775 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.399 ; -0.778 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.376 ; -0.755 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.424 ; -0.803 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.404 ; -0.783 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.399 ; -0.778 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.335 ; -0.714 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.347 ; -0.726 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.356 ; -0.735 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.358 ; -0.737 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.348 ; -0.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.384 ; -0.763 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.345 ; -0.724 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.311 ; -0.690 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.341 ; -0.720 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.341 ; -0.720 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.321 ; -0.700 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.323 ; -0.702 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.351 ; -0.730 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.367 ; -0.746 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 15.723 ; 15.999 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 5.805  ; 6.130  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 5.864  ; 6.232  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 6.352  ; 6.729  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 5.923  ; 6.109  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 5.271  ; 5.480  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 6.009  ; 6.321  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 5.969  ; 6.039  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 5.786  ; 6.018  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 5.728  ; 5.931  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 6.185  ; 6.459  ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 5.665  ; 5.976  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 6.434  ; 6.658  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 14.118 ; 14.243 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 14.576 ; 14.799 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 14.118 ; 14.261 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 15.723 ; 15.999 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 14.126 ; 14.287 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 14.291 ; 14.500 ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 4.077  ; 4.133  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.607  ; 7.989  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.819  ; 1.838  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.792  ; 1.811  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.734  ; 1.753  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.673  ; 1.672  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.819  ; 1.838  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.744  ; 1.763  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.759  ; 1.778  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.710  ; 1.709  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.736  ; 1.735  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.764  ; 1.783  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.759  ; 1.778  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.746  ; 1.745  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.784  ; 1.803  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.769  ; 1.788  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.683  ; 1.682  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.683  ; 1.682  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.752  ; 1.771  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.811  ; 1.830  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.770  ; 1.789  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.747  ; 1.766  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.581 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.576 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 4.801  ; 5.043  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 5.354  ; 5.648  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 5.381  ; 5.585  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 5.909  ; 6.180  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 4.958  ; 5.221  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 4.801  ; 5.043  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 5.623  ; 5.750  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 4.911  ; 5.137  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 5.151  ; 5.292  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 5.303  ; 5.494  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 5.833  ; 5.971  ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 5.166  ; 5.322  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 5.007  ; 5.233  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 5.041  ; 5.226  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 5.252  ; 5.487  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 4.983  ; 5.120  ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 6.971  ; 7.257  ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 5.401  ; 5.543  ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 5.552  ; 5.727  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 3.942  ; 3.995  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.377  ; 6.763  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.537  ; 1.557  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482  ; 1.502  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565  ; 1.585  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492  ; 1.512  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457  ; 1.457  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482  ; 1.482  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.505  ; 1.525  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.491  ; 1.491  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.530  ; 1.550  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499  ; 1.519  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.556  ; 1.576  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495  ; 1.515  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.820 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.815 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.913 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+----------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                  ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; -4.091  ; 0.102 ; 14.258   ; 0.498   ; 4.749               ;
;  CLOCK_50                              ; -1.014  ; 0.102 ; 15.342   ; 0.498   ; 4.749               ;
;  VGA_CLK                               ; N/A     ; N/A   ; N/A      ; N/A     ; 35.790              ;
;  altera_reserved_tck                   ; 43.777  ; 0.166 ; 46.584   ; 0.552   ; 49.455              ;
;  nios_system|sdram_pll|sd1|pll7|clk[0] ; -4.091  ; 0.181 ; 14.258   ; 0.501   ; 9.689               ;
; Design-wide TNS                        ; -62.996 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; -11.904 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  VGA_CLK                               ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                   ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  nios_system|sdram_pll|sd1|pll7|clk[0] ; -51.092 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.824 ; 3.705 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.573 ; 8.532 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.332 ; 1.436 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.347 ; 1.451 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.311 ; 1.415 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.335 ; 1.439 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.345 ; 1.449 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.315 ; 1.419 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.339 ; 1.443 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.358 ; 1.462 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.358 ; 1.462 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.338 ; 1.442 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.366 ; 1.470 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.359 ; 1.463 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.297 ; 1.401 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.308 ; 1.412 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.324 ; 1.428 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.320 ; 1.424 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.310 ; 1.414 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.350 ; 1.454 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.307 ; 1.411 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.299 ; 1.403 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.274 ; 1.378 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.285 ; 1.389 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.286 ; 1.390 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.315 ; 1.419 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.159  ; 0.016  ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.300 ; -0.495 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.311 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.374 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.370 ; -0.671 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.360 ; -0.661 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.383 ; -0.685 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.350 ; -0.651 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.372 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.382 ; -0.684 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.351 ; -0.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.369 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.379 ; -0.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.396 ; -0.697 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.399 ; -0.701 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.376 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.424 ; -0.725 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.404 ; -0.707 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.399 ; -0.699 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.335 ; -0.636 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.347 ; -0.649 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.356 ; -0.662 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.358 ; -0.659 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.348 ; -0.649 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.384 ; -0.690 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.345 ; -0.646 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.339 ; -0.644 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.339 ; -0.639 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.311 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.341 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.341 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.321 ; -0.622 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.323 ; -0.625 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.351 ; -0.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.367 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 31.086 ; 31.062 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 11.243 ; 11.097 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 11.383 ; 11.411 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 12.223 ; 12.298 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 11.289 ; 11.241 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 10.035 ; 10.135 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 11.659 ; 11.550 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 11.324 ; 11.203 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 11.106 ; 11.073 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 11.001 ; 10.938 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 11.380 ; 11.589 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 11.018 ; 10.920 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 12.255 ; 12.158 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 28.332 ; 28.277 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 29.195 ; 29.223 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 28.317 ; 28.248 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 31.086 ; 31.062 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 28.338 ; 28.329 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 28.730 ; 28.797 ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.609  ; 7.590  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.338 ; 14.940 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.360  ; 3.333  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.337  ; 3.310  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.282  ; 3.255  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.182  ; 3.152  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.360  ; 3.333  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.292  ; 3.265  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.307  ; 3.280  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.218  ; 3.188  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.243  ; 3.213  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.310  ; 3.283  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.305  ; 3.278  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.255  ; 3.225  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.332  ; 3.305  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.317  ; 3.290  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.192  ; 3.162  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.192  ; 3.162  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.298  ; 3.271  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.356  ; 3.329  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.315  ; 3.288  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.294  ; 3.267  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.173 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.172 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 4.801  ; 5.043  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 5.354  ; 5.648  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 5.381  ; 5.585  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 5.909  ; 6.180  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 4.958  ; 5.221  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 4.801  ; 5.043  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 5.623  ; 5.750  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 4.911  ; 5.137  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 5.151  ; 5.292  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 5.303  ; 5.494  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 5.833  ; 5.971  ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 5.166  ; 5.322  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 5.007  ; 5.233  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 5.041  ; 5.226  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 5.252  ; 5.487  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 4.983  ; 5.120  ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 6.971  ; 7.257  ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 5.401  ; 5.543  ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 5.552  ; 5.727  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 3.942  ; 3.995  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.377  ; 6.763  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.537  ; 1.557  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482  ; 1.502  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565  ; 1.585  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492  ; 1.512  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457  ; 1.457  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482  ; 1.482  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.505  ; 1.525  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.491  ; 1.491  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.530  ; 1.550  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499  ; 1.519  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.556  ; 1.576  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495  ; 1.515  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.820 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.815 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 15785        ; 0          ; 71       ; 2        ;
; CLOCK_50                              ; altera_reserved_tck                   ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; CLOCK_50                              ; 231          ; 0          ; 0        ; 0        ;
; CLOCK_50                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 4173         ; 0          ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 15785        ; 0          ; 71       ; 2        ;
; CLOCK_50                              ; altera_reserved_tck                   ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; CLOCK_50                              ; 231          ; 0          ; 0        ; 0        ;
; CLOCK_50                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 4173         ; 0          ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                          ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 1039       ; 0        ; 3        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 656        ; 0        ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 110        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 1039       ; 0        ; 3        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 656        ; 0        ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 110        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 35    ; 35   ;
; Unconstrained Input Port Paths  ; 271   ; 271  ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 197   ; 197  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Dec 05 21:57:26 2015
Info: Command: quartus_sta Final_Project -c Final_Project
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_62l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.sdc'
Info (332104): Reading SDC File: 'Final_Project.sdc'
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[8] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.091             -51.092 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    -1.014             -11.904 CLOCK_50 
    Info (332119):    43.777               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 CLOCK_50 
    Info (332119):     0.391               0.000 altera_reserved_tck 
    Info (332119):     0.403               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 14.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.258               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    15.342               0.000 CLOCK_50 
    Info (332119):    46.584               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.049               0.000 CLOCK_50 
    Info (332119):     1.056               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     1.155               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 CLOCK_50 
    Info (332119):     9.697               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    35.790               0.000 VGA_CLK 
    Info (332119):    49.568               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.736 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[8] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.654             -17.602 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     1.040               0.000 CLOCK_50 
    Info (332119):    44.389               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.292               0.000 CLOCK_50 
    Info (332119):     0.353               0.000 altera_reserved_tck 
    Info (332119):     0.353               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 14.812
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.812               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    15.834               0.000 CLOCK_50 
    Info (332119):    46.916               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.958
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.958               0.000 CLOCK_50 
    Info (332119):     0.960               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     1.059               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.798
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.798               0.000 CLOCK_50 
    Info (332119):     9.689               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    35.790               0.000 VGA_CLK 
    Info (332119):    49.497               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.313 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[8] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 8.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.091               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     9.716               0.000 CLOCK_50 
    Info (332119):    47.117               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.102               0.000 CLOCK_50 
    Info (332119):     0.166               0.000 altera_reserved_tck 
    Info (332119):     0.181               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 16.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.902               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    17.517               0.000 CLOCK_50 
    Info (332119):    48.453               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.498
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.498               0.000 CLOCK_50 
    Info (332119):     0.501               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.552               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.979
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.979               0.000 CLOCK_50 
    Info (332119):     9.779               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    36.000               0.000 VGA_CLK 
    Info (332119):    49.455               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.913 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 933 megabytes
    Info: Processing ended: Sat Dec 05 21:57:36 2015
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


