Analysis & Synthesis report for fpga-ecdsa
Mon Jul 03 20:56:04 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "e_k163_point_addition:adder|e_classic_gf2m_squarer:lambda_square_computation|e_gf2m_reducer:reducer"
 10. Port Connectivity Checks: "e_k163_point_addition:adder"
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 03 20:56:04 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; fpga-ecdsa                                  ;
; Top-level Entity Name              ; tld_ecdsa                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; tld_ecdsa          ; fpga-ecdsa         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                      ; Library ;
+------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+
; ../src/tld_ecdsa.vhd                           ; yes             ; User VHDL File  ; C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd                           ;         ;
; ../src/e_k163_point_multiplication.vhd         ; yes             ; User VHDL File  ; C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_multiplication.vhd         ;         ;
; ../src/e_k163_point_addition.vhd               ; yes             ; User VHDL File  ; C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_addition.vhd               ;         ;
; ../src/e_gf2m_squarer.vhd                      ; yes             ; User VHDL File  ; C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_squarer.vhd                      ;         ;
; ../src/e_gf2m_interleaved_mult.vhd             ; yes             ; User VHDL File  ; C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_interleaved_mult.vhd             ;         ;
; ../src/e_gf2m_binary_algorithm_polynomials.vhd ; yes             ; User VHDL File  ; C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_binary_algorithm_polynomials.vhd ;         ;
+------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk_i ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |tld_ecdsa                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |tld_ecdsa          ; tld_ecdsa   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_k163_point_addition:adder|e_classic_gf2m_squarer:lambda_square_computation|e_gf2m_reducer:reducer" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                             ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; d[323] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[321] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[319] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[317] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[315] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[313] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[311] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[309] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[307] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[305] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[303] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[301] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[299] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[297] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[295] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[293] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[291] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[289] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[287] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[285] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[283] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[281] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[279] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[277] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[275] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[273] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[271] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[269] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[267] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[265] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[263] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[261] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[259] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[257] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[255] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[253] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[251] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[249] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[247] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[245] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[243] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[241] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[239] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[237] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[235] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[233] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[231] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[229] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[227] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[225] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[223] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[221] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[219] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[217] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[215] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[213] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[211] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[209] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[207] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[205] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[203] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[201] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[199] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[197] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[195] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[193] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[191] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[189] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[187] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[185] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[183] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[181] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[179] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[177] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[175] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[173] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[171] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[169] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[167] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[165] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[163] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[161] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[159] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[157] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[155] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[153] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[151] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[149] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[147] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[145] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[143] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[141] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[139] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[137] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[135] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[133] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[131] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[129] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[127] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[125] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[123] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[121] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[119] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[117] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[115] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[113] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[111] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[109] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[107] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[105] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[103] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[101] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[99]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[97]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[95]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[93]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[91]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[89]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[87]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[85]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[83]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[81]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[79]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[77]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[75]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[73]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[71]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[69]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[67]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[65]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[63]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[61]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[59]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[57]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[55]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[53]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[51]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[49]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[47]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[45]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[43]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[41]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[39]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[37]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[35]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[33]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[31]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[29]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[27]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[25]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[23]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[21]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[19]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[17]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[15]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[13]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[11]  ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[9]   ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[7]   ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[5]   ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[3]   ; Input ; Info     ; Stuck at GND                                                                                        ;
; d[1]   ; Input ; Info     ; Stuck at GND                                                                                        ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_k163_point_addition:adder"                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; x3_io   ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y3_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ready_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jul 03 20:55:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-ecdsa -c fpga-ecdsa
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/mail/nas/projects/fpga-ecdsa/src/tld_ecdsa.vhd
    Info (12022): Found design unit 1: tld_ecdsa-rtl File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 25
    Info (12023): Found entity 1: tld_ecdsa File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/mail/nas/projects/fpga-ecdsa/tests/tb_k163_point_multiplication.vhd
    Info (12022): Found design unit 1: tb_k163_point_multupliation_and_addition-rtl File: C:/Users/mail/NAS/projects/fpga-ecdsa/tests/tb_k163_point_multiplication.vhd Line: 27
    Info (12023): Found entity 1: tb_k163_point_multupliation_and_addition File: C:/Users/mail/NAS/projects/fpga-ecdsa/tests/tb_k163_point_multiplication.vhd Line: 24
Info (12021): Found 5 design units, including 2 entities, in source file /users/mail/nas/projects/fpga-ecdsa/src/e_k163_point_multiplication.vhd
    Info (12022): Found design unit 1: e_k163_point_multiplication_package File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_multiplication.vhd Line: 21
    Info (12022): Found design unit 2: e_k163_point_multiplication-rtl File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_multiplication.vhd Line: 52
    Info (12022): Found design unit 3: top_K163_point_multiplication-rtl File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_multiplication.vhd Line: 283
    Info (12023): Found entity 1: e_k163_point_multiplication File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_multiplication.vhd Line: 35
    Info (12023): Found entity 2: top_K163_point_multiplication File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_multiplication.vhd Line: 260
Info (12021): Found 3 design units, including 1 entities, in source file /users/mail/nas/projects/fpga-ecdsa/src/e_k163_point_addition.vhd
    Info (12022): Found design unit 1: package_K_163 File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_addition.vhd Line: 22
    Info (12022): Found design unit 2: e_k163_point_addition-rtl File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_addition.vhd Line: 57
    Info (12023): Found entity 1: e_k163_point_addition File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_addition.vhd Line: 37
Info (12021): Found 6 design units, including 2 entities, in source file /users/mail/nas/projects/fpga-ecdsa/src/e_gf2m_squarer.vhd
    Info (12022): Found design unit 1: p_gf2m_classic_squarer_parameters File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_squarer.vhd Line: 28
    Info (12022): Found design unit 2: p_gf2m_classic_squarer_parameters-body File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_squarer.vhd Line: 41
    Info (12022): Found design unit 3: e_gf2m_reducer-rtl File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_squarer.vhd Line: 115
    Info (12022): Found design unit 4: e_classic_gf2m_squarer-rtl File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_squarer.vhd Line: 159
    Info (12023): Found entity 1: e_gf2m_reducer File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_squarer.vhd Line: 105
    Info (12023): Found entity 2: e_classic_gf2m_squarer File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_squarer.vhd Line: 149
Info (12021): Found 5 design units, including 2 entities, in source file /users/mail/nas/projects/fpga-ecdsa/src/e_gf2m_interleaved_mult.vhd
    Info (12022): Found design unit 1: p_gf2m_interleaved_mult_package File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_interleaved_mult.vhd Line: 22
    Info (12022): Found design unit 2: e_gf2m_interleaved_data_path-rtl File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_interleaved_mult.vhd Line: 57
    Info (12022): Found design unit 3: e_gf2m_interleaved_multiplier-rtl File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_interleaved_mult.vhd Line: 146
    Info (12023): Found entity 1: e_gf2m_interleaved_data_path File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_interleaved_mult.vhd Line: 37
    Info (12023): Found entity 2: e_gf2m_interleaved_multiplier File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_interleaved_mult.vhd Line: 129
Info (12021): Found 3 design units, including 1 entities, in source file /users/mail/nas/projects/fpga-ecdsa/src/e_gf2m_binary_algorithm_polynomials.vhd
    Info (12022): Found design unit 1: e_gf2m_binary_algorithm_polynomials_parameters File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_binary_algorithm_polynomials.vhd Line: 23
    Info (12022): Found design unit 2: e_gf2m_binary_algorithm_polynomials-rtl File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_binary_algorithm_polynomials.vhd Line: 57
    Info (12023): Found entity 1: e_gf2m_binary_algorithm_polynomials File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_binary_algorithm_polynomials.vhd Line: 40
Warning (12019): Can't analyze file -- file ../src/tb_sha256_testrom.vhd is missing
Warning (12019): Can't analyze file -- file ../src/tb_sha256.vhd is missing
Info (12021): Found 1 design units, including 0 entities, in source file /users/mail/nas/projects/fpga-ecdsa/src/e_sha256_types.vhd
    Info (12022): Found design unit 1: sha256_types File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_sha256_types.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file /users/mail/nas/projects/fpga-ecdsa/src/e_sha256_functions.vhd
    Info (12022): Found design unit 1: sha256_functions File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_sha256_functions.vhd Line: 11
    Info (12022): Found design unit 2: sha256_functions-body File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_sha256_functions.vhd Line: 47
Info (12021): Found 1 design units, including 0 entities, in source file /users/mail/nas/projects/fpga-ecdsa/src/e_sha256_constants.vhd
    Info (12022): Found design unit 1: sha256_constants File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_sha256_constants.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/mail/nas/projects/fpga-ecdsa/src/e_sha256.vhd
    Info (12022): Found design unit 1: sha256-behaviour File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_sha256.vhd Line: 37
    Info (12023): Found entity 1: sha256 File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_sha256.vhd Line: 15
Warning (12019): Can't analyze file -- file ../src/tb_rng.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/mail/nas/projects/fpga-ecdsa/src/e_rng.vhd
    Info (12022): Found design unit 1: e_rng-rtl File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_rng.vhd Line: 40
    Info (12023): Found entity 1: e_rng File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_rng.vhd Line: 22
Info (12127): Elaborating entity "tld_ecdsa" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at tld_ecdsa.vhd(57): used implicit default value for signal "px" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at tld_ecdsa.vhd(57): used implicit default value for signal "py" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at tld_ecdsa.vhd(57): used implicit default value for signal "qx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at tld_ecdsa.vhd(57): used implicit default value for signal "qy" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at tld_ecdsa.vhd(57): object "ry" assigned a value but never read File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at tld_ecdsa.vhd(58): used implicit default value for signal "enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at tld_ecdsa.vhd(58): object "ready" assigned a value but never read File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 58
Info (12128): Elaborating entity "e_k163_point_addition" for hierarchy "e_k163_point_addition:adder" File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 74
Info (12128): Elaborating entity "e_gf2m_binary_algorithm_polynomials" for hierarchy "e_k163_point_addition:adder|e_gf2m_binary_algorithm_polynomials:divider" File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_addition.vhd Line: 103
Info (12128): Elaborating entity "e_classic_gf2m_squarer" for hierarchy "e_k163_point_addition:adder|e_classic_gf2m_squarer:lambda_square_computation" File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_addition.vhd Line: 114
Info (12128): Elaborating entity "e_gf2m_reducer" for hierarchy "e_k163_point_addition:adder|e_classic_gf2m_squarer:lambda_square_computation|e_gf2m_reducer:reducer" File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_squarer.vhd Line: 179
Warning (10036): Verilog HDL or VHDL warning at e_gf2m_squarer.vhd(119): object "S" assigned a value but never read File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_squarer.vhd Line: 119
Info (12128): Elaborating entity "e_gf2m_interleaved_multiplier" for hierarchy "e_k163_point_addition:adder|e_gf2m_interleaved_multiplier:multiplier" File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_k163_point_addition.vhd Line: 120
Info (12128): Elaborating entity "e_gf2m_interleaved_data_path" for hierarchy "e_k163_point_addition:adder|e_gf2m_interleaved_multiplier:multiplier|e_gf2m_interleaved_data_path:data_path" File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_interleaved_mult.vhd Line: 170
Warning (10492): VHDL Process Statement warning at e_gf2m_interleaved_mult.vhd(65): signal "rst_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_interleaved_mult.vhd Line: 65
Warning (10492): VHDL Process Statement warning at e_gf2m_interleaved_mult.vhd(80): signal "rst_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_interleaved_mult.vhd Line: 80
Warning (10492): VHDL Process Statement warning at e_gf2m_interleaved_mult.vhd(96): signal "rst_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/e_gf2m_interleaved_mult.vhd Line: 96
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk_i" File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 20
    Warning (15610): No output dependent on input pin "rst_i" File: C:/Users/mail/NAS/projects/fpga-ecdsa/src/tld_ecdsa.vhd Line: 21
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 685 megabytes
    Info: Processing ended: Mon Jul 03 20:56:04 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:38


