Circuit: * D:\FPGA\TP_Ltspice\OR\PorteOR.asc

Direct Newton iteration for .op point succeeded.
Heightened Def Con from 0.00100001 to 0.00100001
Heightened Def Con from 0.00100001 to 0.00100001
Heightened Def Con from 0.00500001 to 0.00500001
Heightened Def Con from 0.00500001 to 0.00500001
Heightened Def Con from 0.00900001 to 0.00900001
Heightened Def Con from 0.00900001 to 0.00900001
Heightened Def Con from 0.013 to 0.013
Heightened Def Con from 0.013 to 0.013
Heightened Def Con from 0.017 to 0.017
Heightened Def Con from 0.017 to 0.017

Date: Mon May  8 21:51:42 2023
Total elapsed time: 0.198 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 9037
traniter = 9021
tranpoints = 3322
accept = 2819
rejected = 513
matrix size = 8
fillins = 0
solver = Normal
Avg thread counts: 1.1/1.2/1.2/1.1
Matrix Compiler1: off  [0.2]/0.5/0.5
Matrix Compiler2: off  [0.3]/0.7/0.4

