#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sun Apr 14 01:51:09 2024
# Process ID: 13660
# Current directory: C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2792 C:\Users\USER\Documents\vivado projects\Multiplexers\MUX 8 to 1\MUX 8 to 1.xpr
# Log file: C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1/vivado.log
# Journal file: C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1/MUX 8 to 1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Documents/vivado projects/Nano processor/MUX 8 to 1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1/MUX 8 to 1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MUX_8_way_4_bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1/MUX 8 to 1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_MUX_8_way_4_bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1/MUX 8 to 1.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1/MUX 8 to 1.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1/MUX 8 to 1.srcs/sources_1/new/MUX_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1/MUX 8 to 1.srcs/sources_1/new/MUX_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1/MUX 8 to 1.srcs/sim_1/new/TB_MUX_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_MUX_8_way_4_bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1/MUX 8 to 1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cfaf264b44f54055982f82f172b5038d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_MUX_8_way_4_bit_behav xil_defaultlib.TB_MUX_8_way_4_bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux_8_way_4_bit
Built simulation snapshot TB_MUX_8_way_4_bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Documents/vivado projects/Multiplexers/MUX 8 to 1/MUX 8 to 1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MUX_8_way_4_bit_behav -key {Behavioral:sim_1:Functional:TB_MUX_8_way_4_bit} -tclbatch {TB_MUX_8_way_4_bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_MUX_8_way_4_bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MUX_8_way_4_bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 973.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 01:54:24 2024...
